
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -222.04

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.56

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.56

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.09   36.10   36.10 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.09    0.01   36.11 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.64    8.90    7.33   43.44 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.90    0.01   43.45 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.45   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.45   data arrival time
-----------------------------------------------------------------------------
                                 35.07   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.93   30.64   43.22   43.22 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.64    0.10   43.32 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.70   75.33   68.63  111.94 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.33    0.04  111.98 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.95   18.14   41.71  153.70 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.14    0.01  153.71 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.01   21.62  175.33 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.01    0.01  175.33 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.64   11.20   19.74  195.07 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.20    0.11  195.18 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.48   20.37  215.55 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.48    0.07  215.62 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.19   11.42   24.46  240.08 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.42    0.03  240.11 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.32   28.42  268.53 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.32    0.02  268.56 ^ resp_msg[13] (out)
                                268.56   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.56   data arrival time
-----------------------------------------------------------------------------
                                -20.56   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.93   30.64   43.22   43.22 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.64    0.10   43.32 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.70   75.33   68.63  111.94 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.33    0.04  111.98 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.95   18.14   41.71  153.70 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.14    0.01  153.71 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.01   21.62  175.33 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.01    0.01  175.33 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.64   11.20   19.74  195.07 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.20    0.11  195.18 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.48   20.37  215.55 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.48    0.07  215.62 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.19   11.42   24.46  240.08 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.42    0.03  240.11 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.32   28.42  268.53 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.32    0.02  268.56 ^ resp_msg[13] (out)
                                268.56   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.56   data arrival time
-----------------------------------------------------------------------------
                                -20.56   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
235.663330078125

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7364

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.874370574951172

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8192

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 29

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.65   42.65 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  65.88  108.53 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.56  146.09 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.83  163.93 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.47  184.39 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.17  204.56 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.29  221.85 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.34  248.20 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.13  273.33 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.91  284.24 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.71  309.95 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  309.97 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         309.97   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.92  299.08   library setup time
         299.08   data required time
---------------------------------------------------------
         299.08   data required time
        -309.97   data arrival time
---------------------------------------------------------
         -10.89   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.10   36.10 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.35   43.44 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.45 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.45   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.45   data arrival time
---------------------------------------------------------
          35.07   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.5566

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.5566

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.654476

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.32e-05   5.34e-09   2.34e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.8%       0.0%
