/*
 * Copyright (c) 2017 Linaro Limited
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/l4/stm32l496Xg.dtsi>
#include <st/l4/stm32l496r(e-g)tx-pinctrl.dtsi>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	model = "Vendor solderotto board";
	compatible = "st,solderotto";

	chosen {
		zephyr,console = &rtt0;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,display = &ft800;
	};

	rtt0: rtt_chan0 {
		compatible = "segger,rtt-uart";
	};

	channel_out {
   		compatible = "gpio-leds";
   		sel2: sel_2 {
   			gpios = <&gpiob 12 GPIO_ACTIVE_HIGH>;
		};
		sel3: sel_3 {
   			gpios = <&gpiob 13 GPIO_ACTIVE_HIGH>;
		};
		loadHigh: load_high {
			gpios = <&gpioc 9 GPIO_ACTIVE_HIGH>;
		};
		loadLow: load_low {
			gpios = <&gpioc 8 GPIO_ACTIVE_HIGH>;
		};
		comHigh: com_high {
			gpios = <&gpioc 6 GPIO_ACTIVE_HIGH>;
		};
		comLow: com_low {
			gpios = <&gpioc 7 GPIO_ACTIVE_HIGH>;
		};
		dbg_0: dbg_0 {
			gpios = <&gpioa 2 GPIO_ACTIVE_HIGH>;
		};
   	};

	buttons {
		compatible = "gpio-keys";
		zcd0: zcd_0 {
			gpios = <&gpiod 2 GPIO_ACTIVE_LOW>;
			label = "zcd";
		};
		handle: handle_sense {
			gpios = <&gpioa 11 GPIO_ACTIVE_LOW>;
			label = "zcd";
		};
		stand0: stand_sense0 {
			gpios = <&gpioa 12 GPIO_ACTIVE_LOW>;
			label = "zcd";
		};
		stand1: stand_sense1 {
			gpios = <&gpioa 15 GPIO_ACTIVE_LOW>;
			label = "zcd";
		};
		tip: tip_sense {
			gpios = <&gpioc 10 GPIO_ACTIVE_LOW>;
			label = "zcd";
		};
	};

	aliases {
		dbg-0 = &dbg_0;
		ch0-sel2 = &sel2;
		ch0-sel3 = &sel3;
		ch0-load-high = &loadHigh;
		ch0-load-low = &loadLow;
		ch0-com-high = &comHigh;
		ch0-com-low = &comLow;
		zcd = &zcd0;
		ch0-handle= &handle;
		ch0-stand0= &stand0;
		ch0-stand1= &stand1;
		ch0-tip= &tip;
		volt-sensor0 = &vref;
		volt-sensor1 = &vbat;
	};

	zephyr,user {
		/* adjust channel number according to pinmux in board.dts */
		io-channels = <&adc1 1>, <&adc1 2>, <&adc1 3>, <&adc1 4>, <&adc1 13>;
		io-channel-names = "Vana", "Ch0-load", "Ch0-leak", "Ch0-tip", "Tamb";
	};
};

&clk_lsi {
	status = "okay";
};

&clk_hsi48 {
	status = "okay";
};

&clk_hsi {
	status = "okay";
};

&pll {
	div-m = <1>;
	mul-n = <20>;
	div-p = <7>;
	div-q = <2>;
	div-r = <4>;
	clocks = <&clk_hsi>;
	status = "okay";
};

&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(80)>;
	ahb-prescaler = <1>;
	apb1-prescaler = <1>;
	apb2-prescaler = <1>;
};

&rtc {
	clocks = <&rcc STM32_CLOCK_BUS_APB1 0x10000000>,
		<&rcc STM32_SRC_LSI RTC_SEL(2)>;
	status = "okay";
};

&vref {
	status = "okay";
};

&vbat {
	status = "okay";
};

&spi1 {
	pinctrl-0 = <&spi1_nss_pa4 &spi1_sck_pa5
				 &spi1_miso_pa6 &spi1_mosi_pa7>;
	pinctrl-names = "default";

	/* D10 */
	cs-gpios = <&gpioa 3 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;

	status = "okay";

	ft800: ft800@0 {
		compatible = "ftdi,ft800";
		reg = <0x0>;
		spi-max-frequency = <8000000>;
		/*  D2 */
		irq-gpios = <&gpioc 5 GPIO_ACTIVE_LOW>;

		pclk = <5>;
		pclk_pol = <1>;
		cspread = <1>;
		swizzle = <0>;
		vsize = <272>;
		voffset = <12>;
		vcycle = <292>;
		vsync0 = <0>;
		vsync1 = <10>;
		hsize = <480>;
		hoffset = <43>;
		hcycle = <548>;
		hsync0 = <0>;
		hsync1 = <41>;

		status = "okay";
	};
};

&dma1 {
	status = "okay";
};

&adc1 {
	#address-cells = <1>;
	#size-cells = <0>;

//	dmas = <&dma1 1 0 (STM32_DMA_MODE_NORMAL | STM32_DMA_PERIPH_TO_MEMORY |
//	STM32_DMA_MEM_INC |  STM32_DMA_MEM_16BITS | STM32_DMA_PERIPH_16BITS)>; /* channel 1 request 0 on DMA2 */
//	dma-names = "rx";

	pinctrl-0 = <&adc1_in1_pc0 &adc1_in2_pc1 &adc1_in3_pc2 &adc1_in4_pc3 &adc1_in13_pc4>;
	pinctrl-names = "default";
	st,adc-clock-source = <SYNC>;
	st,adc-prescaler = <1>;
	status = "okay";

	channel@1 {
		reg = <1>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,resolution = <12>;
	};

	channel@2 {
		reg = <2>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,resolution = <12>;
	};

	channel@3 {
		reg = <3>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,resolution = <12>;
	};

	channel@4 {
		reg = <4>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,resolution = <12>;
	};

	channel@D {
		reg = <0xD>;
		zephyr,gain = "ADC_GAIN_1";
		zephyr,reference = "ADC_REF_INTERNAL";
		zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
		zephyr,resolution = <12>;
	};
};
