

================================================================
== Vitis HLS Report for 'wah'
================================================================
* Date:           Thu Apr 25 16:16:28 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       int_to_short (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      660|      660|  6.600 us|  6.600 us|  660|  660|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_wah_Pipeline_WAH_LOOP_fu_159  |wah_Pipeline_WAH_LOOP  |      632|      632|  6.320 us|  6.320 us|  632|  632|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    656|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    1634|   2325|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    226|    -|
|Register         |        -|    -|     225|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1859|   3207|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------+---------+----+------+------+-----+
    |             Instance             |          Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------+--------------------------+---------+----+------+------+-----+
    |mul_32s_34ns_65_2_1_U37           |mul_32s_34ns_65_2_1       |        0|   3|   173|    54|    0|
    |srem_16ns_5ns_5_20_seq_1_U39      |srem_16ns_5ns_5_20_seq_1  |        0|   0|   202|   123|    0|
    |srem_17ns_8ns_8_21_seq_1_U38      |srem_17ns_8ns_8_21_seq_1  |        0|   0|   214|   130|    0|
    |grp_wah_Pipeline_WAH_LOOP_fu_159  |wah_Pipeline_WAH_LOOP     |        0|   2|  1045|  2018|    0|
    +----------------------------------+--------------------------+---------+----+------+------+-----+
    |Total                             |                          |        0|   5|  1634|  2325|    0|
    +----------------------------------+--------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln240_fu_294_p2       |         +|   0|  0|   15|           8|           7|
    |add_ln346_fu_333_p2       |         +|   0|  0|   14|           9|           8|
    |grp_fu_269_p0             |         +|   0|  0|   24|          17|           1|
    |result_V_2_fu_429_p2      |         -|   0|  0|   23|           1|          16|
    |sub_ln1512_fu_347_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln227_1_fu_226_p2     |         -|   0|  0|   72|           1|          65|
    |sub_ln227_2_fu_247_p2     |         -|   0|  0|   23|           1|          16|
    |sub_ln227_fu_193_p2       |         -|   0|  0|   39|          32|          32|
    |r_V_fu_385_p2             |      lshr|   0|  0|  179|          63|          63|
    |result_V_fu_434_p3        |    select|   0|  0|   16|           1|          16|
    |select_ln227_1_fu_253_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln227_fu_241_p3    |    select|   0|  0|   16|           1|          16|
    |ush_fu_357_p3             |    select|   0|  0|    9|           1|           9|
    |val_fu_419_p3             |    select|   0|  0|   16|           1|          16|
    |r_V_1_fu_391_p2           |       shl|   0|  0|  179|          63|          63|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  656|         207|         352|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  134|         30|    1|         30|
    |control_signal_buffer_address0  |   14|          3|    7|         21|
    |control_signal_buffer_ce0       |   14|          3|    1|          3|
    |grp_fu_541_ce                   |    9|          2|    1|          2|
    |grp_fu_545_ce                   |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID              |    9|          2|    1|          2|
    |m_axi_gmem_RREADY               |    9|          2|    1|          2|
    |wah_values_buffer_address0      |   14|          3|    7|         21|
    |wah_values_buffer_ce0           |   14|          3|    1|          3|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  226|         50|   21|         86|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln240_reg_505                              |   8|   0|    8|          0|
    |ap_CS_fsm                                      |  29|   0|   29|          0|
    |grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |isNeg_reg_525                                  |   1|   0|    1|          0|
    |mul_ln227_reg_474                              |  65|   0|   65|          0|
    |p_Result_7_reg_520                             |  23|   0|   23|          0|
    |p_Result_s_reg_515                             |   1|   0|    1|          0|
    |select_ln227_1_reg_490                         |  16|   0|   16|          0|
    |sub_ln227_reg_458                              |  31|   0|   32|          1|
    |tmp_5_reg_479                                  |  16|   0|   16|          0|
    |tmp_reg_463                                    |   1|   0|    1|          0|
    |trunc_ln231_reg_500                            |   8|   0|    8|          0|
    |ush_reg_530                                    |   9|   0|    9|          0|
    |val_reg_535                                    |  16|   0|   16|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 225|   0|  226|          1|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|ap_return_0                     |  out|   16|  ap_ctrl_hs|                    wah|  return value|
|ap_return_1                     |  out|   16|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_607_p_din0               |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_607_p_din1               |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_607_p_dout0              |   in|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_607_p_ce                 |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_611_p_din0               |  out|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_611_p_dout0              |   in|   32|  ap_ctrl_hs|                    wah|  return value|
|grp_fu_611_p_ce                 |  out|    1|  ap_ctrl_hs|                    wah|  return value|
|input_r                         |   in|   16|     ap_none|                input_r|        scalar|
|p_read                          |   in|   31|     ap_none|                 p_read|        scalar|
|p_read1                         |   in|   16|     ap_none|                p_read1|        scalar|
|wah_values_buffer_address0      |  out|    7|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_ce0           |  out|    1|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_we0           |  out|    1|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_d0            |  out|   16|   ap_memory|      wah_values_buffer|         array|
|wah_values_buffer_q0            |   in|   16|   ap_memory|      wah_values_buffer|         array|
|m_axi_gmem_AWVALID              |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREADY              |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWADDR               |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWID                 |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLEN                |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWSIZE               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWBURST              |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLOCK               |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWCACHE              |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWPROT               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWQOS                |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREGION             |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_AWUSER               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WVALID               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WREADY               |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WDATA                |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WSTRB                |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WLAST                |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WID                  |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_WUSER                |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARVALID              |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREADY              |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARADDR               |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARID                 |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLEN                |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARSIZE               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARBURST              |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLOCK               |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARCACHE              |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARPROT               |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARQOS                |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREGION             |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_ARUSER               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RVALID               |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RREADY               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RDATA                |   in|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RLAST                |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RID                  |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RFIFONUM             |   in|    9|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RUSER                |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_RRESP                |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BVALID               |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BREADY               |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BRESP                |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BID                  |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_BUSER                |   in|    1|       m_axi|                   gmem|       pointer|
|bandpass_coeffs                 |   in|   64|     ap_none|        bandpass_coeffs|        scalar|
|control_signal_buffer_address0  |  out|    7|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_ce0       |  out|    1|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_we0       |  out|    1|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_d0        |  out|    5|   ap_memory|  control_signal_buffer|         array|
|control_signal_buffer_q0        |   in|    5|   ap_memory|  control_signal_buffer|         array|
+--------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_2 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read"   --->   Operation 30 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_result_loc = alloca i64 1"   --->   Operation 31 'alloca' 'temp_result_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i31 %p_read_2" [guitar_effects.cpp:227]   --->   Operation 32 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln227, i4 0" [guitar_effects.cpp:227]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln227_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %p_read_2, i1 0" [guitar_effects.cpp:227]   --->   Operation 34 'bitconcatenate' 'shl_ln227_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%sub_ln227 = sub i32 %shl_ln, i32 %shl_ln227_1" [guitar_effects.cpp:227]   --->   Operation 35 'sub' 'sub_ln227' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln227, i32 31" [guitar_effects.cpp:227]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i32 %sub_ln227" [guitar_effects.cpp:227]   --->   Operation 37 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (6.91ns)   --->   "%mul_ln227 = mul i65 %sext_ln227, i65 6382652534" [guitar_effects.cpp:227]   --->   Operation 38 'mul' 'mul_ln227' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 39 [1/2] (6.91ns)   --->   "%mul_ln227 = mul i65 %sext_ln227, i65 6382652534" [guitar_effects.cpp:227]   --->   Operation 39 'mul' 'mul_ln227' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln227, i32 49, i32 64" [guitar_effects.cpp:227]   --->   Operation 40 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 41 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.54ns)   --->   "%sub_ln227_1 = sub i65 0, i65 %mul_ln227" [guitar_effects.cpp:227]   --->   Operation 42 'sub' 'sub_ln227_1' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node sub_ln227_2)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %sub_ln227_1, i32 49, i32 64" [guitar_effects.cpp:227]   --->   Operation 43 'partselect' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln227_2)   --->   "%select_ln227 = select i1 %tmp, i16 %tmp_4, i16 %tmp_5" [guitar_effects.cpp:227]   --->   Operation 44 'select' 'select_ln227' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln227_2 = sub i16 0, i16 %select_ln227" [guitar_effects.cpp:227]   --->   Operation 45 'sub' 'sub_ln227_2' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.80ns)   --->   "%select_ln227_1 = select i1 %tmp, i16 %sub_ln227_2, i16 %tmp_5" [guitar_effects.cpp:227]   --->   Operation 46 'select' 'select_ln227_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln231 = sext i16 %p_read_1" [guitar_effects.cpp:231]   --->   Operation 47 'sext' 'sext_ln231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.07ns)   --->   "%add_ln231 = add i17 %sext_ln231, i17 1" [guitar_effects.cpp:231]   --->   Operation 48 'add' 'add_ln231' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [21/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 49 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 50 [20/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 50 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [20/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 51 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 52 [19/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 52 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [19/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 53 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.68>
ST_7 : Operation 54 [18/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 54 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [18/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 55 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.68>
ST_8 : Operation 56 [17/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 56 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [17/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 57 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 58 [16/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 58 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [16/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 59 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.68>
ST_10 : Operation 60 [15/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 60 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [15/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 61 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 62 [14/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 62 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 63 [14/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 63 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 64 [13/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 64 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [13/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 65 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 66 [12/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 66 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [12/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 67 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 68 [11/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 68 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [11/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 69 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 70 [10/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 70 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 71 [10/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 71 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.68>
ST_16 : Operation 72 [9/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 72 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [9/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 73 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.68>
ST_17 : Operation 74 [8/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 74 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 75 [8/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 75 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.68>
ST_18 : Operation 76 [7/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 76 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 77 [7/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 77 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.68>
ST_19 : Operation 78 [6/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 78 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 79 [6/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 79 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.68>
ST_20 : Operation 80 [5/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 80 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 81 [5/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 81 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.68>
ST_21 : Operation 82 [4/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 82 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 83 [4/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 83 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.68>
ST_22 : Operation 84 [3/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 84 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 85 [3/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 85 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.68>
ST_23 : Operation 86 [2/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 86 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 87 [2/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 87 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.97>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%input_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_r"   --->   Operation 88 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i16 %p_read_1" [guitar_effects.cpp:225]   --->   Operation 89 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i16 %wah_values_buffer, i64 0, i64 %zext_ln225" [guitar_effects.cpp:225]   --->   Operation 90 'getelementptr' 'wah_values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln225 = store i16 %input_read, i7 %wah_values_buffer_addr" [guitar_effects.cpp:225]   --->   Operation 91 'store' 'store_ln225' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_24 : Operation 92 [1/20] (3.64ns)   --->   "%srem_ln227 = srem i16 %select_ln227_1, i16 10" [guitar_effects.cpp:227]   --->   Operation 92 'srem' 'srem_ln227' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%control_signal = trunc i5 %srem_ln227" [guitar_effects.cpp:227]   --->   Operation 93 'trunc' 'control_signal' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "%control_signal_buffer_addr = getelementptr i5 %control_signal_buffer, i64 0, i64 %zext_ln225" [guitar_effects.cpp:229]   --->   Operation 94 'getelementptr' 'control_signal_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln229 = store i5 %control_signal, i7 %control_signal_buffer_addr" [guitar_effects.cpp:229]   --->   Operation 95 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_24 : Operation 96 [1/21] (3.68ns)   --->   "%srem_ln231 = srem i17 %add_ln231, i17 100" [guitar_effects.cpp:231]   --->   Operation 96 'srem' 'srem_ln231' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i8 %srem_ln231" [guitar_effects.cpp:231]   --->   Operation 97 'trunc' 'trunc_ln231' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln240 = add i8 %trunc_ln231, i8 100" [guitar_effects.cpp:240]   --->   Operation 98 'add' 'add_ln240' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.65>
ST_25 : Operation 99 [1/1] (0.00ns)   --->   "%bandpass_coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bandpass_coeffs"   --->   Operation 99 'read' 'bandpass_coeffs_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 100 [2/2] (5.65ns)   --->   "%call_ln240 = call void @wah_Pipeline_WAH_LOOP, i8 %add_ln240, i16 %wah_values_buffer, i5 %control_signal_buffer, i64 %bandpass_coeffs_read, i32 %gmem, i32 %temp_result_loc" [guitar_effects.cpp:240]   --->   Operation 100 'call' 'call_ln240' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln240 = call void @wah_Pipeline_WAH_LOOP, i8 %add_ln240, i16 %wah_values_buffer, i5 %control_signal_buffer, i64 %bandpass_coeffs_read, i32 %gmem, i32 %temp_result_loc" [guitar_effects.cpp:240]   --->   Operation 101 'call' 'call_ln240' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.88>
ST_27 : Operation 102 [1/1] (0.00ns)   --->   "%temp_result_loc_load = load i32 %temp_result_loc"   --->   Operation 102 'load' 'temp_result_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 103 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %temp_result_loc_load" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 103 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 104 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 105 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 105 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_7 = trunc i32 %data_V"   --->   Operation 106 'trunc' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 107 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 108 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 109 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 110 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 111 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 112 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.42>
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_7, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 113 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 114 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 115 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 116 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 117 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i63 %zext_ln15, i63 %zext_ln1488"   --->   Operation 118 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 119 'bitselect' 'tmp_10' <Predicate = (isNeg)> <Delay = 0.00>
ST_28 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_10"   --->   Operation 120 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39"   --->   Operation 121 'partselect' 'tmp_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln818, i16 %tmp_8"   --->   Operation 122 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.88>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln231_1 = sext i8 %trunc_ln231" [guitar_effects.cpp:231]   --->   Operation 124 'sext' 'sext_ln231_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 125 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 126 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 126 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 127 [1/1] (0.00ns)   --->   "%newret = insertvalue i32 <undef>, i16 %result_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 127 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 128 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i32 %newret, i16 %sext_ln231_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 128 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i32 %newret2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 129 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wah_values_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bandpass_coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_signal_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2                   (read          ) [ 000000000000000000000000000000]
temp_result_loc            (alloca        ) [ 001111111111111111111111111100]
trunc_ln227                (trunc         ) [ 000000000000000000000000000000]
shl_ln                     (bitconcatenate) [ 000000000000000000000000000000]
shl_ln227_1                (bitconcatenate) [ 000000000000000000000000000000]
sub_ln227                  (sub           ) [ 001000000000000000000000000000]
tmp                        (bitselect     ) [ 001110000000000000000000000000]
sext_ln227                 (sext          ) [ 000100000000000000000000000000]
mul_ln227                  (mul           ) [ 000010000000000000000000000000]
tmp_5                      (partselect    ) [ 000010000000000000000000000000]
p_read_1                   (read          ) [ 000001111111111111111111100000]
sub_ln227_1                (sub           ) [ 000000000000000000000000000000]
tmp_4                      (partselect    ) [ 000000000000000000000000000000]
select_ln227               (select        ) [ 000000000000000000000000000000]
sub_ln227_2                (sub           ) [ 000000000000000000000000000000]
select_ln227_1             (select        ) [ 000001111111111111111111100000]
sext_ln231                 (sext          ) [ 000000000000000000000000000000]
add_ln231                  (add           ) [ 000001111111111111111111100000]
input_read                 (read          ) [ 000000000000000000000000000000]
zext_ln225                 (zext          ) [ 000000000000000000000000000000]
wah_values_buffer_addr     (getelementptr ) [ 000000000000000000000000000000]
store_ln225                (store         ) [ 000000000000000000000000000000]
srem_ln227                 (srem          ) [ 000000000000000000000000000000]
control_signal             (trunc         ) [ 000000000000000000000000000000]
control_signal_buffer_addr (getelementptr ) [ 000000000000000000000000000000]
store_ln229                (store         ) [ 000000000000000000000000000000]
srem_ln231                 (srem          ) [ 000000000000000000000000000000]
trunc_ln231                (trunc         ) [ 000000000000000000000000011111]
add_ln240                  (add           ) [ 000000000000000000000000011000]
bandpass_coeffs_read       (read          ) [ 000000000000000000000000001000]
call_ln240                 (call          ) [ 000000000000000000000000000000]
temp_result_loc_load       (load          ) [ 000000000000000000000000000000]
data_V                     (bitcast       ) [ 000000000000000000000000000000]
p_Result_s                 (bitselect     ) [ 000000000000000000000000000011]
xs_exp_V                   (partselect    ) [ 000000000000000000000000000000]
p_Result_7                 (trunc         ) [ 000000000000000000000000000010]
zext_ln346                 (zext          ) [ 000000000000000000000000000000]
add_ln346                  (add           ) [ 000000000000000000000000000000]
isNeg                      (bitselect     ) [ 000000000000000000000000000010]
sub_ln1512                 (sub           ) [ 000000000000000000000000000000]
sext_ln1512                (sext          ) [ 000000000000000000000000000000]
ush                        (select        ) [ 000000000000000000000000000010]
mantissa                   (bitconcatenate) [ 000000000000000000000000000000]
zext_ln15                  (zext          ) [ 000000000000000000000000000000]
sext_ln1488                (sext          ) [ 000000000000000000000000000000]
zext_ln1488                (zext          ) [ 000000000000000000000000000000]
r_V                        (lshr          ) [ 000000000000000000000000000000]
r_V_1                      (shl           ) [ 000000000000000000000000000000]
tmp_10                     (bitselect     ) [ 000000000000000000000000000000]
zext_ln818                 (zext          ) [ 000000000000000000000000000000]
tmp_8                      (partselect    ) [ 000000000000000000000000000000]
val                        (select        ) [ 000000000000000000000000000001]
specinterface_ln0          (specinterface ) [ 000000000000000000000000000000]
sext_ln231_1               (sext          ) [ 000000000000000000000000000000]
result_V_2                 (sub           ) [ 000000000000000000000000000000]
result_V                   (select        ) [ 000000000000000000000000000000]
newret                     (insertvalue   ) [ 000000000000000000000000000000]
newret2                    (insertvalue   ) [ 000000000000000000000000000000]
ret_ln59                   (ret           ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wah_values_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_values_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bandpass_coeffs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bandpass_coeffs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="control_signal_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_signal_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_Pipeline_WAH_LOOP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="temp_result_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_result_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_2_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="0" index="1" bw="31" slack="0"/>
<pin id="111" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/24 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bandpass_coeffs_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bandpass_coeffs_read/25 "/>
</bind>
</comp>

<comp id="132" class="1004" name="wah_values_buffer_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr/24 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln225_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/24 "/>
</bind>
</comp>

<comp id="146" class="1004" name="control_signal_buffer_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="control_signal_buffer_addr/24 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln229_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/24 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_wah_Pipeline_WAH_LOOP_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="1"/>
<pin id="162" dir="0" index="2" bw="16" slack="0"/>
<pin id="163" dir="0" index="3" bw="5" slack="0"/>
<pin id="164" dir="0" index="4" bw="64" slack="0"/>
<pin id="165" dir="0" index="5" bw="32" slack="0"/>
<pin id="166" dir="0" index="6" bw="32" slack="24"/>
<pin id="167" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln240/25 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln227_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln227/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="shl_ln_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="28" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="shl_ln227_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="31" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln227_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sub_ln227_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln227/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln227_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="34" slack="0"/>
<pin id="213" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln227/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="65" slack="0"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="0" index="3" bw="8" slack="0"/>
<pin id="221" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln227_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="65" slack="1"/>
<pin id="229" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln227_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="65" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="0" index="3" bw="8" slack="0"/>
<pin id="236" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln227_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="3"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="1"/>
<pin id="245" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln227/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln227_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln227_2/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln227_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="3"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="16" slack="1"/>
<pin id="257" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln227_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln231_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln231/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln231_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="17" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln231/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln227/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln225_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="20"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/24 "/>
</bind>
</comp>

<comp id="285" class="1004" name="control_signal_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="control_signal/24 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln231_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln231/24 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln240_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/24 "/>
</bind>
</comp>

<comp id="300" class="1004" name="temp_result_loc_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="26"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_result_loc_load/27 "/>
</bind>
</comp>

<comp id="303" class="1004" name="data_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/27 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Result_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/27 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xs_exp_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/27 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_7/27 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln346_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/27 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln346_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/27 "/>
</bind>
</comp>

<comp id="339" class="1004" name="isNeg_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/27 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sub_ln1512_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/27 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln1512_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/27 "/>
</bind>
</comp>

<comp id="357" class="1004" name="ush_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="0" index="2" bw="9" slack="0"/>
<pin id="361" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/27 "/>
</bind>
</comp>

<comp id="365" class="1004" name="mantissa_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="25" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="23" slack="1"/>
<pin id="369" dir="0" index="3" bw="1" slack="0"/>
<pin id="370" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/28 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln15_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="25" slack="0"/>
<pin id="376" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/28 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln1488_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/28 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln1488_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/28 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="25" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/28 "/>
</bind>
</comp>

<comp id="391" class="1004" name="r_V_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="25" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/28 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_10_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="63" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/28 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln818_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/28 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="63" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/28 "/>
</bind>
</comp>

<comp id="419" class="1004" name="val_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="16" slack="0"/>
<pin id="422" dir="0" index="2" bw="16" slack="0"/>
<pin id="423" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/28 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln231_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="5"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln231_1/29 "/>
</bind>
</comp>

<comp id="429" class="1004" name="result_V_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="1"/>
<pin id="432" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/29 "/>
</bind>
</comp>

<comp id="434" class="1004" name="result_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="2"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="0" index="2" bw="16" slack="1"/>
<pin id="438" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/29 "/>
</bind>
</comp>

<comp id="440" class="1004" name="newret_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/29 "/>
</bind>
</comp>

<comp id="446" class="1004" name="newret2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/29 "/>
</bind>
</comp>

<comp id="452" class="1005" name="temp_result_loc_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="24"/>
<pin id="454" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="temp_result_loc "/>
</bind>
</comp>

<comp id="458" class="1005" name="sub_ln227_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln227 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="3"/>
<pin id="465" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="469" class="1005" name="sext_ln227_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="65" slack="1"/>
<pin id="471" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln227 "/>
</bind>
</comp>

<comp id="474" class="1005" name="mul_ln227_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="65" slack="1"/>
<pin id="476" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln227 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_5_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="1"/>
<pin id="481" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="485" class="1005" name="p_read_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="20"/>
<pin id="487" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln227_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln227_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="add_ln231_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="17" slack="1"/>
<pin id="497" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln231 "/>
</bind>
</comp>

<comp id="500" class="1005" name="trunc_ln231_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="5"/>
<pin id="502" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln231 "/>
</bind>
</comp>

<comp id="505" class="1005" name="add_ln240_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln240 "/>
</bind>
</comp>

<comp id="510" class="1005" name="bandpass_coeffs_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bandpass_coeffs_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_Result_s_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="2"/>
<pin id="517" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_Result_7_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="23" slack="1"/>
<pin id="522" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="525" class="1005" name="isNeg_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="530" class="1005" name="ush_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="1"/>
<pin id="532" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="535" class="1005" name="val_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="544" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/28 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="547" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="120" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="171"><net_src comp="126" pin="2"/><net_sink comp="159" pin=4"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="159" pin=5"/></net>

<net id="176"><net_src comp="108" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="108" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="177" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="185" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="246"><net_src comp="231" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="114" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="288"><net_src comp="275" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="293"><net_src comp="269" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="303" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="303" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="315" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="315" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="339" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="333" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="377"><net_src comp="365" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="374" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="374" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="381" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="385" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="391" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="78" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="424"><net_src comp="405" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="409" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="102" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="426" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="104" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="461"><net_src comp="193" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="466"><net_src comp="199" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="472"><net_src comp="207" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="477"><net_src comp="210" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="482"><net_src comp="216" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="488"><net_src comp="114" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="493"><net_src comp="253" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="498"><net_src comp="263" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="503"><net_src comp="290" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="508"><net_src comp="294" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="513"><net_src comp="126" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="518"><net_src comp="307" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="523"><net_src comp="325" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="528"><net_src comp="339" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="533"><net_src comp="357" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="538"><net_src comp="419" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="434" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wah_values_buffer | {24 }
	Port: gmem | {}
	Port: control_signal_buffer | {24 }
 - Input state : 
	Port: wah : input_r | {24 }
	Port: wah : p_read | {1 }
	Port: wah : p_read1 | {4 }
	Port: wah : wah_values_buffer | {25 26 }
	Port: wah : gmem | {25 26 }
	Port: wah : bandpass_coeffs | {25 }
	Port: wah : control_signal_buffer | {25 26 }
  - Chain level:
	State 1
		shl_ln : 1
		sub_ln227 : 2
		tmp : 3
	State 2
		mul_ln227 : 1
	State 3
		tmp_5 : 1
	State 4
		tmp_4 : 1
		select_ln227 : 2
		sub_ln227_2 : 3
		select_ln227_1 : 4
		add_ln231 : 1
		srem_ln231 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		wah_values_buffer_addr : 1
		store_ln225 : 2
		control_signal : 1
		control_signal_buffer_addr : 1
		store_ln229 : 2
		trunc_ln231 : 1
		add_ln240 : 2
	State 25
	State 26
	State 27
		data_V : 1
		p_Result_s : 2
		xs_exp_V : 2
		p_Result_7 : 2
		zext_ln346 : 3
		add_ln346 : 4
		isNeg : 5
		sub_ln1512 : 3
		sext_ln1512 : 4
		ush : 6
	State 28
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_1 : 2
		tmp_10 : 3
		zext_ln818 : 4
		tmp_8 : 3
		val : 5
	State 29
		result_V : 1
		newret : 2
		newret2 : 3
		ret_ln59 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_wah_Pipeline_WAH_LOOP_fu_159 |    5    |   7.94  |   1218  |   1902  |
|----------|----------------------------------|---------|---------|---------|---------|
|   srem   |            grp_fu_269            |    0    |    0    |   214   |   130   |
|          |            grp_fu_275            |    0    |    0    |   202   |   123   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_541            |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|
|    mul   |            grp_fu_210            |    3    |    0    |   173   |    54   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         sub_ln227_fu_193         |    0    |    0    |    0    |    39   |
|          |        sub_ln227_1_fu_226        |    0    |    0    |    0    |    72   |
|    sub   |        sub_ln227_2_fu_247        |    0    |    0    |    0    |    23   |
|          |         sub_ln1512_fu_347        |    0    |    0    |    0    |    15   |
|          |         result_V_2_fu_429        |    0    |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|---------|
|   lshr   |            r_V_fu_385            |    0    |    0    |    0    |   100   |
|----------|----------------------------------|---------|---------|---------|---------|
|    shl   |           r_V_1_fu_391           |    0    |    0    |    0    |   100   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln227_fu_241       |    0    |    0    |    0    |    16   |
|          |       select_ln227_1_fu_253      |    0    |    0    |    0    |    16   |
|  select  |            ush_fu_357            |    0    |    0    |    0    |    9    |
|          |            val_fu_419            |    0    |    0    |    0    |    16   |
|          |          result_V_fu_434         |    0    |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         add_ln231_fu_263         |    0    |    0    |    0    |    23   |
|    add   |         add_ln240_fu_294         |    0    |    0    |    0    |    15   |
|          |         add_ln346_fu_333         |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |       p_read_2_read_fu_108       |    0    |    0    |    0    |    0    |
|   read   |       p_read_1_read_fu_114       |    0    |    0    |    0    |    0    |
|          |      input_read_read_fu_120      |    0    |    0    |    0    |    0    |
|          | bandpass_coeffs_read_read_fu_126 |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        trunc_ln227_fu_173        |    0    |    0    |    0    |    0    |
|   trunc  |       control_signal_fu_285      |    0    |    0    |    0    |    0    |
|          |        trunc_ln231_fu_290        |    0    |    0    |    0    |    0    |
|          |         p_Result_7_fu_325        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           shl_ln_fu_177          |    0    |    0    |    0    |    0    |
|bitconcatenate|        shl_ln227_1_fu_185        |    0    |    0    |    0    |    0    |
|          |          mantissa_fu_365         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_199            |    0    |    0    |    0    |    0    |
| bitselect|         p_Result_s_fu_307        |    0    |    0    |    0    |    0    |
|          |           isNeg_fu_339           |    0    |    0    |    0    |    0    |
|          |           tmp_10_fu_397          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         sext_ln227_fu_207        |    0    |    0    |    0    |    0    |
|          |         sext_ln231_fu_259        |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln1512_fu_353        |    0    |    0    |    0    |    0    |
|          |        sext_ln1488_fu_378        |    0    |    0    |    0    |    0    |
|          |        sext_ln231_1_fu_426       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_5_fu_216           |    0    |    0    |    0    |    0    |
|partselect|           tmp_4_fu_231           |    0    |    0    |    0    |    0    |
|          |          xs_exp_V_fu_315         |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_409           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln225_fu_280        |    0    |    0    |    0    |    0    |
|          |         zext_ln346_fu_329        |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln15_fu_374         |    0    |    0    |    0    |    0    |
|          |        zext_ln1488_fu_381        |    0    |    0    |    0    |    0    |
|          |         zext_ln818_fu_405        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|insertvalue|           newret_fu_440          |    0    |    0    |    0    |    0    |
|          |          newret2_fu_446          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitofp  |            grp_fu_545            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    11   |   7.94  |   1950  |   3028  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln231_reg_495     |   17   |
|      add_ln240_reg_505     |    8   |
|bandpass_coeffs_read_reg_510|   64   |
|        isNeg_reg_525       |    1   |
|      mul_ln227_reg_474     |   65   |
|     p_Result_7_reg_520     |   23   |
|     p_Result_s_reg_515     |    1   |
|      p_read_1_reg_485      |   16   |
|   select_ln227_1_reg_490   |   16   |
|     sext_ln227_reg_469     |   65   |
|      sub_ln227_reg_458     |   32   |
|   temp_result_loc_reg_452  |   32   |
|        tmp_5_reg_479       |   16   |
|         tmp_reg_463        |    1   |
|     trunc_ln231_reg_500    |    8   |
|         ush_reg_530        |    9   |
|         val_reg_535        |   16   |
+----------------------------+--------+
|            Total           |   390  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_wah_Pipeline_WAH_LOOP_fu_159 |  p4  |   2  |  64  |   128  ||    9    |
|            grp_fu_210            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_269            |  p0  |   2  |  17  |   34   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   226  ||  4.764  ||    27   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    7   |  1950  |  3028  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   390  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   12   |  2340  |  3055  |
+-----------+--------+--------+--------+--------+
