<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="top_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="15" />
   <wvobject db_ref_id="1" type="logic" fp_name="/top_tb/CLK">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/COLOUR_OUT">
      <obj_property name="ElementShortName">COLOUR_OUT[11:0]</obj_property>
      <obj_property name="ObjectShortName">COLOUR_OUT[11:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="/top_tb/RESET">
      <obj_property name="ElementShortName">RESET</obj_property>
      <obj_property name="ObjectShortName">RESET</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="/top_tb/VGA_HS">
      <obj_property name="ElementShortName">VGA_HS</obj_property>
      <obj_property name="ObjectShortName">VGA_HS</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="/top_tb/VGA_VS">
      <obj_property name="ElementShortName">VGA_VS</obj_property>
      <obj_property name="ObjectShortName">VGA_VS</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/BUS_ADDR">
      <obj_property name="ElementShortName">BUS_ADDR[7:0]</obj_property>
      <obj_property name="ObjectShortName">BUS_ADDR[7:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/BUS_DATA">
      <obj_property name="ElementShortName">BUS_DATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">BUS_DATA[7:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="/top_tb/uut/BUS_WE">
      <obj_property name="ElementShortName">BUS_WE</obj_property>
      <obj_property name="ObjectShortName">BUS_WE</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/ROM_ADDR">
      <obj_property name="ElementShortName">ROM_ADDR[7:0]</obj_property>
      <obj_property name="ObjectShortName">ROM_ADDR[7:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/ROM_DATA">
      <obj_property name="ElementShortName">ROM_DATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">ROM_DATA[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/micro_processor/CurrState">
      <obj_property name="ElementShortName">CurrState[7:0]</obj_property>
      <obj_property name="ObjectShortName">CurrState[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/micro_processor/CurrRegA">
      <obj_property name="ElementShortName">CurrRegA[7:0]</obj_property>
      <obj_property name="ObjectShortName">CurrRegA[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/micro_processor/CurrRegB">
      <obj_property name="ElementShortName">CurrRegB[7:0]</obj_property>
      <obj_property name="ObjectShortName">CurrRegB[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="array" fp_name="/top_tb/uut/vga/FB_ADDR">
      <obj_property name="ElementShortName">FB_ADDR[14:0]</obj_property>
      <obj_property name="ObjectShortName">FB_ADDR[14:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" type="logic" fp_name="/top_tb/uut/vga/FB_DATA_IN">
      <obj_property name="ElementShortName">FB_DATA_IN</obj_property>
      <obj_property name="ObjectShortName">FB_DATA_IN</obj_property>
   </wvobject>
</wave_config>
