// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition"

// DATE "12/06/2025 16:47:13"

// 
// Device: Altera EP4CE55F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FourBankFIFO (
	clk,
	rst,
	wr_en_M0,
	data_in_M0,
	rd_en_M0,
	rd_id_M0,
	wr_en_M1,
	data_in_M1,
	rd_en_M1,
	rd_id_M1,
	data_out_M0,
	data_out_M1,
	valid_M0,
	valid_M1);
input 	clk;
input 	rst;
input 	wr_en_M0;
input 	[7:0] data_in_M0;
input 	rd_en_M0;
input 	[1:0] rd_id_M0;
input 	wr_en_M1;
input 	[7:0] data_in_M1;
input 	rd_en_M1;
input 	[1:0] rd_id_M1;
output 	[7:0] data_out_M0;
output 	[7:0] data_out_M1;
output 	valid_M0;
output 	valid_M1;

// Design Ports Information
// data_out_M0[0]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M0[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M0[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M0[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M0[4]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M0[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M0[6]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M0[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[5]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_M1[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valid_M0	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valid_M1	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_id_M0[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_id_M1[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_en_M0	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_en_M0	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_en_M1	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_en_M1	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_id_M0[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_id_M1[0]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[4]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M1[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_M0[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab4_v.sdo");
// synopsys translate_on

wire \data_out_M0[0]~output_o ;
wire \data_out_M0[1]~output_o ;
wire \data_out_M0[2]~output_o ;
wire \data_out_M0[3]~output_o ;
wire \data_out_M0[4]~output_o ;
wire \data_out_M0[5]~output_o ;
wire \data_out_M0[6]~output_o ;
wire \data_out_M0[7]~output_o ;
wire \data_out_M1[0]~output_o ;
wire \data_out_M1[1]~output_o ;
wire \data_out_M1[2]~output_o ;
wire \data_out_M1[3]~output_o ;
wire \data_out_M1[4]~output_o ;
wire \data_out_M1[5]~output_o ;
wire \data_out_M1[6]~output_o ;
wire \data_out_M1[7]~output_o ;
wire \valid_M0~output_o ;
wire \valid_M1~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \data_in_M0[0]~input_o ;
wire \data_in_M1[0]~input_o ;
wire \rd_en_M0~input_o ;
wire \wr_en_M0~input_o ;
wire \wr_en_M1~input_o ;
wire \rd_en_M1~input_o ;
wire \u_MasterArbiter|nextM_comb~4_combout ;
wire \u_MasterArbiter|to_M1~0_combout ;
wire \u_MasterArbiter|nextM_comb~5_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \u_MasterArbiter|nextM~q ;
wire \u_MasterArbiter|to_M0~0_combout ;
wire \u_MasterArbiter|get_data_in[7]~0_combout ;
wire \u_MasterArbiter|get_data_in[0]~1_combout ;
wire \Bank3|u_FIFO_mem|mem~1feeder_combout ;
wire \u_FIFO_BankArbiter|lru_prio[1][0]~2_combout ;
wire \u_FIFO_BankArbiter|wr_en_vec[3]~0_combout ;
wire \u_FIFO_BankArbiter|wr_en_vec[3]~1_combout ;
wire \u_FIFO_BankArbiter|lru_prio[3][1]~3_combout ;
wire \u_FIFO_BankArbiter|lru_prio[3][1]~q ;
wire \u_FIFO_BankArbiter|lru_prio[2][1]~q ;
wire \u_FIFO_BankArbiter|lru_prio[1][1]~1_combout ;
wire \u_FIFO_BankArbiter|lru_prio[1][1]~q ;
wire \u_FIFO_BankArbiter|lru_prio[0][1]~q ;
wire \rd_id_M0[0]~input_o ;
wire \rd_id_M1[0]~input_o ;
wire \u_MasterArbiter|get_rd_id[0]~1_combout ;
wire \u_MasterArbiter|get_rd_id[0]~2_combout ;
wire \rd_id_M1[1]~input_o ;
wire \rd_id_M0[1]~input_o ;
wire \u_MasterArbiter|get_rd_id[1]~0_combout ;
wire \Bank3|u_FIFO_mem|data_out[0]~8_combout ;
wire \u_FIFO_BankArbiter|rd_en_vec[3]~0_combout ;
wire \u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ;
wire \Bank3|u_FIFO_mem|data_count[0]~6_combout ;
wire \Bank3|u_FIFO_mem|data_count[5]~8_combout ;
wire \Bank3|u_FIFO_mem|data_count[0]~7 ;
wire \Bank3|u_FIFO_mem|data_count[1]~9_combout ;
wire \Bank3|u_FIFO_mem|data_count[1]~10 ;
wire \Bank3|u_FIFO_mem|data_count[2]~11_combout ;
wire \Bank3|u_FIFO_mem|data_count[2]~12 ;
wire \Bank3|u_FIFO_mem|data_count[3]~13_combout ;
wire \Bank3|u_FIFO_mem|data_count[3]~14 ;
wire \Bank3|u_FIFO_mem|data_count[4]~15_combout ;
wire \Bank3|u_FIFO_mem|Equal0~0_combout ;
wire \Bank3|u_FIFO_mem|Equal1~0_combout ;
wire \Bank2|u_FIFO_mem|rd_avail~0_combout ;
wire \Bank2|u_FIFO_mem|rd_avail~1_combout ;
wire \Bank2|u_FIFO_mem|data_count[0]~6_combout ;
wire \Bank2|u_FIFO_mem|data_count[4]~16 ;
wire \Bank2|u_FIFO_mem|data_count[5]~17_combout ;
wire \Bank2|u_FIFO_mem|Equal0~0_combout ;
wire \Bank2|u_FIFO_mem|Equal0~1_combout ;
wire \Bank2|u_FIFO_mem|wr_avail~0_combout ;
wire \Bank2|u_FIFO_mem|data_count[2]~8_combout ;
wire \Bank2|u_FIFO_mem|data_count[0]~7 ;
wire \Bank2|u_FIFO_mem|data_count[1]~9_combout ;
wire \Bank2|u_FIFO_mem|data_count[1]~10 ;
wire \Bank2|u_FIFO_mem|data_count[2]~11_combout ;
wire \Bank2|u_FIFO_mem|data_count[2]~12 ;
wire \Bank2|u_FIFO_mem|data_count[3]~13_combout ;
wire \Bank2|u_FIFO_mem|data_count[3]~14 ;
wire \Bank2|u_FIFO_mem|data_count[4]~15_combout ;
wire \Bank2|u_FIFO_mem|Equal1~0_combout ;
wire \Bank0|u_FIFO_mem|rd_avail~0_combout ;
wire \Bank1|u_FIFO_mem|rd_avail~0_combout ;
wire \Bank1|u_FIFO_mem|data_count[0]~6_combout ;
wire \Bank1|u_FIFO_mem|Equal0~0_combout ;
wire \Bank1|u_FIFO_mem|Equal0~1_combout ;
wire \Bank1|u_FIFO_mem|wr_avail~1_combout ;
wire \Bank1|u_FIFO_mem|data_count[5]~8_combout ;
wire \Bank1|u_FIFO_mem|data_count[0]~7 ;
wire \Bank1|u_FIFO_mem|data_count[1]~9_combout ;
wire \Bank1|u_FIFO_mem|data_count[1]~10 ;
wire \Bank1|u_FIFO_mem|data_count[2]~11_combout ;
wire \Bank1|u_FIFO_mem|data_count[2]~12 ;
wire \Bank1|u_FIFO_mem|data_count[3]~13_combout ;
wire \Bank1|u_FIFO_mem|data_count[3]~14 ;
wire \Bank1|u_FIFO_mem|data_count[4]~15_combout ;
wire \Bank1|u_FIFO_mem|data_count[4]~16 ;
wire \Bank1|u_FIFO_mem|data_count[5]~17_combout ;
wire \Bank1|u_FIFO_mem|Equal1~0_combout ;
wire \Bank0|u_FIFO_mem|rd_avail~1_combout ;
wire \Bank0|u_FIFO_mem|data_count[0]~6_combout ;
wire \Bank0|u_FIFO_mem|data_count[4]~16 ;
wire \Bank0|u_FIFO_mem|data_count[5]~17_combout ;
wire \Bank0|u_FIFO_mem|Equal0~0_combout ;
wire \Bank0|u_FIFO_mem|Equal0~1_combout ;
wire \Bank0|u_FIFO_mem|wr_avail~1_combout ;
wire \Bank0|u_FIFO_mem|data_count[0]~8_combout ;
wire \Bank0|u_FIFO_mem|data_count[0]~7 ;
wire \Bank0|u_FIFO_mem|data_count[1]~9_combout ;
wire \Bank0|u_FIFO_mem|data_count[1]~10 ;
wire \Bank0|u_FIFO_mem|data_count[2]~11_combout ;
wire \Bank0|u_FIFO_mem|data_count[2]~12 ;
wire \Bank0|u_FIFO_mem|data_count[3]~13_combout ;
wire \Bank0|u_FIFO_mem|data_count[3]~14 ;
wire \Bank0|u_FIFO_mem|data_count[4]~15_combout ;
wire \Bank0|u_FIFO_mem|Equal1~0_combout ;
wire \u_FIFO_BankArbiter|Mux1~0_combout ;
wire \u_FIFO_BankArbiter|Mux1~1_combout ;
wire \Bank3|u_FIFO_mem|rd_avail~0_combout ;
wire \Bank3|u_FIFO_mem|data_count[4]~16 ;
wire \Bank3|u_FIFO_mem|data_count[5]~17_combout ;
wire \Bank3|u_FIFO_mem|Equal0~1_combout ;
wire \u_FIFO_BankArbiter|Mux0~0_combout ;
wire \u_FIFO_BankArbiter|Mux0~1_combout ;
wire \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ;
wire \u_FIFO_BankArbiter|lru_prio[1][0]~q ;
wire \u_FIFO_BankArbiter|lru_prio[0][0]~0_combout ;
wire \u_FIFO_BankArbiter|lru_prio[0][0]~q ;
wire \Bank3|u_FIFO_mem|wr_avail~0_combout ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~6 ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~8 ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~10 ;
wire \Bank3|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ;
wire \Bank3|u_FIFO_mem|mem~13_combout ;
wire \Bank3|u_FIFO_mem|mem~14_combout ;
wire \Bank3|u_FIFO_mem|mem~1_q ;
wire \Bank3|u_FIFO_mem|mem~0feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~0_q ;
wire \Bank3|u_FIFO_mem|comb~0_combout ;
wire \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ;
wire \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ;
wire \Bank3|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ;
wire \Bank3|u_FIFO_rd_ctrl|Add0~0_combout ;
wire \Bank3|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ;
wire \Bank3|u_FIFO_rd_ctrl|Add0~1_combout ;
wire \Bank3|u_FIFO_rd_ctrl|Add0~2_combout ;
wire \Bank3|u_FIFO_rd_ctrl|Add0~3_combout ;
wire \Bank3|u_FIFO_rd_ctrl|Add0~4_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \data_in_M1[1]~input_o ;
wire \data_in_M0[1]~input_o ;
wire \u_MasterArbiter|get_data_in[1]~2_combout ;
wire \data_in_M1[2]~input_o ;
wire \data_in_M0[2]~input_o ;
wire \u_MasterArbiter|get_data_in[2]~3_combout ;
wire \data_in_M1[3]~input_o ;
wire \data_in_M0[3]~input_o ;
wire \u_MasterArbiter|get_data_in[3]~4_combout ;
wire \data_in_M0[4]~input_o ;
wire \data_in_M1[4]~input_o ;
wire \u_MasterArbiter|get_data_in[4]~5_combout ;
wire \data_in_M1[5]~input_o ;
wire \data_in_M0[5]~input_o ;
wire \u_MasterArbiter|get_data_in[5]~6_combout ;
wire \data_in_M1[6]~input_o ;
wire \data_in_M0[6]~input_o ;
wire \u_MasterArbiter|get_data_in[6]~7_combout ;
wire \data_in_M1[7]~input_o ;
wire \data_in_M0[7]~input_o ;
wire \u_MasterArbiter|get_data_in[7]~8_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Bank3|u_FIFO_mem|data_out[0]~0_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~11_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~9_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~10_combout ;
wire \Bank3|u_FIFO_mem|mem~12_combout ;
wire \Bank3|u_FIFO_mem|data_out[0]~9_combout ;
wire \u_FIFO_BankArbiter|rd_en_vec[3]~2_combout ;
wire \Bank3|u_FIFO_mem|data_out[0]~10_combout ;
wire \Bank1|u_FIFO_mem|mem~0feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~0_q ;
wire \Bank1|u_FIFO_mem|mem~1feeder_combout ;
wire \Bank1|u_FIFO_mem|wr_avail~0_combout ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~6 ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~8 ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ;
wire \Bank1|u_FIFO_mem|mem~13_combout ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~10 ;
wire \Bank1|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ;
wire \Bank1|u_FIFO_mem|mem~14_combout ;
wire \Bank1|u_FIFO_mem|mem~1_q ;
wire \Bank1|u_FIFO_mem|comb~0_combout ;
wire \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ;
wire \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ;
wire \Bank1|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ;
wire \Bank1|u_FIFO_rd_ctrl|Add0~0_combout ;
wire \Bank1|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ;
wire \Bank1|u_FIFO_rd_ctrl|Add0~1_combout ;
wire \Bank1|u_FIFO_rd_ctrl|Add0~2_combout ;
wire \Bank1|u_FIFO_rd_ctrl|Add0~3_combout ;
wire \Bank1|u_FIFO_rd_ctrl|Add0~4_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Bank1|u_FIFO_mem|data_out[0]~0_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~10_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~11_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ;
wire \Bank1|u_FIFO_mem|mem~9_combout ;
wire \Bank1|u_FIFO_mem|mem~12_combout ;
wire \Bank0|u_FIFO_mem|data_out[0]~8_combout ;
wire \Bank1|u_FIFO_mem|data_out[0]~8_combout ;
wire \Bank0|u_FIFO_mem|mem~0feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~0_q ;
wire \Bank0|u_FIFO_mem|wr_avail~0_combout ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~6 ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~8 ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~10 ;
wire \Bank0|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ;
wire \Bank0|u_FIFO_mem|mem~13_combout ;
wire \Bank0|u_FIFO_mem|mem~14_combout ;
wire \Bank0|u_FIFO_mem|mem~1_q ;
wire \Bank0|u_FIFO_mem|comb~0_combout ;
wire \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ;
wire \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ;
wire \Bank0|u_FIFO_rd_ctrl|Add0~0_combout ;
wire \Bank0|u_FIFO_rd_ctrl|Add0~1_combout ;
wire \Bank0|u_FIFO_rd_ctrl|Add0~2_combout ;
wire \Bank0|u_FIFO_rd_ctrl|Add0~3_combout ;
wire \Bank0|u_FIFO_rd_ctrl|Add0~4_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Bank0|u_FIFO_mem|data_out[0]~0_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~11_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~10_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ;
wire \Bank0|u_FIFO_mem|mem~9_combout ;
wire \Bank0|u_FIFO_mem|mem~12_combout ;
wire \Bank0|u_FIFO_mem|data_out[0]~9_combout ;
wire \Mux7~0_combout ;
wire \Bank2|u_FIFO_mem|mem~1feeder_combout ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~6 ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~8 ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~10 ;
wire \Bank2|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ;
wire \Bank2|u_FIFO_mem|mem~13_combout ;
wire \Bank2|u_FIFO_mem|mem~14_combout ;
wire \Bank2|u_FIFO_mem|mem~1_q ;
wire \Bank2|u_FIFO_mem|mem~0feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~0_q ;
wire \Bank2|u_FIFO_mem|comb~0_combout ;
wire \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ;
wire \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ;
wire \Bank2|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ;
wire \Bank2|u_FIFO_rd_ctrl|Add0~0_combout ;
wire \Bank2|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ;
wire \Bank2|u_FIFO_rd_ctrl|Add0~1_combout ;
wire \Bank2|u_FIFO_rd_ctrl|Add0~2_combout ;
wire \Bank2|u_FIFO_rd_ctrl|Add0~3_combout ;
wire \Bank2|u_FIFO_rd_ctrl|Add0~4_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Bank2|u_FIFO_mem|data_out[0]~0_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~10_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~11_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ;
wire \Bank2|u_FIFO_mem|mem~9_combout ;
wire \Bank2|u_FIFO_mem|mem~12_combout ;
wire \Bank2|u_FIFO_mem|data_out[4]~8_combout ;
wire \Bank2|u_FIFO_mem|data_out[0]~9_combout ;
wire \Mux7~1_combout ;
wire \Bank1|u_FIFO_mem|mem~2feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~2_q ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \Bank1|u_FIFO_mem|data_out[1]~1_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~2feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~2_q ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \Bank0|u_FIFO_mem|data_out[1]~1_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \Bank2|u_FIFO_mem|mem~2feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~2_q ;
wire \Bank2|u_FIFO_mem|data_out[1]~1_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ;
wire \Mux6~0_combout ;
wire \Bank3|u_FIFO_mem|mem~2feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~2_q ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \Bank3|u_FIFO_mem|data_out[1]~1_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ;
wire \Mux6~1_combout ;
wire \Bank3|u_FIFO_mem|mem~3feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~3_q ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Bank3|u_FIFO_mem|data_out[2]~2_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~3feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~3_q ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Bank2|u_FIFO_mem|data_out[2]~2_combout ;
wire \Bank1|u_FIFO_mem|mem~3feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~3_q ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Bank1|u_FIFO_mem|data_out[2]~2_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~3_q ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Bank0|u_FIFO_mem|data_out[2]~2_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Bank3|u_FIFO_mem|mem~4feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~4_q ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Bank3|u_FIFO_mem|data_out[3]~3_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~4feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~4_q ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Bank0|u_FIFO_mem|data_out[3]~3_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~4feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~4_q ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Bank2|u_FIFO_mem|data_out[3]~3_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ;
wire \Mux4~0_combout ;
wire \Bank1|u_FIFO_mem|mem~4feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~4_q ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Bank1|u_FIFO_mem|data_out[3]~3_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ;
wire \Mux4~1_combout ;
wire \Bank3|u_FIFO_mem|mem~5feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~5_q ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Bank3|u_FIFO_mem|data_out[4]~4_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~5_q ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Bank0|u_FIFO_mem|data_out[4]~4_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~5feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~5_q ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Bank1|u_FIFO_mem|data_out[4]~4_combout ;
wire \Mux3~0_combout ;
wire \Bank2|u_FIFO_mem|mem~5feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~5_q ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Bank2|u_FIFO_mem|data_out[4]~4_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ;
wire \Mux3~1_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Bank3|u_FIFO_mem|mem~6feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~6_q ;
wire \Bank3|u_FIFO_mem|data_out[5]~5_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~6feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~6_q ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Bank2|u_FIFO_mem|data_out[5]~5_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~6feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~6_q ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Bank0|u_FIFO_mem|data_out[5]~5_combout ;
wire \Mux2~0_combout ;
wire \Bank1|u_FIFO_mem|mem~6feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~6_q ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Bank1|u_FIFO_mem|data_out[5]~5_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ;
wire \Mux2~1_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Bank1|u_FIFO_mem|mem~7feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~7_q ;
wire \Bank1|u_FIFO_mem|data_out[6]~6_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~7feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~7_q ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Bank0|u_FIFO_mem|data_out[6]~6_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ;
wire \Mux1~0_combout ;
wire \Bank3|u_FIFO_mem|mem~7feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~7_q ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Bank3|u_FIFO_mem|data_out[6]~6_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Bank2|u_FIFO_mem|mem~7feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~7_q ;
wire \Bank2|u_FIFO_mem|data_out[6]~6_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ;
wire \Mux1~1_combout ;
wire \Bank2|u_FIFO_mem|mem~8feeder_combout ;
wire \Bank2|u_FIFO_mem|mem~8_q ;
wire \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Bank2|u_FIFO_mem|data_out[7]~7_combout ;
wire \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~8feeder_combout ;
wire \Bank0|u_FIFO_mem|mem~8_q ;
wire \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Bank0|u_FIFO_mem|data_out[7]~7_combout ;
wire \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ;
wire \Mux0~0_combout ;
wire \Bank3|u_FIFO_mem|mem~8feeder_combout ;
wire \Bank3|u_FIFO_mem|mem~8_q ;
wire \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Bank3|u_FIFO_mem|data_out[7]~7_combout ;
wire \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~8feeder_combout ;
wire \Bank1|u_FIFO_mem|mem~8_q ;
wire \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Bank1|u_FIFO_mem|data_out[7]~7_combout ;
wire \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ;
wire \Mux0~1_combout ;
wire \always0~0_combout ;
wire \r_valid_M0~q ;
wire \always0~1_combout ;
wire \r_valid_M1~q ;
wire [5:0] \Bank3|u_FIFO_mem|data_count ;
wire [7:0] \Bank0|u_FIFO_mem|data_out ;
wire [7:0] \Bank2|u_FIFO_mem|data_out ;
wire [5:0] \Bank2|u_FIFO_mem|data_count ;
wire [7:0] \Bank1|u_FIFO_mem|data_out ;
wire [7:0] \Bank3|u_FIFO_mem|data_out ;
wire [5:0] \Bank1|u_FIFO_mem|data_count ;
wire [5:0] \Bank0|u_FIFO_mem|data_count ;
wire [4:0] \Bank2|u_FIFO_wr_ctrl|wr_ptr ;
wire [4:0] \Bank1|u_FIFO_wr_ctrl|wr_ptr ;
wire [4:0] \Bank0|u_FIFO_wr_ctrl|wr_ptr ;
wire [4:0] \Bank1|u_FIFO_rd_ctrl|rd_ptr ;
wire [4:0] \Bank3|u_FIFO_wr_ctrl|wr_ptr ;
wire [1:0] last_rd_bank_id;
wire [0:18] \Bank2|u_FIFO_mem|mem_rtl_0_bypass ;
wire [0:18] \Bank1|u_FIFO_mem|mem_rtl_0_bypass ;
wire [0:18] \Bank0|u_FIFO_mem|mem_rtl_0_bypass ;
wire [0:18] \Bank3|u_FIFO_mem|mem_rtl_0_bypass ;
wire [4:0] \Bank2|u_FIFO_rd_ctrl|rd_ptr ;
wire [4:0] \Bank0|u_FIFO_rd_ctrl|rd_ptr ;
wire [4:0] \Bank3|u_FIFO_rd_ctrl|rd_ptr ;

wire [35:0] \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7  = \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7  = \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7  = \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7  = \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X11_Y53_N9
cycloneive_io_obuf \data_out_M0[0]~output (
	.i(\Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[0]~output .bus_hold = "false";
defparam \data_out_M0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N23
cycloneive_io_obuf \data_out_M0[1]~output (
	.i(\Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[1]~output .bus_hold = "false";
defparam \data_out_M0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N9
cycloneive_io_obuf \data_out_M0[2]~output (
	.i(\Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[2]~output .bus_hold = "false";
defparam \data_out_M0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N9
cycloneive_io_obuf \data_out_M0[3]~output (
	.i(\Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[3]~output .bus_hold = "false";
defparam \data_out_M0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N9
cycloneive_io_obuf \data_out_M0[4]~output (
	.i(\Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[4]~output .bus_hold = "false";
defparam \data_out_M0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N16
cycloneive_io_obuf \data_out_M0[5]~output (
	.i(\Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[5]~output .bus_hold = "false";
defparam \data_out_M0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \data_out_M0[6]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[6]~output .bus_hold = "false";
defparam \data_out_M0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N2
cycloneive_io_obuf \data_out_M0[7]~output (
	.i(\Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M0[7]~output .bus_hold = "false";
defparam \data_out_M0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N2
cycloneive_io_obuf \data_out_M1[0]~output (
	.i(\Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[0]~output .bus_hold = "false";
defparam \data_out_M1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N2
cycloneive_io_obuf \data_out_M1[1]~output (
	.i(\Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[1]~output .bus_hold = "false";
defparam \data_out_M1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneive_io_obuf \data_out_M1[2]~output (
	.i(\Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[2]~output .bus_hold = "false";
defparam \data_out_M1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N16
cycloneive_io_obuf \data_out_M1[3]~output (
	.i(\Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[3]~output .bus_hold = "false";
defparam \data_out_M1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N2
cycloneive_io_obuf \data_out_M1[4]~output (
	.i(\Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[4]~output .bus_hold = "false";
defparam \data_out_M1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N23
cycloneive_io_obuf \data_out_M1[5]~output (
	.i(\Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[5]~output .bus_hold = "false";
defparam \data_out_M1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N2
cycloneive_io_obuf \data_out_M1[6]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[6]~output .bus_hold = "false";
defparam \data_out_M1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N23
cycloneive_io_obuf \data_out_M1[7]~output (
	.i(\Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out_M1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out_M1[7]~output .bus_hold = "false";
defparam \data_out_M1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N2
cycloneive_io_obuf \valid_M0~output (
	.i(\r_valid_M0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valid_M0~output_o ),
	.obar());
// synopsys translate_off
defparam \valid_M0~output .bus_hold = "false";
defparam \valid_M0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \valid_M1~output (
	.i(\r_valid_M1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\valid_M1~output_o ),
	.obar());
// synopsys translate_off
defparam \valid_M1~output .bus_hold = "false";
defparam \valid_M1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N15
cycloneive_io_ibuf \data_in_M0[0]~input (
	.i(data_in_M0[0]),
	.ibar(gnd),
	.o(\data_in_M0[0]~input_o ));
// synopsys translate_off
defparam \data_in_M0[0]~input .bus_hold = "false";
defparam \data_in_M0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N8
cycloneive_io_ibuf \data_in_M1[0]~input (
	.i(data_in_M1[0]),
	.ibar(gnd),
	.o(\data_in_M1[0]~input_o ));
// synopsys translate_off
defparam \data_in_M1[0]~input .bus_hold = "false";
defparam \data_in_M1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N8
cycloneive_io_ibuf \rd_en_M0~input (
	.i(rd_en_M0),
	.ibar(gnd),
	.o(\rd_en_M0~input_o ));
// synopsys translate_off
defparam \rd_en_M0~input .bus_hold = "false";
defparam \rd_en_M0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N22
cycloneive_io_ibuf \wr_en_M0~input (
	.i(wr_en_M0),
	.ibar(gnd),
	.o(\wr_en_M0~input_o ));
// synopsys translate_off
defparam \wr_en_M0~input .bus_hold = "false";
defparam \wr_en_M0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N8
cycloneive_io_ibuf \wr_en_M1~input (
	.i(wr_en_M1),
	.ibar(gnd),
	.o(\wr_en_M1~input_o ));
// synopsys translate_off
defparam \wr_en_M1~input .bus_hold = "false";
defparam \wr_en_M1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N15
cycloneive_io_ibuf \rd_en_M1~input (
	.i(rd_en_M1),
	.ibar(gnd),
	.o(\rd_en_M1~input_o ));
// synopsys translate_off
defparam \rd_en_M1~input .bus_hold = "false";
defparam \rd_en_M1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y44_N12
cycloneive_lcell_comb \u_MasterArbiter|nextM_comb~4 (
// Equation(s):
// \u_MasterArbiter|nextM_comb~4_combout  = (!\wr_en_M1~input_o  & !\rd_en_M1~input_o )

	.dataa(\wr_en_M1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd_en_M1~input_o ),
	.cin(gnd),
	.combout(\u_MasterArbiter|nextM_comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|nextM_comb~4 .lut_mask = 16'h0055;
defparam \u_MasterArbiter|nextM_comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y44_N30
cycloneive_lcell_comb \u_MasterArbiter|to_M1~0 (
// Equation(s):
// \u_MasterArbiter|to_M1~0_combout  = (\u_MasterArbiter|nextM~q ) # ((!\rd_en_M0~input_o  & !\wr_en_M0~input_o ))

	.dataa(gnd),
	.datab(\u_MasterArbiter|nextM~q ),
	.datac(\rd_en_M0~input_o ),
	.datad(\wr_en_M0~input_o ),
	.cin(gnd),
	.combout(\u_MasterArbiter|to_M1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|to_M1~0 .lut_mask = 16'hCCCF;
defparam \u_MasterArbiter|to_M1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N0
cycloneive_lcell_comb \u_MasterArbiter|nextM_comb~5 (
// Equation(s):
// \u_MasterArbiter|nextM_comb~5_combout  = ((!\wr_en_M1~input_o  & (\u_MasterArbiter|nextM~q  & !\rd_en_M1~input_o ))) # (!\u_MasterArbiter|to_M1~0_combout )

	.dataa(\u_MasterArbiter|to_M1~0_combout ),
	.datab(\wr_en_M1~input_o ),
	.datac(\u_MasterArbiter|nextM~q ),
	.datad(\rd_en_M1~input_o ),
	.cin(gnd),
	.combout(\u_MasterArbiter|nextM_comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|nextM_comb~5 .lut_mask = 16'h5575;
defparam \u_MasterArbiter|nextM_comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X23_Y43_N1
dffeas \u_MasterArbiter|nextM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_MasterArbiter|nextM_comb~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_MasterArbiter|nextM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_MasterArbiter|nextM .is_wysiwyg = "true";
defparam \u_MasterArbiter|nextM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N4
cycloneive_lcell_comb \u_MasterArbiter|to_M0~0 (
// Equation(s):
// \u_MasterArbiter|to_M0~0_combout  = (\rd_en_M0~input_o  & (((\u_MasterArbiter|nextM_comb~4_combout ) # (!\u_MasterArbiter|nextM~q )))) # (!\rd_en_M0~input_o  & (\wr_en_M0~input_o  & ((\u_MasterArbiter|nextM_comb~4_combout ) # (!\u_MasterArbiter|nextM~q 
// ))))

	.dataa(\rd_en_M0~input_o ),
	.datab(\wr_en_M0~input_o ),
	.datac(\u_MasterArbiter|nextM_comb~4_combout ),
	.datad(\u_MasterArbiter|nextM~q ),
	.cin(gnd),
	.combout(\u_MasterArbiter|to_M0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|to_M0~0 .lut_mask = 16'hE0EE;
defparam \u_MasterArbiter|to_M0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N14
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[7]~0 (
// Equation(s):
// \u_MasterArbiter|get_data_in[7]~0_combout  = (!\u_MasterArbiter|nextM_comb~4_combout  & ((\u_MasterArbiter|nextM~q ) # ((!\rd_en_M0~input_o  & !\wr_en_M0~input_o ))))

	.dataa(\rd_en_M0~input_o ),
	.datab(\wr_en_M0~input_o ),
	.datac(\u_MasterArbiter|nextM_comb~4_combout ),
	.datad(\u_MasterArbiter|nextM~q ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[7]~0 .lut_mask = 16'h0F01;
defparam \u_MasterArbiter|get_data_in[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N22
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[0]~1 (
// Equation(s):
// \u_MasterArbiter|get_data_in[0]~1_combout  = (\data_in_M0[0]~input_o  & ((\u_MasterArbiter|to_M0~0_combout ) # ((\data_in_M1[0]~input_o  & \u_MasterArbiter|get_data_in[7]~0_combout )))) # (!\data_in_M0[0]~input_o  & (\data_in_M1[0]~input_o  & 
// ((\u_MasterArbiter|get_data_in[7]~0_combout ))))

	.dataa(\data_in_M0[0]~input_o ),
	.datab(\data_in_M1[0]~input_o ),
	.datac(\u_MasterArbiter|to_M0~0_combout ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[0]~1 .lut_mask = 16'hECA0;
defparam \u_MasterArbiter|get_data_in[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N30
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~1feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~1feeder_combout  = \u_MasterArbiter|get_data_in[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~1feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N2
cycloneive_lcell_comb \u_FIFO_BankArbiter|lru_prio[1][0]~2 (
// Equation(s):
// \u_FIFO_BankArbiter|lru_prio[1][0]~2_combout  = !\u_FIFO_BankArbiter|lru_prio[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|lru_prio[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[1][0]~2 .lut_mask = 16'h00FF;
defparam \u_FIFO_BankArbiter|lru_prio[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N28
cycloneive_lcell_comb \u_FIFO_BankArbiter|wr_en_vec[3]~0 (
// Equation(s):
// \u_FIFO_BankArbiter|wr_en_vec[3]~0_combout  = (\wr_en_M1~input_o  & ((\u_MasterArbiter|nextM~q ) # (!\rd_en_M0~input_o )))

	.dataa(gnd),
	.datab(\rd_en_M0~input_o ),
	.datac(\wr_en_M1~input_o ),
	.datad(\u_MasterArbiter|nextM~q ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|wr_en_vec[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|wr_en_vec[3]~0 .lut_mask = 16'hF030;
defparam \u_FIFO_BankArbiter|wr_en_vec[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N10
cycloneive_lcell_comb \u_FIFO_BankArbiter|wr_en_vec[3]~1 (
// Equation(s):
// \u_FIFO_BankArbiter|wr_en_vec[3]~1_combout  = (\u_FIFO_BankArbiter|wr_en_vec[3]~0_combout ) # ((\wr_en_M0~input_o  & ((!\rd_en_M1~input_o ) # (!\u_MasterArbiter|nextM~q ))))

	.dataa(\wr_en_M0~input_o ),
	.datab(\u_MasterArbiter|nextM~q ),
	.datac(\rd_en_M1~input_o ),
	.datad(\u_FIFO_BankArbiter|wr_en_vec[3]~0_combout ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|wr_en_vec[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|wr_en_vec[3]~1 .lut_mask = 16'hFF2A;
defparam \u_FIFO_BankArbiter|wr_en_vec[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N14
cycloneive_lcell_comb \u_FIFO_BankArbiter|lru_prio[3][1]~3 (
// Equation(s):
// \u_FIFO_BankArbiter|lru_prio[3][1]~3_combout  = !\u_FIFO_BankArbiter|lru_prio[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|lru_prio[3][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[3][1]~3 .lut_mask = 16'h00FF;
defparam \u_FIFO_BankArbiter|lru_prio[3][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N15
dffeas \u_FIFO_BankArbiter|lru_prio[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_FIFO_BankArbiter|lru_prio[3][1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FIFO_BankArbiter|lru_prio[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[3][1] .is_wysiwyg = "true";
defparam \u_FIFO_BankArbiter|lru_prio[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y43_N25
dffeas \u_FIFO_BankArbiter|lru_prio[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_FIFO_BankArbiter|lru_prio[3][1]~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FIFO_BankArbiter|lru_prio[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[2][1] .is_wysiwyg = "true";
defparam \u_FIFO_BankArbiter|lru_prio[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N8
cycloneive_lcell_comb \u_FIFO_BankArbiter|lru_prio[1][1]~1 (
// Equation(s):
// \u_FIFO_BankArbiter|lru_prio[1][1]~1_combout  = !\u_FIFO_BankArbiter|lru_prio[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_FIFO_BankArbiter|lru_prio[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|lru_prio[1][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[1][1]~1 .lut_mask = 16'h0F0F;
defparam \u_FIFO_BankArbiter|lru_prio[1][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N9
dffeas \u_FIFO_BankArbiter|lru_prio[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_FIFO_BankArbiter|lru_prio[1][1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FIFO_BankArbiter|lru_prio[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[1][1] .is_wysiwyg = "true";
defparam \u_FIFO_BankArbiter|lru_prio[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y43_N17
dffeas \u_FIFO_BankArbiter|lru_prio[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_FIFO_BankArbiter|lru_prio[1][1]~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[0][1] .is_wysiwyg = "true";
defparam \u_FIFO_BankArbiter|lru_prio[0][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N1
cycloneive_io_ibuf \rd_id_M0[0]~input (
	.i(rd_id_M0[0]),
	.ibar(gnd),
	.o(\rd_id_M0[0]~input_o ));
// synopsys translate_off
defparam \rd_id_M0[0]~input .bus_hold = "false";
defparam \rd_id_M0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N1
cycloneive_io_ibuf \rd_id_M1[0]~input (
	.i(rd_id_M1[0]),
	.ibar(gnd),
	.o(\rd_id_M1[0]~input_o ));
// synopsys translate_off
defparam \rd_id_M1[0]~input .bus_hold = "false";
defparam \rd_id_M1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N6
cycloneive_lcell_comb \u_MasterArbiter|get_rd_id[0]~1 (
// Equation(s):
// \u_MasterArbiter|get_rd_id[0]~1_combout  = (\rd_en_M0~input_o  & (((\u_MasterArbiter|nextM_comb~4_combout ) # (!\u_MasterArbiter|nextM~q )))) # (!\rd_en_M0~input_o  & (\wr_en_M0~input_o  & ((\u_MasterArbiter|nextM_comb~4_combout ) # 
// (!\u_MasterArbiter|nextM~q ))))

	.dataa(\rd_en_M0~input_o ),
	.datab(\wr_en_M0~input_o ),
	.datac(\u_MasterArbiter|nextM_comb~4_combout ),
	.datad(\u_MasterArbiter|nextM~q ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_rd_id[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_rd_id[0]~1 .lut_mask = 16'hE0EE;
defparam \u_MasterArbiter|get_rd_id[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N26
cycloneive_lcell_comb \u_MasterArbiter|get_rd_id[0]~2 (
// Equation(s):
// \u_MasterArbiter|get_rd_id[0]~2_combout  = (\u_MasterArbiter|get_rd_id[0]~1_combout  & (((\rd_id_M0[0]~input_o )))) # (!\u_MasterArbiter|get_rd_id[0]~1_combout  & (!\u_MasterArbiter|nextM_comb~4_combout  & ((\rd_id_M1[0]~input_o ))))

	.dataa(\u_MasterArbiter|nextM_comb~4_combout ),
	.datab(\rd_id_M0[0]~input_o ),
	.datac(\rd_id_M1[0]~input_o ),
	.datad(\u_MasterArbiter|get_rd_id[0]~1_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_rd_id[0]~2 .lut_mask = 16'hCC50;
defparam \u_MasterArbiter|get_rd_id[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N22
cycloneive_io_ibuf \rd_id_M1[1]~input (
	.i(rd_id_M1[1]),
	.ibar(gnd),
	.o(\rd_id_M1[1]~input_o ));
// synopsys translate_off
defparam \rd_id_M1[1]~input .bus_hold = "false";
defparam \rd_id_M1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N15
cycloneive_io_ibuf \rd_id_M0[1]~input (
	.i(rd_id_M0[1]),
	.ibar(gnd),
	.o(\rd_id_M0[1]~input_o ));
// synopsys translate_off
defparam \rd_id_M0[1]~input .bus_hold = "false";
defparam \rd_id_M0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N24
cycloneive_lcell_comb \u_MasterArbiter|get_rd_id[1]~0 (
// Equation(s):
// \u_MasterArbiter|get_rd_id[1]~0_combout  = (\rd_id_M1[1]~input_o  & ((\u_MasterArbiter|get_data_in[7]~0_combout ) # ((\rd_id_M0[1]~input_o  & \u_MasterArbiter|to_M0~0_combout )))) # (!\rd_id_M1[1]~input_o  & (\rd_id_M0[1]~input_o  & 
// (\u_MasterArbiter|to_M0~0_combout )))

	.dataa(\rd_id_M1[1]~input_o ),
	.datab(\rd_id_M0[1]~input_o ),
	.datac(\u_MasterArbiter|to_M0~0_combout ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_rd_id[1]~0 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_rd_id[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N12
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[0]~8 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[0]~8_combout  = (\u_MasterArbiter|get_rd_id[0]~2_combout  & \u_MasterArbiter|get_rd_id[1]~0_combout )

	.dataa(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[0]~8 .lut_mask = 16'hAA00;
defparam \Bank3|u_FIFO_mem|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N30
cycloneive_lcell_comb \u_FIFO_BankArbiter|rd_en_vec[3]~0 (
// Equation(s):
// \u_FIFO_BankArbiter|rd_en_vec[3]~0_combout  = (\rd_en_M1~input_o  & ((\u_MasterArbiter|nextM~q ) # (!\wr_en_M0~input_o )))

	.dataa(\rd_en_M1~input_o ),
	.datab(\wr_en_M0~input_o ),
	.datac(gnd),
	.datad(\u_MasterArbiter|nextM~q ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|rd_en_vec[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|rd_en_vec[3]~0 .lut_mask = 16'hAA22;
defparam \u_FIFO_BankArbiter|rd_en_vec[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N8
cycloneive_lcell_comb \u_FIFO_BankArbiter|rd_en_vec[3]~1 (
// Equation(s):
// \u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  = (\u_FIFO_BankArbiter|rd_en_vec[3]~0_combout ) # ((\rd_en_M0~input_o  & ((!\u_MasterArbiter|nextM~q ) # (!\wr_en_M1~input_o ))))

	.dataa(\rd_en_M0~input_o ),
	.datab(\wr_en_M1~input_o ),
	.datac(\u_FIFO_BankArbiter|rd_en_vec[3]~0_combout ),
	.datad(\u_MasterArbiter|nextM~q ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|rd_en_vec[3]~1 .lut_mask = 16'hF2FA;
defparam \u_FIFO_BankArbiter|rd_en_vec[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N14
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_count[0]~6 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_count[0]~6_combout  = \Bank3|u_FIFO_mem|data_count [0] $ (VCC)
// \Bank3|u_FIFO_mem|data_count[0]~7  = CARRY(\Bank3|u_FIFO_mem|data_count [0])

	.dataa(gnd),
	.datab(\Bank3|u_FIFO_mem|data_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_count[0]~6_combout ),
	.cout(\Bank3|u_FIFO_mem|data_count[0]~7 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[0]~6 .lut_mask = 16'h33CC;
defparam \Bank3|u_FIFO_mem|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N2
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_count[5]~8 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_count[5]~8_combout  = \Bank3|u_FIFO_mem|wr_avail~0_combout  $ (\Bank3|u_FIFO_mem|rd_avail~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.datad(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_count[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[5]~8 .lut_mask = 16'h0FF0;
defparam \Bank3|u_FIFO_mem|data_count[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y43_N15
dffeas \Bank3|u_FIFO_mem|data_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[0] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N16
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_count[1]~9 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_count[1]~9_combout  = (\Bank3|u_FIFO_mem|data_count [1] & ((\Bank3|u_FIFO_mem|rd_avail~0_combout  & (\Bank3|u_FIFO_mem|data_count[0]~7  & VCC)) # (!\Bank3|u_FIFO_mem|rd_avail~0_combout  & (!\Bank3|u_FIFO_mem|data_count[0]~7 )))) # 
// (!\Bank3|u_FIFO_mem|data_count [1] & ((\Bank3|u_FIFO_mem|rd_avail~0_combout  & (!\Bank3|u_FIFO_mem|data_count[0]~7 )) # (!\Bank3|u_FIFO_mem|rd_avail~0_combout  & ((\Bank3|u_FIFO_mem|data_count[0]~7 ) # (GND)))))
// \Bank3|u_FIFO_mem|data_count[1]~10  = CARRY((\Bank3|u_FIFO_mem|data_count [1] & (!\Bank3|u_FIFO_mem|rd_avail~0_combout  & !\Bank3|u_FIFO_mem|data_count[0]~7 )) # (!\Bank3|u_FIFO_mem|data_count [1] & ((!\Bank3|u_FIFO_mem|data_count[0]~7 ) # 
// (!\Bank3|u_FIFO_mem|rd_avail~0_combout ))))

	.dataa(\Bank3|u_FIFO_mem|data_count [1]),
	.datab(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank3|u_FIFO_mem|data_count[0]~7 ),
	.combout(\Bank3|u_FIFO_mem|data_count[1]~9_combout ),
	.cout(\Bank3|u_FIFO_mem|data_count[1]~10 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[1]~9 .lut_mask = 16'h9617;
defparam \Bank3|u_FIFO_mem|data_count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y43_N17
dffeas \Bank3|u_FIFO_mem|data_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[1] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N18
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_count[2]~11 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_count[2]~11_combout  = ((\Bank3|u_FIFO_mem|data_count [2] $ (\Bank3|u_FIFO_mem|rd_avail~0_combout  $ (!\Bank3|u_FIFO_mem|data_count[1]~10 )))) # (GND)
// \Bank3|u_FIFO_mem|data_count[2]~12  = CARRY((\Bank3|u_FIFO_mem|data_count [2] & ((\Bank3|u_FIFO_mem|rd_avail~0_combout ) # (!\Bank3|u_FIFO_mem|data_count[1]~10 ))) # (!\Bank3|u_FIFO_mem|data_count [2] & (\Bank3|u_FIFO_mem|rd_avail~0_combout  & 
// !\Bank3|u_FIFO_mem|data_count[1]~10 )))

	.dataa(\Bank3|u_FIFO_mem|data_count [2]),
	.datab(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank3|u_FIFO_mem|data_count[1]~10 ),
	.combout(\Bank3|u_FIFO_mem|data_count[2]~11_combout ),
	.cout(\Bank3|u_FIFO_mem|data_count[2]~12 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[2]~11 .lut_mask = 16'h698E;
defparam \Bank3|u_FIFO_mem|data_count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y43_N19
dffeas \Bank3|u_FIFO_mem|data_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_count[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[2] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N20
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_count[3]~13 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_count[3]~13_combout  = (\Bank3|u_FIFO_mem|data_count [3] & ((\Bank3|u_FIFO_mem|rd_avail~0_combout  & (\Bank3|u_FIFO_mem|data_count[2]~12  & VCC)) # (!\Bank3|u_FIFO_mem|rd_avail~0_combout  & (!\Bank3|u_FIFO_mem|data_count[2]~12 )))) 
// # (!\Bank3|u_FIFO_mem|data_count [3] & ((\Bank3|u_FIFO_mem|rd_avail~0_combout  & (!\Bank3|u_FIFO_mem|data_count[2]~12 )) # (!\Bank3|u_FIFO_mem|rd_avail~0_combout  & ((\Bank3|u_FIFO_mem|data_count[2]~12 ) # (GND)))))
// \Bank3|u_FIFO_mem|data_count[3]~14  = CARRY((\Bank3|u_FIFO_mem|data_count [3] & (!\Bank3|u_FIFO_mem|rd_avail~0_combout  & !\Bank3|u_FIFO_mem|data_count[2]~12 )) # (!\Bank3|u_FIFO_mem|data_count [3] & ((!\Bank3|u_FIFO_mem|data_count[2]~12 ) # 
// (!\Bank3|u_FIFO_mem|rd_avail~0_combout ))))

	.dataa(\Bank3|u_FIFO_mem|data_count [3]),
	.datab(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank3|u_FIFO_mem|data_count[2]~12 ),
	.combout(\Bank3|u_FIFO_mem|data_count[3]~13_combout ),
	.cout(\Bank3|u_FIFO_mem|data_count[3]~14 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[3]~13 .lut_mask = 16'h9617;
defparam \Bank3|u_FIFO_mem|data_count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y43_N21
dffeas \Bank3|u_FIFO_mem|data_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_count[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[3] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N22
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_count[4]~15 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_count[4]~15_combout  = ((\Bank3|u_FIFO_mem|data_count [4] $ (\Bank3|u_FIFO_mem|rd_avail~0_combout  $ (!\Bank3|u_FIFO_mem|data_count[3]~14 )))) # (GND)
// \Bank3|u_FIFO_mem|data_count[4]~16  = CARRY((\Bank3|u_FIFO_mem|data_count [4] & ((\Bank3|u_FIFO_mem|rd_avail~0_combout ) # (!\Bank3|u_FIFO_mem|data_count[3]~14 ))) # (!\Bank3|u_FIFO_mem|data_count [4] & (\Bank3|u_FIFO_mem|rd_avail~0_combout  & 
// !\Bank3|u_FIFO_mem|data_count[3]~14 )))

	.dataa(\Bank3|u_FIFO_mem|data_count [4]),
	.datab(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank3|u_FIFO_mem|data_count[3]~14 ),
	.combout(\Bank3|u_FIFO_mem|data_count[4]~15_combout ),
	.cout(\Bank3|u_FIFO_mem|data_count[4]~16 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[4]~15 .lut_mask = 16'h698E;
defparam \Bank3|u_FIFO_mem|data_count[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y43_N23
dffeas \Bank3|u_FIFO_mem|data_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_count[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[4] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N0
cycloneive_lcell_comb \Bank3|u_FIFO_mem|Equal0~0 (
// Equation(s):
// \Bank3|u_FIFO_mem|Equal0~0_combout  = (!\Bank3|u_FIFO_mem|data_count [3] & (!\Bank3|u_FIFO_mem|data_count [1] & (!\Bank3|u_FIFO_mem|data_count [0] & !\Bank3|u_FIFO_mem|data_count [2])))

	.dataa(\Bank3|u_FIFO_mem|data_count [3]),
	.datab(\Bank3|u_FIFO_mem|data_count [1]),
	.datac(\Bank3|u_FIFO_mem|data_count [0]),
	.datad(\Bank3|u_FIFO_mem|data_count [2]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|Equal0~0 .lut_mask = 16'h0001;
defparam \Bank3|u_FIFO_mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N6
cycloneive_lcell_comb \Bank3|u_FIFO_mem|Equal1~0 (
// Equation(s):
// \Bank3|u_FIFO_mem|Equal1~0_combout  = (!\Bank3|u_FIFO_mem|data_count [5] & (!\Bank3|u_FIFO_mem|data_count [4] & \Bank3|u_FIFO_mem|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Bank3|u_FIFO_mem|data_count [5]),
	.datac(\Bank3|u_FIFO_mem|data_count [4]),
	.datad(\Bank3|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|Equal1~0 .lut_mask = 16'h0300;
defparam \Bank3|u_FIFO_mem|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N16
cycloneive_lcell_comb \Bank2|u_FIFO_mem|rd_avail~0 (
// Equation(s):
// \Bank2|u_FIFO_mem|rd_avail~0_combout  = (!\u_MasterArbiter|get_rd_id[0]~2_combout  & \u_MasterArbiter|get_rd_id[1]~0_combout )

	.dataa(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|rd_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|rd_avail~0 .lut_mask = 16'h5500;
defparam \Bank2|u_FIFO_mem|rd_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N8
cycloneive_lcell_comb \Bank2|u_FIFO_mem|rd_avail~1 (
// Equation(s):
// \Bank2|u_FIFO_mem|rd_avail~1_combout  = (!\Bank2|u_FIFO_mem|Equal1~0_combout  & (\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  & (!\u_FIFO_BankArbiter|Mux1~1_combout  & \Bank2|u_FIFO_mem|rd_avail~0_combout )))

	.dataa(\Bank2|u_FIFO_mem|Equal1~0_combout ),
	.datab(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.datac(\u_FIFO_BankArbiter|Mux1~1_combout ),
	.datad(\Bank2|u_FIFO_mem|rd_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|rd_avail~1 .lut_mask = 16'h0400;
defparam \Bank2|u_FIFO_mem|rd_avail~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N12
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_count[0]~6 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_count[0]~6_combout  = \Bank2|u_FIFO_mem|data_count [0] $ (VCC)
// \Bank2|u_FIFO_mem|data_count[0]~7  = CARRY(\Bank2|u_FIFO_mem|data_count [0])

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_mem|data_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_count[0]~6_combout ),
	.cout(\Bank2|u_FIFO_mem|data_count[0]~7 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[0]~6 .lut_mask = 16'h33CC;
defparam \Bank2|u_FIFO_mem|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N20
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_count[4]~15 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_count[4]~15_combout  = ((\Bank2|u_FIFO_mem|data_count [4] $ (\Bank2|u_FIFO_mem|rd_avail~1_combout  $ (!\Bank2|u_FIFO_mem|data_count[3]~14 )))) # (GND)
// \Bank2|u_FIFO_mem|data_count[4]~16  = CARRY((\Bank2|u_FIFO_mem|data_count [4] & ((\Bank2|u_FIFO_mem|rd_avail~1_combout ) # (!\Bank2|u_FIFO_mem|data_count[3]~14 ))) # (!\Bank2|u_FIFO_mem|data_count [4] & (\Bank2|u_FIFO_mem|rd_avail~1_combout  & 
// !\Bank2|u_FIFO_mem|data_count[3]~14 )))

	.dataa(\Bank2|u_FIFO_mem|data_count [4]),
	.datab(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank2|u_FIFO_mem|data_count[3]~14 ),
	.combout(\Bank2|u_FIFO_mem|data_count[4]~15_combout ),
	.cout(\Bank2|u_FIFO_mem|data_count[4]~16 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[4]~15 .lut_mask = 16'h698E;
defparam \Bank2|u_FIFO_mem|data_count[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N22
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_count[5]~17 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_count[5]~17_combout  = \Bank2|u_FIFO_mem|data_count [5] $ (\Bank2|u_FIFO_mem|data_count[4]~16  $ (\Bank2|u_FIFO_mem|rd_avail~1_combout ))

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_mem|data_count [5]),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.cin(\Bank2|u_FIFO_mem|data_count[4]~16 ),
	.combout(\Bank2|u_FIFO_mem|data_count[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[5]~17 .lut_mask = 16'hC33C;
defparam \Bank2|u_FIFO_mem|data_count[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y43_N23
dffeas \Bank2|u_FIFO_mem|data_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_count[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|data_count[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[5] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N0
cycloneive_lcell_comb \Bank2|u_FIFO_mem|Equal0~0 (
// Equation(s):
// \Bank2|u_FIFO_mem|Equal0~0_combout  = (!\Bank2|u_FIFO_mem|data_count [0] & (!\Bank2|u_FIFO_mem|data_count [3] & (!\Bank2|u_FIFO_mem|data_count [1] & !\Bank2|u_FIFO_mem|data_count [2])))

	.dataa(\Bank2|u_FIFO_mem|data_count [0]),
	.datab(\Bank2|u_FIFO_mem|data_count [3]),
	.datac(\Bank2|u_FIFO_mem|data_count [1]),
	.datad(\Bank2|u_FIFO_mem|data_count [2]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|Equal0~0 .lut_mask = 16'h0001;
defparam \Bank2|u_FIFO_mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N28
cycloneive_lcell_comb \Bank2|u_FIFO_mem|Equal0~1 (
// Equation(s):
// \Bank2|u_FIFO_mem|Equal0~1_combout  = (!\Bank2|u_FIFO_mem|data_count [4] & (\Bank2|u_FIFO_mem|data_count [5] & \Bank2|u_FIFO_mem|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_mem|data_count [4]),
	.datac(\Bank2|u_FIFO_mem|data_count [5]),
	.datad(\Bank2|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|Equal0~1 .lut_mask = 16'h3000;
defparam \Bank2|u_FIFO_mem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N20
cycloneive_lcell_comb \Bank2|u_FIFO_mem|wr_avail~0 (
// Equation(s):
// \Bank2|u_FIFO_mem|wr_avail~0_combout  = (!\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (!\Bank2|u_FIFO_mem|Equal0~1_combout  & (\u_FIFO_BankArbiter|lru_prio[0][1]~q  & \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datab(\Bank2|u_FIFO_mem|Equal0~1_combout ),
	.datac(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datad(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|wr_avail~0 .lut_mask = 16'h1000;
defparam \Bank2|u_FIFO_mem|wr_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N4
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_count[2]~8 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_count[2]~8_combout  = \Bank2|u_FIFO_mem|rd_avail~1_combout  $ (\Bank2|u_FIFO_mem|wr_avail~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.datad(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_count[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[2]~8 .lut_mask = 16'h0FF0;
defparam \Bank2|u_FIFO_mem|data_count[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y43_N13
dffeas \Bank2|u_FIFO_mem|data_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|data_count[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[0] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N14
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_count[1]~9 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_count[1]~9_combout  = (\Bank2|u_FIFO_mem|data_count [1] & ((\Bank2|u_FIFO_mem|rd_avail~1_combout  & (\Bank2|u_FIFO_mem|data_count[0]~7  & VCC)) # (!\Bank2|u_FIFO_mem|rd_avail~1_combout  & (!\Bank2|u_FIFO_mem|data_count[0]~7 )))) # 
// (!\Bank2|u_FIFO_mem|data_count [1] & ((\Bank2|u_FIFO_mem|rd_avail~1_combout  & (!\Bank2|u_FIFO_mem|data_count[0]~7 )) # (!\Bank2|u_FIFO_mem|rd_avail~1_combout  & ((\Bank2|u_FIFO_mem|data_count[0]~7 ) # (GND)))))
// \Bank2|u_FIFO_mem|data_count[1]~10  = CARRY((\Bank2|u_FIFO_mem|data_count [1] & (!\Bank2|u_FIFO_mem|rd_avail~1_combout  & !\Bank2|u_FIFO_mem|data_count[0]~7 )) # (!\Bank2|u_FIFO_mem|data_count [1] & ((!\Bank2|u_FIFO_mem|data_count[0]~7 ) # 
// (!\Bank2|u_FIFO_mem|rd_avail~1_combout ))))

	.dataa(\Bank2|u_FIFO_mem|data_count [1]),
	.datab(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank2|u_FIFO_mem|data_count[0]~7 ),
	.combout(\Bank2|u_FIFO_mem|data_count[1]~9_combout ),
	.cout(\Bank2|u_FIFO_mem|data_count[1]~10 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[1]~9 .lut_mask = 16'h9617;
defparam \Bank2|u_FIFO_mem|data_count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y43_N15
dffeas \Bank2|u_FIFO_mem|data_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|data_count[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[1] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N16
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_count[2]~11 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_count[2]~11_combout  = ((\Bank2|u_FIFO_mem|data_count [2] $ (\Bank2|u_FIFO_mem|rd_avail~1_combout  $ (!\Bank2|u_FIFO_mem|data_count[1]~10 )))) # (GND)
// \Bank2|u_FIFO_mem|data_count[2]~12  = CARRY((\Bank2|u_FIFO_mem|data_count [2] & ((\Bank2|u_FIFO_mem|rd_avail~1_combout ) # (!\Bank2|u_FIFO_mem|data_count[1]~10 ))) # (!\Bank2|u_FIFO_mem|data_count [2] & (\Bank2|u_FIFO_mem|rd_avail~1_combout  & 
// !\Bank2|u_FIFO_mem|data_count[1]~10 )))

	.dataa(\Bank2|u_FIFO_mem|data_count [2]),
	.datab(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank2|u_FIFO_mem|data_count[1]~10 ),
	.combout(\Bank2|u_FIFO_mem|data_count[2]~11_combout ),
	.cout(\Bank2|u_FIFO_mem|data_count[2]~12 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[2]~11 .lut_mask = 16'h698E;
defparam \Bank2|u_FIFO_mem|data_count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y43_N17
dffeas \Bank2|u_FIFO_mem|data_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_count[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|data_count[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[2] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N18
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_count[3]~13 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_count[3]~13_combout  = (\Bank2|u_FIFO_mem|data_count [3] & ((\Bank2|u_FIFO_mem|rd_avail~1_combout  & (\Bank2|u_FIFO_mem|data_count[2]~12  & VCC)) # (!\Bank2|u_FIFO_mem|rd_avail~1_combout  & (!\Bank2|u_FIFO_mem|data_count[2]~12 )))) 
// # (!\Bank2|u_FIFO_mem|data_count [3] & ((\Bank2|u_FIFO_mem|rd_avail~1_combout  & (!\Bank2|u_FIFO_mem|data_count[2]~12 )) # (!\Bank2|u_FIFO_mem|rd_avail~1_combout  & ((\Bank2|u_FIFO_mem|data_count[2]~12 ) # (GND)))))
// \Bank2|u_FIFO_mem|data_count[3]~14  = CARRY((\Bank2|u_FIFO_mem|data_count [3] & (!\Bank2|u_FIFO_mem|rd_avail~1_combout  & !\Bank2|u_FIFO_mem|data_count[2]~12 )) # (!\Bank2|u_FIFO_mem|data_count [3] & ((!\Bank2|u_FIFO_mem|data_count[2]~12 ) # 
// (!\Bank2|u_FIFO_mem|rd_avail~1_combout ))))

	.dataa(\Bank2|u_FIFO_mem|data_count [3]),
	.datab(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank2|u_FIFO_mem|data_count[2]~12 ),
	.combout(\Bank2|u_FIFO_mem|data_count[3]~13_combout ),
	.cout(\Bank2|u_FIFO_mem|data_count[3]~14 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[3]~13 .lut_mask = 16'h9617;
defparam \Bank2|u_FIFO_mem|data_count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y43_N19
dffeas \Bank2|u_FIFO_mem|data_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_count[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|data_count[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[3] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y43_N21
dffeas \Bank2|u_FIFO_mem|data_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_count[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|data_count[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_count[4] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N10
cycloneive_lcell_comb \Bank2|u_FIFO_mem|Equal1~0 (
// Equation(s):
// \Bank2|u_FIFO_mem|Equal1~0_combout  = (!\Bank2|u_FIFO_mem|data_count [4] & (!\Bank2|u_FIFO_mem|data_count [5] & \Bank2|u_FIFO_mem|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_mem|data_count [4]),
	.datac(\Bank2|u_FIFO_mem|data_count [5]),
	.datad(\Bank2|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|Equal1~0 .lut_mask = 16'h0300;
defparam \Bank2|u_FIFO_mem|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N28
cycloneive_lcell_comb \Bank0|u_FIFO_mem|rd_avail~0 (
// Equation(s):
// \Bank0|u_FIFO_mem|rd_avail~0_combout  = (!\u_MasterArbiter|get_rd_id[1]~0_combout  & (\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  & !\u_FIFO_BankArbiter|Mux1~0_combout ))

	.dataa(gnd),
	.datab(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.datac(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.datad(\u_FIFO_BankArbiter|Mux1~0_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|rd_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|rd_avail~0 .lut_mask = 16'h0030;
defparam \Bank0|u_FIFO_mem|rd_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N0
cycloneive_lcell_comb \Bank1|u_FIFO_mem|rd_avail~0 (
// Equation(s):
// \Bank1|u_FIFO_mem|rd_avail~0_combout  = (!\Bank1|u_FIFO_mem|Equal1~0_combout  & (\u_MasterArbiter|get_rd_id[0]~2_combout  & \Bank0|u_FIFO_mem|rd_avail~0_combout ))

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_mem|Equal1~0_combout ),
	.datac(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datad(\Bank0|u_FIFO_mem|rd_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|rd_avail~0 .lut_mask = 16'h3000;
defparam \Bank1|u_FIFO_mem|rd_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N14
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_count[0]~6 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_count[0]~6_combout  = \Bank1|u_FIFO_mem|data_count [0] $ (VCC)
// \Bank1|u_FIFO_mem|data_count[0]~7  = CARRY(\Bank1|u_FIFO_mem|data_count [0])

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_mem|data_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_count[0]~6_combout ),
	.cout(\Bank1|u_FIFO_mem|data_count[0]~7 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[0]~6 .lut_mask = 16'h33CC;
defparam \Bank1|u_FIFO_mem|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N6
cycloneive_lcell_comb \Bank1|u_FIFO_mem|Equal0~0 (
// Equation(s):
// \Bank1|u_FIFO_mem|Equal0~0_combout  = (!\Bank1|u_FIFO_mem|data_count [3] & (!\Bank1|u_FIFO_mem|data_count [2] & (!\Bank1|u_FIFO_mem|data_count [0] & !\Bank1|u_FIFO_mem|data_count [1])))

	.dataa(\Bank1|u_FIFO_mem|data_count [3]),
	.datab(\Bank1|u_FIFO_mem|data_count [2]),
	.datac(\Bank1|u_FIFO_mem|data_count [0]),
	.datad(\Bank1|u_FIFO_mem|data_count [1]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|Equal0~0 .lut_mask = 16'h0001;
defparam \Bank1|u_FIFO_mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N30
cycloneive_lcell_comb \Bank1|u_FIFO_mem|Equal0~1 (
// Equation(s):
// \Bank1|u_FIFO_mem|Equal0~1_combout  = (\Bank1|u_FIFO_mem|data_count [5] & (!\Bank1|u_FIFO_mem|data_count [4] & \Bank1|u_FIFO_mem|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_mem|data_count [5]),
	.datac(\Bank1|u_FIFO_mem|data_count [4]),
	.datad(\Bank1|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|Equal0~1 .lut_mask = 16'h0C00;
defparam \Bank1|u_FIFO_mem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N28
cycloneive_lcell_comb \Bank1|u_FIFO_mem|wr_avail~1 (
// Equation(s):
// \Bank1|u_FIFO_mem|wr_avail~1_combout  = (\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (!\u_FIFO_BankArbiter|lru_prio[0][1]~q  & (!\Bank1|u_FIFO_mem|Equal0~1_combout  & \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datab(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datac(\Bank1|u_FIFO_mem|Equal0~1_combout ),
	.datad(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|wr_avail~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|wr_avail~1 .lut_mask = 16'h0200;
defparam \Bank1|u_FIFO_mem|wr_avail~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N26
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_count[5]~8 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_count[5]~8_combout  = \Bank1|u_FIFO_mem|wr_avail~1_combout  $ (((\Bank0|u_FIFO_mem|rd_avail~0_combout  & (!\Bank1|u_FIFO_mem|Equal1~0_combout  & \u_MasterArbiter|get_rd_id[0]~2_combout ))))

	.dataa(\Bank0|u_FIFO_mem|rd_avail~0_combout ),
	.datab(\Bank1|u_FIFO_mem|Equal1~0_combout ),
	.datac(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datad(\Bank1|u_FIFO_mem|wr_avail~1_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_count[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[5]~8 .lut_mask = 16'hDF20;
defparam \Bank1|u_FIFO_mem|data_count[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y43_N15
dffeas \Bank1|u_FIFO_mem|data_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[0] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N16
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_count[1]~9 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_count[1]~9_combout  = (\Bank1|u_FIFO_mem|data_count [1] & ((\Bank1|u_FIFO_mem|rd_avail~0_combout  & (\Bank1|u_FIFO_mem|data_count[0]~7  & VCC)) # (!\Bank1|u_FIFO_mem|rd_avail~0_combout  & (!\Bank1|u_FIFO_mem|data_count[0]~7 )))) # 
// (!\Bank1|u_FIFO_mem|data_count [1] & ((\Bank1|u_FIFO_mem|rd_avail~0_combout  & (!\Bank1|u_FIFO_mem|data_count[0]~7 )) # (!\Bank1|u_FIFO_mem|rd_avail~0_combout  & ((\Bank1|u_FIFO_mem|data_count[0]~7 ) # (GND)))))
// \Bank1|u_FIFO_mem|data_count[1]~10  = CARRY((\Bank1|u_FIFO_mem|data_count [1] & (!\Bank1|u_FIFO_mem|rd_avail~0_combout  & !\Bank1|u_FIFO_mem|data_count[0]~7 )) # (!\Bank1|u_FIFO_mem|data_count [1] & ((!\Bank1|u_FIFO_mem|data_count[0]~7 ) # 
// (!\Bank1|u_FIFO_mem|rd_avail~0_combout ))))

	.dataa(\Bank1|u_FIFO_mem|data_count [1]),
	.datab(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank1|u_FIFO_mem|data_count[0]~7 ),
	.combout(\Bank1|u_FIFO_mem|data_count[1]~9_combout ),
	.cout(\Bank1|u_FIFO_mem|data_count[1]~10 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[1]~9 .lut_mask = 16'h9617;
defparam \Bank1|u_FIFO_mem|data_count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y43_N17
dffeas \Bank1|u_FIFO_mem|data_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[1] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N18
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_count[2]~11 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_count[2]~11_combout  = ((\Bank1|u_FIFO_mem|data_count [2] $ (\Bank1|u_FIFO_mem|rd_avail~0_combout  $ (!\Bank1|u_FIFO_mem|data_count[1]~10 )))) # (GND)
// \Bank1|u_FIFO_mem|data_count[2]~12  = CARRY((\Bank1|u_FIFO_mem|data_count [2] & ((\Bank1|u_FIFO_mem|rd_avail~0_combout ) # (!\Bank1|u_FIFO_mem|data_count[1]~10 ))) # (!\Bank1|u_FIFO_mem|data_count [2] & (\Bank1|u_FIFO_mem|rd_avail~0_combout  & 
// !\Bank1|u_FIFO_mem|data_count[1]~10 )))

	.dataa(\Bank1|u_FIFO_mem|data_count [2]),
	.datab(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank1|u_FIFO_mem|data_count[1]~10 ),
	.combout(\Bank1|u_FIFO_mem|data_count[2]~11_combout ),
	.cout(\Bank1|u_FIFO_mem|data_count[2]~12 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[2]~11 .lut_mask = 16'h698E;
defparam \Bank1|u_FIFO_mem|data_count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y43_N19
dffeas \Bank1|u_FIFO_mem|data_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_count[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[2] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N20
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_count[3]~13 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_count[3]~13_combout  = (\Bank1|u_FIFO_mem|data_count [3] & ((\Bank1|u_FIFO_mem|rd_avail~0_combout  & (\Bank1|u_FIFO_mem|data_count[2]~12  & VCC)) # (!\Bank1|u_FIFO_mem|rd_avail~0_combout  & (!\Bank1|u_FIFO_mem|data_count[2]~12 )))) 
// # (!\Bank1|u_FIFO_mem|data_count [3] & ((\Bank1|u_FIFO_mem|rd_avail~0_combout  & (!\Bank1|u_FIFO_mem|data_count[2]~12 )) # (!\Bank1|u_FIFO_mem|rd_avail~0_combout  & ((\Bank1|u_FIFO_mem|data_count[2]~12 ) # (GND)))))
// \Bank1|u_FIFO_mem|data_count[3]~14  = CARRY((\Bank1|u_FIFO_mem|data_count [3] & (!\Bank1|u_FIFO_mem|rd_avail~0_combout  & !\Bank1|u_FIFO_mem|data_count[2]~12 )) # (!\Bank1|u_FIFO_mem|data_count [3] & ((!\Bank1|u_FIFO_mem|data_count[2]~12 ) # 
// (!\Bank1|u_FIFO_mem|rd_avail~0_combout ))))

	.dataa(\Bank1|u_FIFO_mem|data_count [3]),
	.datab(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank1|u_FIFO_mem|data_count[2]~12 ),
	.combout(\Bank1|u_FIFO_mem|data_count[3]~13_combout ),
	.cout(\Bank1|u_FIFO_mem|data_count[3]~14 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[3]~13 .lut_mask = 16'h9617;
defparam \Bank1|u_FIFO_mem|data_count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y43_N21
dffeas \Bank1|u_FIFO_mem|data_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_count[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[3] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N22
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_count[4]~15 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_count[4]~15_combout  = ((\Bank1|u_FIFO_mem|data_count [4] $ (\Bank1|u_FIFO_mem|rd_avail~0_combout  $ (!\Bank1|u_FIFO_mem|data_count[3]~14 )))) # (GND)
// \Bank1|u_FIFO_mem|data_count[4]~16  = CARRY((\Bank1|u_FIFO_mem|data_count [4] & ((\Bank1|u_FIFO_mem|rd_avail~0_combout ) # (!\Bank1|u_FIFO_mem|data_count[3]~14 ))) # (!\Bank1|u_FIFO_mem|data_count [4] & (\Bank1|u_FIFO_mem|rd_avail~0_combout  & 
// !\Bank1|u_FIFO_mem|data_count[3]~14 )))

	.dataa(\Bank1|u_FIFO_mem|data_count [4]),
	.datab(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank1|u_FIFO_mem|data_count[3]~14 ),
	.combout(\Bank1|u_FIFO_mem|data_count[4]~15_combout ),
	.cout(\Bank1|u_FIFO_mem|data_count[4]~16 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[4]~15 .lut_mask = 16'h698E;
defparam \Bank1|u_FIFO_mem|data_count[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y43_N23
dffeas \Bank1|u_FIFO_mem|data_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_count[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[4] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N24
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_count[5]~17 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_count[5]~17_combout  = \Bank1|u_FIFO_mem|data_count [5] $ (\Bank1|u_FIFO_mem|data_count[4]~16  $ (\Bank1|u_FIFO_mem|rd_avail~0_combout ))

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_mem|data_count [5]),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.cin(\Bank1|u_FIFO_mem|data_count[4]~16 ),
	.combout(\Bank1|u_FIFO_mem|data_count[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[5]~17 .lut_mask = 16'hC33C;
defparam \Bank1|u_FIFO_mem|data_count[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y43_N25
dffeas \Bank1|u_FIFO_mem|data_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_count[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_count[5] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N8
cycloneive_lcell_comb \Bank1|u_FIFO_mem|Equal1~0 (
// Equation(s):
// \Bank1|u_FIFO_mem|Equal1~0_combout  = (!\Bank1|u_FIFO_mem|data_count [5] & (!\Bank1|u_FIFO_mem|data_count [4] & \Bank1|u_FIFO_mem|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_mem|data_count [5]),
	.datac(\Bank1|u_FIFO_mem|data_count [4]),
	.datad(\Bank1|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|Equal1~0 .lut_mask = 16'h0300;
defparam \Bank1|u_FIFO_mem|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N2
cycloneive_lcell_comb \Bank0|u_FIFO_mem|rd_avail~1 (
// Equation(s):
// \Bank0|u_FIFO_mem|rd_avail~1_combout  = (!\Bank0|u_FIFO_mem|Equal1~0_combout  & (!\u_MasterArbiter|get_rd_id[0]~2_combout  & \Bank0|u_FIFO_mem|rd_avail~0_combout ))

	.dataa(\Bank0|u_FIFO_mem|Equal1~0_combout ),
	.datab(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|rd_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|rd_avail~1 .lut_mask = 16'h1100;
defparam \Bank0|u_FIFO_mem|rd_avail~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N18
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_count[0]~6 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_count[0]~6_combout  = \Bank0|u_FIFO_mem|data_count [0] $ (VCC)
// \Bank0|u_FIFO_mem|data_count[0]~7  = CARRY(\Bank0|u_FIFO_mem|data_count [0])

	.dataa(gnd),
	.datab(\Bank0|u_FIFO_mem|data_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_count[0]~6_combout ),
	.cout(\Bank0|u_FIFO_mem|data_count[0]~7 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[0]~6 .lut_mask = 16'h33CC;
defparam \Bank0|u_FIFO_mem|data_count[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N26
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_count[4]~15 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_count[4]~15_combout  = ((\Bank0|u_FIFO_mem|data_count [4] $ (\Bank0|u_FIFO_mem|rd_avail~1_combout  $ (!\Bank0|u_FIFO_mem|data_count[3]~14 )))) # (GND)
// \Bank0|u_FIFO_mem|data_count[4]~16  = CARRY((\Bank0|u_FIFO_mem|data_count [4] & ((\Bank0|u_FIFO_mem|rd_avail~1_combout ) # (!\Bank0|u_FIFO_mem|data_count[3]~14 ))) # (!\Bank0|u_FIFO_mem|data_count [4] & (\Bank0|u_FIFO_mem|rd_avail~1_combout  & 
// !\Bank0|u_FIFO_mem|data_count[3]~14 )))

	.dataa(\Bank0|u_FIFO_mem|data_count [4]),
	.datab(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank0|u_FIFO_mem|data_count[3]~14 ),
	.combout(\Bank0|u_FIFO_mem|data_count[4]~15_combout ),
	.cout(\Bank0|u_FIFO_mem|data_count[4]~16 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[4]~15 .lut_mask = 16'h698E;
defparam \Bank0|u_FIFO_mem|data_count[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N28
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_count[5]~17 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_count[5]~17_combout  = \Bank0|u_FIFO_mem|data_count [5] $ (\Bank0|u_FIFO_mem|data_count[4]~16  $ (\Bank0|u_FIFO_mem|rd_avail~1_combout ))

	.dataa(gnd),
	.datab(\Bank0|u_FIFO_mem|data_count [5]),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.cin(\Bank0|u_FIFO_mem|data_count[4]~16 ),
	.combout(\Bank0|u_FIFO_mem|data_count[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[5]~17 .lut_mask = 16'hC33C;
defparam \Bank0|u_FIFO_mem|data_count[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y43_N29
dffeas \Bank0|u_FIFO_mem|data_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_count[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|data_count[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[5] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N0
cycloneive_lcell_comb \Bank0|u_FIFO_mem|Equal0~0 (
// Equation(s):
// \Bank0|u_FIFO_mem|Equal0~0_combout  = (!\Bank0|u_FIFO_mem|data_count [2] & (!\Bank0|u_FIFO_mem|data_count [1] & (!\Bank0|u_FIFO_mem|data_count [3] & !\Bank0|u_FIFO_mem|data_count [0])))

	.dataa(\Bank0|u_FIFO_mem|data_count [2]),
	.datab(\Bank0|u_FIFO_mem|data_count [1]),
	.datac(\Bank0|u_FIFO_mem|data_count [3]),
	.datad(\Bank0|u_FIFO_mem|data_count [0]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|Equal0~0 .lut_mask = 16'h0001;
defparam \Bank0|u_FIFO_mem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N16
cycloneive_lcell_comb \Bank0|u_FIFO_mem|Equal0~1 (
// Equation(s):
// \Bank0|u_FIFO_mem|Equal0~1_combout  = (!\Bank0|u_FIFO_mem|data_count [4] & (\Bank0|u_FIFO_mem|data_count [5] & \Bank0|u_FIFO_mem|Equal0~0_combout ))

	.dataa(\Bank0|u_FIFO_mem|data_count [4]),
	.datab(\Bank0|u_FIFO_mem|data_count [5]),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|Equal0~1 .lut_mask = 16'h4400;
defparam \Bank0|u_FIFO_mem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N22
cycloneive_lcell_comb \Bank0|u_FIFO_mem|wr_avail~1 (
// Equation(s):
// \Bank0|u_FIFO_mem|wr_avail~1_combout  = (!\u_FIFO_BankArbiter|lru_prio[0][1]~q  & (!\Bank0|u_FIFO_mem|Equal0~1_combout  & (!\u_FIFO_BankArbiter|lru_prio[0][0]~q  & \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datab(\Bank0|u_FIFO_mem|Equal0~1_combout ),
	.datac(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datad(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|wr_avail~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|wr_avail~1 .lut_mask = 16'h0100;
defparam \Bank0|u_FIFO_mem|wr_avail~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N4
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_count[0]~8 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_count[0]~8_combout  = \Bank0|u_FIFO_mem|wr_avail~1_combout  $ (((!\Bank0|u_FIFO_mem|Equal1~0_combout  & (!\u_MasterArbiter|get_rd_id[0]~2_combout  & \Bank0|u_FIFO_mem|rd_avail~0_combout ))))

	.dataa(\Bank0|u_FIFO_mem|Equal1~0_combout ),
	.datab(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datac(\Bank0|u_FIFO_mem|rd_avail~0_combout ),
	.datad(\Bank0|u_FIFO_mem|wr_avail~1_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_count[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[0]~8 .lut_mask = 16'hEF10;
defparam \Bank0|u_FIFO_mem|data_count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y43_N19
dffeas \Bank0|u_FIFO_mem|data_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_count[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|data_count[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[0] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N20
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_count[1]~9 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_count[1]~9_combout  = (\Bank0|u_FIFO_mem|data_count [1] & ((\Bank0|u_FIFO_mem|rd_avail~1_combout  & (\Bank0|u_FIFO_mem|data_count[0]~7  & VCC)) # (!\Bank0|u_FIFO_mem|rd_avail~1_combout  & (!\Bank0|u_FIFO_mem|data_count[0]~7 )))) # 
// (!\Bank0|u_FIFO_mem|data_count [1] & ((\Bank0|u_FIFO_mem|rd_avail~1_combout  & (!\Bank0|u_FIFO_mem|data_count[0]~7 )) # (!\Bank0|u_FIFO_mem|rd_avail~1_combout  & ((\Bank0|u_FIFO_mem|data_count[0]~7 ) # (GND)))))
// \Bank0|u_FIFO_mem|data_count[1]~10  = CARRY((\Bank0|u_FIFO_mem|data_count [1] & (!\Bank0|u_FIFO_mem|rd_avail~1_combout  & !\Bank0|u_FIFO_mem|data_count[0]~7 )) # (!\Bank0|u_FIFO_mem|data_count [1] & ((!\Bank0|u_FIFO_mem|data_count[0]~7 ) # 
// (!\Bank0|u_FIFO_mem|rd_avail~1_combout ))))

	.dataa(\Bank0|u_FIFO_mem|data_count [1]),
	.datab(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank0|u_FIFO_mem|data_count[0]~7 ),
	.combout(\Bank0|u_FIFO_mem|data_count[1]~9_combout ),
	.cout(\Bank0|u_FIFO_mem|data_count[1]~10 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[1]~9 .lut_mask = 16'h9617;
defparam \Bank0|u_FIFO_mem|data_count[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y43_N21
dffeas \Bank0|u_FIFO_mem|data_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|data_count[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[1] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N22
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_count[2]~11 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_count[2]~11_combout  = ((\Bank0|u_FIFO_mem|data_count [2] $ (\Bank0|u_FIFO_mem|rd_avail~1_combout  $ (!\Bank0|u_FIFO_mem|data_count[1]~10 )))) # (GND)
// \Bank0|u_FIFO_mem|data_count[2]~12  = CARRY((\Bank0|u_FIFO_mem|data_count [2] & ((\Bank0|u_FIFO_mem|rd_avail~1_combout ) # (!\Bank0|u_FIFO_mem|data_count[1]~10 ))) # (!\Bank0|u_FIFO_mem|data_count [2] & (\Bank0|u_FIFO_mem|rd_avail~1_combout  & 
// !\Bank0|u_FIFO_mem|data_count[1]~10 )))

	.dataa(\Bank0|u_FIFO_mem|data_count [2]),
	.datab(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank0|u_FIFO_mem|data_count[1]~10 ),
	.combout(\Bank0|u_FIFO_mem|data_count[2]~11_combout ),
	.cout(\Bank0|u_FIFO_mem|data_count[2]~12 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[2]~11 .lut_mask = 16'h698E;
defparam \Bank0|u_FIFO_mem|data_count[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y43_N23
dffeas \Bank0|u_FIFO_mem|data_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_count[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|data_count[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[2] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N24
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_count[3]~13 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_count[3]~13_combout  = (\Bank0|u_FIFO_mem|data_count [3] & ((\Bank0|u_FIFO_mem|rd_avail~1_combout  & (\Bank0|u_FIFO_mem|data_count[2]~12  & VCC)) # (!\Bank0|u_FIFO_mem|rd_avail~1_combout  & (!\Bank0|u_FIFO_mem|data_count[2]~12 )))) 
// # (!\Bank0|u_FIFO_mem|data_count [3] & ((\Bank0|u_FIFO_mem|rd_avail~1_combout  & (!\Bank0|u_FIFO_mem|data_count[2]~12 )) # (!\Bank0|u_FIFO_mem|rd_avail~1_combout  & ((\Bank0|u_FIFO_mem|data_count[2]~12 ) # (GND)))))
// \Bank0|u_FIFO_mem|data_count[3]~14  = CARRY((\Bank0|u_FIFO_mem|data_count [3] & (!\Bank0|u_FIFO_mem|rd_avail~1_combout  & !\Bank0|u_FIFO_mem|data_count[2]~12 )) # (!\Bank0|u_FIFO_mem|data_count [3] & ((!\Bank0|u_FIFO_mem|data_count[2]~12 ) # 
// (!\Bank0|u_FIFO_mem|rd_avail~1_combout ))))

	.dataa(\Bank0|u_FIFO_mem|data_count [3]),
	.datab(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank0|u_FIFO_mem|data_count[2]~12 ),
	.combout(\Bank0|u_FIFO_mem|data_count[3]~13_combout ),
	.cout(\Bank0|u_FIFO_mem|data_count[3]~14 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[3]~13 .lut_mask = 16'h9617;
defparam \Bank0|u_FIFO_mem|data_count[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y43_N25
dffeas \Bank0|u_FIFO_mem|data_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_count[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|data_count[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[3] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y43_N27
dffeas \Bank0|u_FIFO_mem|data_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_count[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|data_count[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_count[4] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N6
cycloneive_lcell_comb \Bank0|u_FIFO_mem|Equal1~0 (
// Equation(s):
// \Bank0|u_FIFO_mem|Equal1~0_combout  = (!\Bank0|u_FIFO_mem|data_count [4] & (!\Bank0|u_FIFO_mem|data_count [5] & \Bank0|u_FIFO_mem|Equal0~0_combout ))

	.dataa(\Bank0|u_FIFO_mem|data_count [4]),
	.datab(\Bank0|u_FIFO_mem|data_count [5]),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|Equal1~0 .lut_mask = 16'h1100;
defparam \Bank0|u_FIFO_mem|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N2
cycloneive_lcell_comb \u_FIFO_BankArbiter|Mux1~0 (
// Equation(s):
// \u_FIFO_BankArbiter|Mux1~0_combout  = (\u_MasterArbiter|get_rd_id[0]~2_combout  & ((\u_MasterArbiter|get_rd_id[1]~0_combout ) # ((\Bank1|u_FIFO_mem|Equal1~0_combout )))) # (!\u_MasterArbiter|get_rd_id[0]~2_combout  & 
// (!\u_MasterArbiter|get_rd_id[1]~0_combout  & ((\Bank0|u_FIFO_mem|Equal1~0_combout ))))

	.dataa(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datab(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.datac(\Bank1|u_FIFO_mem|Equal1~0_combout ),
	.datad(\Bank0|u_FIFO_mem|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|Mux1~0 .lut_mask = 16'hB9A8;
defparam \u_FIFO_BankArbiter|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N20
cycloneive_lcell_comb \u_FIFO_BankArbiter|Mux1~1 (
// Equation(s):
// \u_FIFO_BankArbiter|Mux1~1_combout  = (\u_MasterArbiter|get_rd_id[1]~0_combout  & ((\u_FIFO_BankArbiter|Mux1~0_combout  & ((\Bank3|u_FIFO_mem|Equal1~0_combout ))) # (!\u_FIFO_BankArbiter|Mux1~0_combout  & (\Bank2|u_FIFO_mem|Equal1~0_combout )))) # 
// (!\u_MasterArbiter|get_rd_id[1]~0_combout  & (((\u_FIFO_BankArbiter|Mux1~0_combout ))))

	.dataa(\Bank2|u_FIFO_mem|Equal1~0_combout ),
	.datab(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.datac(\Bank3|u_FIFO_mem|Equal1~0_combout ),
	.datad(\u_FIFO_BankArbiter|Mux1~0_combout ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|Mux1~1 .lut_mask = 16'hF388;
defparam \u_FIFO_BankArbiter|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N18
cycloneive_lcell_comb \Bank3|u_FIFO_mem|rd_avail~0 (
// Equation(s):
// \Bank3|u_FIFO_mem|rd_avail~0_combout  = (\Bank3|u_FIFO_mem|data_out[0]~8_combout  & (\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  & (!\Bank3|u_FIFO_mem|Equal1~0_combout  & !\u_FIFO_BankArbiter|Mux1~1_combout )))

	.dataa(\Bank3|u_FIFO_mem|data_out[0]~8_combout ),
	.datab(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.datac(\Bank3|u_FIFO_mem|Equal1~0_combout ),
	.datad(\u_FIFO_BankArbiter|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|rd_avail~0 .lut_mask = 16'h0008;
defparam \Bank3|u_FIFO_mem|rd_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N24
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_count[5]~17 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_count[5]~17_combout  = \Bank3|u_FIFO_mem|rd_avail~0_combout  $ (\Bank3|u_FIFO_mem|data_count[4]~16  $ (\Bank3|u_FIFO_mem|data_count [5]))

	.dataa(gnd),
	.datab(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|data_count [5]),
	.cin(\Bank3|u_FIFO_mem|data_count[4]~16 ),
	.combout(\Bank3|u_FIFO_mem|data_count[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[5]~17 .lut_mask = 16'hC33C;
defparam \Bank3|u_FIFO_mem|data_count[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y43_N25
dffeas \Bank3|u_FIFO_mem|data_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_count[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|data_count[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_count[5] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N4
cycloneive_lcell_comb \Bank3|u_FIFO_mem|Equal0~1 (
// Equation(s):
// \Bank3|u_FIFO_mem|Equal0~1_combout  = (\Bank3|u_FIFO_mem|data_count [5] & (!\Bank3|u_FIFO_mem|data_count [4] & \Bank3|u_FIFO_mem|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Bank3|u_FIFO_mem|data_count [5]),
	.datac(\Bank3|u_FIFO_mem|data_count [4]),
	.datad(\Bank3|u_FIFO_mem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|Equal0~1 .lut_mask = 16'h0C00;
defparam \Bank3|u_FIFO_mem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N16
cycloneive_lcell_comb \u_FIFO_BankArbiter|Mux0~0 (
// Equation(s):
// \u_FIFO_BankArbiter|Mux0~0_combout  = (\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (((\u_FIFO_BankArbiter|lru_prio[0][1]~q ) # (\Bank1|u_FIFO_mem|Equal0~1_combout )))) # (!\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (\Bank0|u_FIFO_mem|Equal0~1_combout  & 
// (!\u_FIFO_BankArbiter|lru_prio[0][1]~q )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datab(\Bank0|u_FIFO_mem|Equal0~1_combout ),
	.datac(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datad(\Bank1|u_FIFO_mem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|Mux0~0 .lut_mask = 16'hAEA4;
defparam \u_FIFO_BankArbiter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N0
cycloneive_lcell_comb \u_FIFO_BankArbiter|Mux0~1 (
// Equation(s):
// \u_FIFO_BankArbiter|Mux0~1_combout  = (\u_FIFO_BankArbiter|lru_prio[0][1]~q  & ((\u_FIFO_BankArbiter|Mux0~0_combout  & (\Bank3|u_FIFO_mem|Equal0~1_combout )) # (!\u_FIFO_BankArbiter|Mux0~0_combout  & ((\Bank2|u_FIFO_mem|Equal0~1_combout ))))) # 
// (!\u_FIFO_BankArbiter|lru_prio[0][1]~q  & (((\u_FIFO_BankArbiter|Mux0~0_combout ))))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datab(\Bank3|u_FIFO_mem|Equal0~1_combout ),
	.datac(\Bank2|u_FIFO_mem|Equal0~1_combout ),
	.datad(\u_FIFO_BankArbiter|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|Mux0~1 .lut_mask = 16'hDDA0;
defparam \u_FIFO_BankArbiter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N24
cycloneive_lcell_comb \u_FIFO_BankArbiter|wr_en_vec[3]~2 (
// Equation(s):
// \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout  = (\u_FIFO_BankArbiter|wr_en_vec[3]~1_combout  & !\u_FIFO_BankArbiter|Mux0~1_combout )

	.dataa(gnd),
	.datab(\u_FIFO_BankArbiter|wr_en_vec[3]~1_combout ),
	.datac(gnd),
	.datad(\u_FIFO_BankArbiter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|wr_en_vec[3]~2 .lut_mask = 16'h00CC;
defparam \u_FIFO_BankArbiter|wr_en_vec[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N3
dffeas \u_FIFO_BankArbiter|lru_prio[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_FIFO_BankArbiter|lru_prio[1][0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FIFO_BankArbiter|lru_prio[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[1][0] .is_wysiwyg = "true";
defparam \u_FIFO_BankArbiter|lru_prio[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N12
cycloneive_lcell_comb \u_FIFO_BankArbiter|lru_prio[0][0]~0 (
// Equation(s):
// \u_FIFO_BankArbiter|lru_prio[0][0]~0_combout  = !\u_FIFO_BankArbiter|lru_prio[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_FIFO_BankArbiter|lru_prio[1][0]~q ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|lru_prio[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[0][0]~0 .lut_mask = 16'h00FF;
defparam \u_FIFO_BankArbiter|lru_prio[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N13
dffeas \u_FIFO_BankArbiter|lru_prio[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_FIFO_BankArbiter|lru_prio[0][0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FIFO_BankArbiter|lru_prio[0][0] .is_wysiwyg = "true";
defparam \u_FIFO_BankArbiter|lru_prio[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N26
cycloneive_lcell_comb \Bank3|u_FIFO_mem|wr_avail~0 (
// Equation(s):
// \Bank3|u_FIFO_mem|wr_avail~0_combout  = (\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (\u_FIFO_BankArbiter|lru_prio[0][1]~q  & (!\Bank3|u_FIFO_mem|Equal0~1_combout  & \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datab(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datac(\Bank3|u_FIFO_mem|Equal0~1_combout ),
	.datad(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|wr_avail~0 .lut_mask = 16'h0800;
defparam \Bank3|u_FIFO_mem|wr_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N16
cycloneive_lcell_comb \Bank3|u_FIFO_wr_ctrl|wr_ptr[0]~4 (
// Equation(s):
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout  = \Bank3|u_FIFO_wr_ctrl|wr_ptr [0] $ (\Bank3|u_FIFO_mem|wr_avail~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datad(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[0]~4 .lut_mask = 16'h0FF0;
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y42_N17
dffeas \Bank3|u_FIFO_wr_ctrl|wr_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_wr_ctrl|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[0] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N2
cycloneive_lcell_comb \Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~5 (
// Equation(s):
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout  = (\Bank3|u_FIFO_wr_ctrl|wr_ptr [1] & (\Bank3|u_FIFO_wr_ctrl|wr_ptr [0] $ (VCC))) # (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [1] & (\Bank3|u_FIFO_wr_ctrl|wr_ptr [0] & VCC))
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~6  = CARRY((\Bank3|u_FIFO_wr_ctrl|wr_ptr [1] & \Bank3|u_FIFO_wr_ctrl|wr_ptr [0]))

	.dataa(\Bank3|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datab(\Bank3|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.cout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~6 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~5 .lut_mask = 16'h6688;
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y42_N3
dffeas \Bank3|u_FIFO_wr_ctrl|wr_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_wr_ctrl|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[1] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N4
cycloneive_lcell_comb \Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~7 (
// Equation(s):
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout  = (\Bank3|u_FIFO_wr_ctrl|wr_ptr [2] & (!\Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~6 )) # (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [2] & ((\Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (GND)))
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~8  = CARRY((!\Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [2]))

	.dataa(gnd),
	.datab(\Bank3|u_FIFO_wr_ctrl|wr_ptr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank3|u_FIFO_wr_ctrl|wr_ptr[1]~6 ),
	.combout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.cout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~8 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~7 .lut_mask = 16'h3C3F;
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y42_N5
dffeas \Bank3|u_FIFO_wr_ctrl|wr_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_wr_ctrl|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[2] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N6
cycloneive_lcell_comb \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~9 (
// Equation(s):
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout  = (\Bank3|u_FIFO_wr_ctrl|wr_ptr [3] & (\Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~8  $ (GND))) # (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [3] & (!\Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~8  & VCC))
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~10  = CARRY((\Bank3|u_FIFO_wr_ctrl|wr_ptr [3] & !\Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~8 ))

	.dataa(\Bank3|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank3|u_FIFO_wr_ctrl|wr_ptr[2]~8 ),
	.combout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.cout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~10 ));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~9 .lut_mask = 16'hA50A;
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y42_N7
dffeas \Bank3|u_FIFO_wr_ctrl|wr_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_wr_ctrl|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[3] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N8
cycloneive_lcell_comb \Bank3|u_FIFO_wr_ctrl|wr_ptr[4]~11 (
// Equation(s):
// \Bank3|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout  = \Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~10  $ (\Bank3|u_FIFO_wr_ctrl|wr_ptr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_wr_ctrl|wr_ptr [4]),
	.cin(\Bank3|u_FIFO_wr_ctrl|wr_ptr[3]~10 ),
	.combout(\Bank3|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[4]~11 .lut_mask = 16'h0FF0;
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y42_N9
dffeas \Bank3|u_FIFO_wr_ctrl|wr_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_wr_ctrl|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[4] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_wr_ctrl|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N26
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~13 (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~13_combout  = (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [3] & (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [1] & (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [2] & !\Bank3|u_FIFO_wr_ctrl|wr_ptr [0])))

	.dataa(\Bank3|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datab(\Bank3|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datac(\Bank3|u_FIFO_wr_ctrl|wr_ptr [2]),
	.datad(\Bank3|u_FIFO_wr_ctrl|wr_ptr [0]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~13 .lut_mask = 16'h0001;
defparam \Bank3|u_FIFO_mem|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N6
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~14 (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~14_combout  = (!\Bank3|u_FIFO_wr_ctrl|wr_ptr [4] & (\Bank3|u_FIFO_mem|mem~13_combout  & (!\rst~input_o  & \Bank3|u_FIFO_mem|wr_avail~0_combout )))

	.dataa(\Bank3|u_FIFO_wr_ctrl|wr_ptr [4]),
	.datab(\Bank3|u_FIFO_mem|mem~13_combout ),
	.datac(\rst~input_o ),
	.datad(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~14 .lut_mask = 16'h0400;
defparam \Bank3|u_FIFO_mem|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N31
dffeas \Bank3|u_FIFO_mem|mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~1 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y44_N26
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~0feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~0feeder .lut_mask = 16'hFFFF;
defparam \Bank3|u_FIFO_mem|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y44_N27
dffeas \Bank3|u_FIFO_mem|mem~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~0 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N12
cycloneive_lcell_comb \Bank3|u_FIFO_mem|comb~0 (
// Equation(s):
// \Bank3|u_FIFO_mem|comb~0_combout  = (!\rst~input_o  & \Bank3|u_FIFO_mem|wr_avail~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Bank3|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|comb~0 .lut_mask = 16'h0F00;
defparam \Bank3|u_FIFO_mem|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N24
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~0 (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout  = !\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~0 .lut_mask = 16'h0F0F;
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N25
dffeas \Bank3|u_FIFO_rd_ctrl|rd_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[0] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N24
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout  = !\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .lut_mask = 16'h00FF;
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N30
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|rd_ptr[1]~feeder (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout  = \Bank3|u_FIFO_rd_ctrl|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_rd_ctrl|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[1]~feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N31
dffeas \Bank3|u_FIFO_rd_ctrl|rd_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_rd_ctrl|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[1] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N28
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|Add0~0 (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|Add0~0_combout  = \Bank3|u_FIFO_rd_ctrl|rd_ptr [1] $ (\Bank3|u_FIFO_rd_ctrl|rd_ptr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datad(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|Add0~0 .lut_mask = 16'h0FF0;
defparam \Bank3|u_FIFO_rd_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N22
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|rd_ptr[2]~feeder (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout  = \Bank3|u_FIFO_rd_ctrl|Add0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_rd_ctrl|Add0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[2]~feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N23
dffeas \Bank3|u_FIFO_rd_ctrl|rd_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_rd_ctrl|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[2] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N16
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|Add0~1 (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|Add0~1_combout  = \Bank3|u_FIFO_rd_ctrl|rd_ptr [2] $ (((\Bank3|u_FIFO_rd_ctrl|rd_ptr [0] & \Bank3|u_FIFO_rd_ctrl|rd_ptr [1])))

	.dataa(\Bank3|u_FIFO_rd_ctrl|rd_ptr [2]),
	.datab(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datac(\Bank3|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|Add0~1 .lut_mask = 16'h6A6A;
defparam \Bank3|u_FIFO_rd_ctrl|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N3
dffeas \Bank3|u_FIFO_rd_ctrl|rd_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_rd_ctrl|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_rd_ctrl|rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[3] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N2
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|Add0~2 (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|Add0~2_combout  = \Bank3|u_FIFO_rd_ctrl|rd_ptr [3] $ (((\Bank3|u_FIFO_rd_ctrl|rd_ptr [1] & (\Bank3|u_FIFO_rd_ctrl|rd_ptr [0] & \Bank3|u_FIFO_rd_ctrl|rd_ptr [2]))))

	.dataa(\Bank3|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datab(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datac(\Bank3|u_FIFO_rd_ctrl|rd_ptr [3]),
	.datad(\Bank3|u_FIFO_rd_ctrl|rd_ptr [2]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|Add0~2 .lut_mask = 16'h78F0;
defparam \Bank3|u_FIFO_rd_ctrl|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N9
dffeas \Bank3|u_FIFO_rd_ctrl|rd_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_rd_ctrl|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_rd_ctrl|rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[4] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_rd_ctrl|rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N18
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|Add0~3 (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|Add0~3_combout  = (\Bank3|u_FIFO_rd_ctrl|rd_ptr [2] & (\Bank3|u_FIFO_rd_ctrl|rd_ptr [0] & (\Bank3|u_FIFO_rd_ctrl|rd_ptr [1] & \Bank3|u_FIFO_rd_ctrl|rd_ptr [3])))

	.dataa(\Bank3|u_FIFO_rd_ctrl|rd_ptr [2]),
	.datab(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datac(\Bank3|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datad(\Bank3|u_FIFO_rd_ctrl|rd_ptr [3]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|Add0~3 .lut_mask = 16'h8000;
defparam \Bank3|u_FIFO_rd_ctrl|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N8
cycloneive_lcell_comb \Bank3|u_FIFO_rd_ctrl|Add0~4 (
// Equation(s):
// \Bank3|u_FIFO_rd_ctrl|Add0~4_combout  = \Bank3|u_FIFO_rd_ctrl|rd_ptr [4] $ (\Bank3|u_FIFO_rd_ctrl|Add0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_rd_ctrl|rd_ptr [4]),
	.datad(\Bank3|u_FIFO_rd_ctrl|Add0~3_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_rd_ctrl|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_rd_ctrl|Add0~4 .lut_mask = 16'h0FF0;
defparam \Bank3|u_FIFO_rd_ctrl|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y44_N14
cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N1
cycloneive_io_ibuf \data_in_M1[1]~input (
	.i(data_in_M1[1]),
	.ibar(gnd),
	.o(\data_in_M1[1]~input_o ));
// synopsys translate_off
defparam \data_in_M1[1]~input .bus_hold = "false";
defparam \data_in_M1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N1
cycloneive_io_ibuf \data_in_M0[1]~input (
	.i(data_in_M0[1]),
	.ibar(gnd),
	.o(\data_in_M0[1]~input_o ));
// synopsys translate_off
defparam \data_in_M0[1]~input .bus_hold = "false";
defparam \data_in_M0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N10
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[1]~2 (
// Equation(s):
// \u_MasterArbiter|get_data_in[1]~2_combout  = (\data_in_M1[1]~input_o  & ((\u_MasterArbiter|get_data_in[7]~0_combout ) # ((\data_in_M0[1]~input_o  & \u_MasterArbiter|to_M0~0_combout )))) # (!\data_in_M1[1]~input_o  & (\data_in_M0[1]~input_o  & 
// (\u_MasterArbiter|to_M0~0_combout )))

	.dataa(\data_in_M1[1]~input_o ),
	.datab(\data_in_M0[1]~input_o ),
	.datac(\u_MasterArbiter|to_M0~0_combout ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[1]~2 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_data_in[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N22
cycloneive_io_ibuf \data_in_M1[2]~input (
	.i(data_in_M1[2]),
	.ibar(gnd),
	.o(\data_in_M1[2]~input_o ));
// synopsys translate_off
defparam \data_in_M1[2]~input .bus_hold = "false";
defparam \data_in_M1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N15
cycloneive_io_ibuf \data_in_M0[2]~input (
	.i(data_in_M0[2]),
	.ibar(gnd),
	.o(\data_in_M0[2]~input_o ));
// synopsys translate_off
defparam \data_in_M0[2]~input .bus_hold = "false";
defparam \data_in_M0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N8
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[2]~3 (
// Equation(s):
// \u_MasterArbiter|get_data_in[2]~3_combout  = (\data_in_M1[2]~input_o  & ((\u_MasterArbiter|get_data_in[7]~0_combout ) # ((\data_in_M0[2]~input_o  & \u_MasterArbiter|to_M0~0_combout )))) # (!\data_in_M1[2]~input_o  & (\data_in_M0[2]~input_o  & 
// (\u_MasterArbiter|to_M0~0_combout )))

	.dataa(\data_in_M1[2]~input_o ),
	.datab(\data_in_M0[2]~input_o ),
	.datac(\u_MasterArbiter|to_M0~0_combout ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[2]~3 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_data_in[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N8
cycloneive_io_ibuf \data_in_M1[3]~input (
	.i(data_in_M1[3]),
	.ibar(gnd),
	.o(\data_in_M1[3]~input_o ));
// synopsys translate_off
defparam \data_in_M1[3]~input .bus_hold = "false";
defparam \data_in_M1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N15
cycloneive_io_ibuf \data_in_M0[3]~input (
	.i(data_in_M0[3]),
	.ibar(gnd),
	.o(\data_in_M0[3]~input_o ));
// synopsys translate_off
defparam \data_in_M0[3]~input .bus_hold = "false";
defparam \data_in_M0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N14
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[3]~4 (
// Equation(s):
// \u_MasterArbiter|get_data_in[3]~4_combout  = (\data_in_M1[3]~input_o  & ((\u_MasterArbiter|get_data_in[7]~0_combout ) # ((\data_in_M0[3]~input_o  & \u_MasterArbiter|to_M0~0_combout )))) # (!\data_in_M1[3]~input_o  & (\data_in_M0[3]~input_o  & 
// (\u_MasterArbiter|to_M0~0_combout )))

	.dataa(\data_in_M1[3]~input_o ),
	.datab(\data_in_M0[3]~input_o ),
	.datac(\u_MasterArbiter|to_M0~0_combout ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[3]~4 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_data_in[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N8
cycloneive_io_ibuf \data_in_M0[4]~input (
	.i(data_in_M0[4]),
	.ibar(gnd),
	.o(\data_in_M0[4]~input_o ));
// synopsys translate_off
defparam \data_in_M0[4]~input .bus_hold = "false";
defparam \data_in_M0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cycloneive_io_ibuf \data_in_M1[4]~input (
	.i(data_in_M1[4]),
	.ibar(gnd),
	.o(\data_in_M1[4]~input_o ));
// synopsys translate_off
defparam \data_in_M1[4]~input .bus_hold = "false";
defparam \data_in_M1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N12
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[4]~5 (
// Equation(s):
// \u_MasterArbiter|get_data_in[4]~5_combout  = (\u_MasterArbiter|get_data_in[7]~0_combout  & ((\data_in_M1[4]~input_o ) # ((\data_in_M0[4]~input_o  & \u_MasterArbiter|to_M0~0_combout )))) # (!\u_MasterArbiter|get_data_in[7]~0_combout  & 
// (\data_in_M0[4]~input_o  & (\u_MasterArbiter|to_M0~0_combout )))

	.dataa(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.datab(\data_in_M0[4]~input_o ),
	.datac(\u_MasterArbiter|to_M0~0_combout ),
	.datad(\data_in_M1[4]~input_o ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[4]~5 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_data_in[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N15
cycloneive_io_ibuf \data_in_M1[5]~input (
	.i(data_in_M1[5]),
	.ibar(gnd),
	.o(\data_in_M1[5]~input_o ));
// synopsys translate_off
defparam \data_in_M1[5]~input .bus_hold = "false";
defparam \data_in_M1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N1
cycloneive_io_ibuf \data_in_M0[5]~input (
	.i(data_in_M0[5]),
	.ibar(gnd),
	.o(\data_in_M0[5]~input_o ));
// synopsys translate_off
defparam \data_in_M0[5]~input .bus_hold = "false";
defparam \data_in_M0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N26
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[5]~6 (
// Equation(s):
// \u_MasterArbiter|get_data_in[5]~6_combout  = (\data_in_M1[5]~input_o  & ((\u_MasterArbiter|get_data_in[7]~0_combout ) # ((\u_MasterArbiter|to_M0~0_combout  & \data_in_M0[5]~input_o )))) # (!\data_in_M1[5]~input_o  & (\u_MasterArbiter|to_M0~0_combout  & 
// (\data_in_M0[5]~input_o )))

	.dataa(\data_in_M1[5]~input_o ),
	.datab(\u_MasterArbiter|to_M0~0_combout ),
	.datac(\data_in_M0[5]~input_o ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[5]~6 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_data_in[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N22
cycloneive_io_ibuf \data_in_M1[6]~input (
	.i(data_in_M1[6]),
	.ibar(gnd),
	.o(\data_in_M1[6]~input_o ));
// synopsys translate_off
defparam \data_in_M1[6]~input .bus_hold = "false";
defparam \data_in_M1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N22
cycloneive_io_ibuf \data_in_M0[6]~input (
	.i(data_in_M0[6]),
	.ibar(gnd),
	.o(\data_in_M0[6]~input_o ));
// synopsys translate_off
defparam \data_in_M0[6]~input .bus_hold = "false";
defparam \data_in_M0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N16
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[6]~7 (
// Equation(s):
// \u_MasterArbiter|get_data_in[6]~7_combout  = (\data_in_M1[6]~input_o  & ((\u_MasterArbiter|get_data_in[7]~0_combout ) # ((\data_in_M0[6]~input_o  & \u_MasterArbiter|to_M0~0_combout )))) # (!\data_in_M1[6]~input_o  & (\data_in_M0[6]~input_o  & 
// (\u_MasterArbiter|to_M0~0_combout )))

	.dataa(\data_in_M1[6]~input_o ),
	.datab(\data_in_M0[6]~input_o ),
	.datac(\u_MasterArbiter|to_M0~0_combout ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[6]~7 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_data_in[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N1
cycloneive_io_ibuf \data_in_M1[7]~input (
	.i(data_in_M1[7]),
	.ibar(gnd),
	.o(\data_in_M1[7]~input_o ));
// synopsys translate_off
defparam \data_in_M1[7]~input .bus_hold = "false";
defparam \data_in_M1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N15
cycloneive_io_ibuf \data_in_M0[7]~input (
	.i(data_in_M0[7]),
	.ibar(gnd),
	.o(\data_in_M0[7]~input_o ));
// synopsys translate_off
defparam \data_in_M0[7]~input .bus_hold = "false";
defparam \data_in_M0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N2
cycloneive_lcell_comb \u_MasterArbiter|get_data_in[7]~8 (
// Equation(s):
// \u_MasterArbiter|get_data_in[7]~8_combout  = (\data_in_M1[7]~input_o  & ((\u_MasterArbiter|get_data_in[7]~0_combout ) # ((\u_MasterArbiter|to_M0~0_combout  & \data_in_M0[7]~input_o )))) # (!\data_in_M1[7]~input_o  & (\u_MasterArbiter|to_M0~0_combout  & 
// (\data_in_M0[7]~input_o )))

	.dataa(\data_in_M1[7]~input_o ),
	.datab(\u_MasterArbiter|to_M0~0_combout ),
	.datac(\data_in_M0[7]~input_o ),
	.datad(\u_MasterArbiter|get_data_in[7]~0_combout ),
	.cin(gnd),
	.combout(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_MasterArbiter|get_data_in[7]~8 .lut_mask = 16'hEAC0;
defparam \u_MasterArbiter|get_data_in[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y42_N0
cycloneive_ram_block \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Bank3|u_FIFO_mem|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_MasterArbiter|get_data_in[7]~8_combout ,\u_MasterArbiter|get_data_in[6]~7_combout ,\u_MasterArbiter|get_data_in[5]~6_combout ,\u_MasterArbiter|get_data_in[4]~5_combout ,
\u_MasterArbiter|get_data_in[3]~4_combout ,\u_MasterArbiter|get_data_in[2]~3_combout ,\u_MasterArbiter|get_data_in[1]~2_combout ,\u_MasterArbiter|get_data_in[0]~1_combout }),
	.portaaddr({\Bank3|u_FIFO_wr_ctrl|wr_ptr [4],\Bank3|u_FIFO_wr_ctrl|wr_ptr [3],\Bank3|u_FIFO_wr_ctrl|wr_ptr [2],\Bank3|u_FIFO_wr_ctrl|wr_ptr [1],\Bank3|u_FIFO_wr_ctrl|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Bank3|u_FIFO_rd_ctrl|Add0~4_combout ,\Bank3|u_FIFO_rd_ctrl|Add0~2_combout ,\Bank3|u_FIFO_rd_ctrl|Add0~1_combout ,\Bank3|u_FIFO_rd_ctrl|Add0~0_combout ,\Bank3|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FIFO_sync:Bank3|FIFO_mem:u_FIFO_mem|altsyncram:mem_rtl_0|altsyncram_r8i1:auto_generated|ALTSYNCRAM";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N0
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[0]~0 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[0]~0_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem~1_q ))

	.dataa(\Bank3|u_FIFO_mem|mem~1_q ),
	.datab(\Bank3|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[0]~0 .lut_mask = 16'hEE22;
defparam \Bank3|u_FIFO_mem|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N4
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout  = \u_MasterArbiter|get_data_in[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N5
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N18
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout  = \Bank3|u_FIFO_wr_ctrl|wr_ptr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_wr_ctrl|wr_ptr [4]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y42_N19
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y42_N21
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank3|u_FIFO_rd_ctrl|Add0~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y42_N25
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank3|u_FIFO_mem|comb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N20
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~11 (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~11_combout  = (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [0] & (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [9] $ (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [10])))

	.dataa(gnd),
	.datab(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.datac(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~11 .lut_mask = 16'hC300;
defparam \Bank3|u_FIFO_mem|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N30
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout  = \Bank3|u_FIFO_wr_ctrl|wr_ptr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_wr_ctrl|wr_ptr [1]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y42_N31
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N14
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2]~0 (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout  = !\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .lut_mask = 16'h00FF;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N15
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y42_N5
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank3|u_FIFO_rd_ctrl|Add0~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N28
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout  = \Bank3|u_FIFO_wr_ctrl|wr_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_wr_ctrl|wr_ptr [0]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y42_N29
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N4
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~9 (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~9_combout  = (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [3] & (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [4] & (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [2] $ (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [1])))) # (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [3] & 
// (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [4] & (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [2] $ (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [1]))))

	.dataa(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.datab(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.datac(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~9 .lut_mask = 16'h8421;
defparam \Bank3|u_FIFO_mem|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N20
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout  = \Bank3|u_FIFO_wr_ctrl|wr_ptr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_wr_ctrl|wr_ptr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y42_N21
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y42_N22
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout  = \Bank3|u_FIFO_wr_ctrl|wr_ptr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_wr_ctrl|wr_ptr [3]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y42_N23
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y42_N7
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank3|u_FIFO_rd_ctrl|Add0~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N0
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout  = \Bank3|u_FIFO_rd_ctrl|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank3|u_FIFO_rd_ctrl|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N1
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N6
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~10 (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~10_combout  = (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [5] & (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [6] & (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [7] $ (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [8])))) # (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [5] & 
// (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [6] & (\Bank3|u_FIFO_mem|mem_rtl_0_bypass [7] $ (!\Bank3|u_FIFO_mem|mem_rtl_0_bypass [8]))))

	.dataa(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.datab(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.datac(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~10 .lut_mask = 16'h8421;
defparam \Bank3|u_FIFO_mem|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N26
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~12 (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~12_combout  = (\Bank3|u_FIFO_mem|mem~11_combout  & (\Bank3|u_FIFO_mem|mem~9_combout  & \Bank3|u_FIFO_mem|mem~10_combout ))

	.dataa(gnd),
	.datab(\Bank3|u_FIFO_mem|mem~11_combout ),
	.datac(\Bank3|u_FIFO_mem|mem~9_combout ),
	.datad(\Bank3|u_FIFO_mem|mem~10_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~12 .lut_mask = 16'hC000;
defparam \Bank3|u_FIFO_mem|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N4
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[0]~9 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[0]~9_combout  = (\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (\u_FIFO_BankArbiter|lru_prio[0][1]~q  & (\Bank3|u_FIFO_mem|Equal1~0_combout  & \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datab(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datac(\Bank3|u_FIFO_mem|Equal1~0_combout ),
	.datad(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[0]~9 .lut_mask = 16'h8000;
defparam \Bank3|u_FIFO_mem|data_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N22
cycloneive_lcell_comb \u_FIFO_BankArbiter|rd_en_vec[3]~2 (
// Equation(s):
// \u_FIFO_BankArbiter|rd_en_vec[3]~2_combout  = (\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  & !\u_FIFO_BankArbiter|Mux1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.datad(\u_FIFO_BankArbiter|Mux1~1_combout ),
	.cin(gnd),
	.combout(\u_FIFO_BankArbiter|rd_en_vec[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FIFO_BankArbiter|rd_en_vec[3]~2 .lut_mask = 16'h00F0;
defparam \u_FIFO_BankArbiter|rd_en_vec[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N30
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[0]~10 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[0]~10_combout  = (\Bank3|u_FIFO_mem|data_out[0]~8_combout  & (!\rst~input_o  & (!\Bank3|u_FIFO_mem|data_out[0]~9_combout  & \u_FIFO_BankArbiter|rd_en_vec[3]~2_combout )))

	.dataa(\Bank3|u_FIFO_mem|data_out[0]~8_combout ),
	.datab(\rst~input_o ),
	.datac(\Bank3|u_FIFO_mem|data_out[0]~9_combout ),
	.datad(\u_FIFO_BankArbiter|rd_en_vec[3]~2_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[0]~10 .lut_mask = 16'h0200;
defparam \Bank3|u_FIFO_mem|data_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N1
dffeas \Bank3|u_FIFO_mem|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[0]~0_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[0] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y44_N0
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~0feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~0feeder .lut_mask = 16'hFFFF;
defparam \Bank1|u_FIFO_mem|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y44_N1
dffeas \Bank1|u_FIFO_mem|mem~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~0 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N24
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~1feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~1feeder_combout  = \u_MasterArbiter|get_data_in[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~1feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N8
cycloneive_lcell_comb \Bank1|u_FIFO_mem|wr_avail~0 (
// Equation(s):
// \Bank1|u_FIFO_mem|wr_avail~0_combout  = (\u_FIFO_BankArbiter|wr_en_vec[3]~1_combout  & (\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (!\u_FIFO_BankArbiter|lru_prio[0][1]~q  & !\u_FIFO_BankArbiter|Mux0~1_combout )))

	.dataa(\u_FIFO_BankArbiter|wr_en_vec[3]~1_combout ),
	.datab(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datac(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datad(\u_FIFO_BankArbiter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|wr_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|wr_avail~0 .lut_mask = 16'h0008;
defparam \Bank1|u_FIFO_mem|wr_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N12
cycloneive_lcell_comb \Bank1|u_FIFO_wr_ctrl|wr_ptr[0]~4 (
// Equation(s):
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout  = \Bank1|u_FIFO_wr_ctrl|wr_ptr [0] $ (((!\Bank1|u_FIFO_mem|Equal0~1_combout  & \Bank1|u_FIFO_mem|wr_avail~0_combout )))

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_mem|Equal0~1_combout ),
	.datac(\Bank1|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datad(\Bank1|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[0]~4 .lut_mask = 16'hC3F0;
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y45_N13
dffeas \Bank1|u_FIFO_wr_ctrl|wr_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_wr_ctrl|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[0] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N18
cycloneive_lcell_comb \Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~5 (
// Equation(s):
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout  = (\Bank1|u_FIFO_wr_ctrl|wr_ptr [0] & (\Bank1|u_FIFO_wr_ctrl|wr_ptr [1] $ (VCC))) # (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [0] & (\Bank1|u_FIFO_wr_ctrl|wr_ptr [1] & VCC))
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~6  = CARRY((\Bank1|u_FIFO_wr_ctrl|wr_ptr [0] & \Bank1|u_FIFO_wr_ctrl|wr_ptr [1]))

	.dataa(\Bank1|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datab(\Bank1|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.cout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~6 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~5 .lut_mask = 16'h6688;
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y45_N19
dffeas \Bank1|u_FIFO_wr_ctrl|wr_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_wr_ctrl|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[1] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N20
cycloneive_lcell_comb \Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~7 (
// Equation(s):
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout  = (\Bank1|u_FIFO_wr_ctrl|wr_ptr [2] & (!\Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~6 )) # (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [2] & ((\Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (GND)))
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~8  = CARRY((!\Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [2]))

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_wr_ctrl|wr_ptr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank1|u_FIFO_wr_ctrl|wr_ptr[1]~6 ),
	.combout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.cout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~8 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~7 .lut_mask = 16'h3C3F;
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y45_N21
dffeas \Bank1|u_FIFO_wr_ctrl|wr_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_wr_ctrl|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[2] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N22
cycloneive_lcell_comb \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~9 (
// Equation(s):
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout  = (\Bank1|u_FIFO_wr_ctrl|wr_ptr [3] & (\Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~8  $ (GND))) # (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [3] & (!\Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~8  & VCC))
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~10  = CARRY((\Bank1|u_FIFO_wr_ctrl|wr_ptr [3] & !\Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~8 ))

	.dataa(\Bank1|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank1|u_FIFO_wr_ctrl|wr_ptr[2]~8 ),
	.combout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.cout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~10 ));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~9 .lut_mask = 16'hA50A;
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y45_N23
dffeas \Bank1|u_FIFO_wr_ctrl|wr_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_wr_ctrl|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[3] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N10
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~13 (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~13_combout  = (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [0] & (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [2] & (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [3] & !\Bank1|u_FIFO_wr_ctrl|wr_ptr [1])))

	.dataa(\Bank1|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datab(\Bank1|u_FIFO_wr_ctrl|wr_ptr [2]),
	.datac(\Bank1|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datad(\Bank1|u_FIFO_wr_ctrl|wr_ptr [1]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~13 .lut_mask = 16'h0001;
defparam \Bank1|u_FIFO_mem|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N24
cycloneive_lcell_comb \Bank1|u_FIFO_wr_ctrl|wr_ptr[4]~11 (
// Equation(s):
// \Bank1|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout  = \Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~10  $ (\Bank1|u_FIFO_wr_ctrl|wr_ptr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_wr_ctrl|wr_ptr [4]),
	.cin(\Bank1|u_FIFO_wr_ctrl|wr_ptr[3]~10 ),
	.combout(\Bank1|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[4]~11 .lut_mask = 16'h0FF0;
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y45_N25
dffeas \Bank1|u_FIFO_wr_ctrl|wr_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_wr_ctrl|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[4] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_wr_ctrl|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N14
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~14 (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~14_combout  = (\Bank1|u_FIFO_mem|mem~13_combout  & (!\Bank1|u_FIFO_wr_ctrl|wr_ptr [4] & (!\rst~input_o  & \Bank1|u_FIFO_mem|wr_avail~1_combout )))

	.dataa(\Bank1|u_FIFO_mem|mem~13_combout ),
	.datab(\Bank1|u_FIFO_wr_ctrl|wr_ptr [4]),
	.datac(\rst~input_o ),
	.datad(\Bank1|u_FIFO_mem|wr_avail~1_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~14 .lut_mask = 16'h0200;
defparam \Bank1|u_FIFO_mem|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y45_N25
dffeas \Bank1|u_FIFO_mem|mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~1 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N8
cycloneive_lcell_comb \Bank1|u_FIFO_mem|comb~0 (
// Equation(s):
// \Bank1|u_FIFO_mem|comb~0_combout  = (!\rst~input_o  & (!\Bank1|u_FIFO_mem|Equal0~1_combout  & \Bank1|u_FIFO_mem|wr_avail~0_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\Bank1|u_FIFO_mem|Equal0~1_combout ),
	.datad(\Bank1|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|comb~0 .lut_mask = 16'h0500;
defparam \Bank1|u_FIFO_mem|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N16
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~0 (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout  = !\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~0 .lut_mask = 16'h0F0F;
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N17
dffeas \Bank1|u_FIFO_rd_ctrl|rd_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[0] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N16
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout  = !\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .lut_mask = 16'h5555;
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N2
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|rd_ptr[1]~feeder (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout  = \Bank1|u_FIFO_rd_ctrl|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank1|u_FIFO_rd_ctrl|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[1]~feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N3
dffeas \Bank1|u_FIFO_rd_ctrl|rd_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_rd_ctrl|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[1] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N8
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|Add0~0 (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|Add0~0_combout  = \Bank1|u_FIFO_rd_ctrl|rd_ptr [1] $ (\Bank1|u_FIFO_rd_ctrl|rd_ptr [0])

	.dataa(gnd),
	.datab(\Bank1|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|Add0~0 .lut_mask = 16'h33CC;
defparam \Bank1|u_FIFO_rd_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N10
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|rd_ptr[2]~feeder (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout  = \Bank1|u_FIFO_rd_ctrl|Add0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank1|u_FIFO_rd_ctrl|Add0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[2]~feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N11
dffeas \Bank1|u_FIFO_rd_ctrl|rd_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_rd_ctrl|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[2] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N28
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|Add0~1 (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|Add0~1_combout  = \Bank1|u_FIFO_rd_ctrl|rd_ptr [2] $ (((\Bank1|u_FIFO_rd_ctrl|rd_ptr [1] & \Bank1|u_FIFO_rd_ctrl|rd_ptr [0])))

	.dataa(\Bank1|u_FIFO_rd_ctrl|rd_ptr [2]),
	.datab(\Bank1|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|Add0~1 .lut_mask = 16'h66AA;
defparam \Bank1|u_FIFO_rd_ctrl|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N23
dffeas \Bank1|u_FIFO_rd_ctrl|rd_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_rd_ctrl|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_rd_ctrl|rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[3] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N22
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|Add0~2 (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|Add0~2_combout  = \Bank1|u_FIFO_rd_ctrl|rd_ptr [3] $ (((\Bank1|u_FIFO_rd_ctrl|rd_ptr [2] & (\Bank1|u_FIFO_rd_ctrl|rd_ptr [1] & \Bank1|u_FIFO_rd_ctrl|rd_ptr [0]))))

	.dataa(\Bank1|u_FIFO_rd_ctrl|rd_ptr [2]),
	.datab(\Bank1|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank1|u_FIFO_rd_ctrl|rd_ptr [3]),
	.datad(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|Add0~2 .lut_mask = 16'h78F0;
defparam \Bank1|u_FIFO_rd_ctrl|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N26
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|Add0~3 (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|Add0~3_combout  = (\Bank1|u_FIFO_rd_ctrl|rd_ptr [2] & (\Bank1|u_FIFO_rd_ctrl|rd_ptr [1] & (\Bank1|u_FIFO_rd_ctrl|rd_ptr [3] & \Bank1|u_FIFO_rd_ctrl|rd_ptr [0])))

	.dataa(\Bank1|u_FIFO_rd_ctrl|rd_ptr [2]),
	.datab(\Bank1|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank1|u_FIFO_rd_ctrl|rd_ptr [3]),
	.datad(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|Add0~3 .lut_mask = 16'h8000;
defparam \Bank1|u_FIFO_rd_ctrl|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N5
dffeas \Bank1|u_FIFO_rd_ctrl|rd_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_rd_ctrl|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_rd_ctrl|rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[4] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_rd_ctrl|rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N4
cycloneive_lcell_comb \Bank1|u_FIFO_rd_ctrl|Add0~4 (
// Equation(s):
// \Bank1|u_FIFO_rd_ctrl|Add0~4_combout  = \Bank1|u_FIFO_rd_ctrl|Add0~3_combout  $ (\Bank1|u_FIFO_rd_ctrl|rd_ptr [4])

	.dataa(\Bank1|u_FIFO_rd_ctrl|Add0~3_combout ),
	.datab(gnd),
	.datac(\Bank1|u_FIFO_rd_ctrl|rd_ptr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_rd_ctrl|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_rd_ctrl|Add0~4 .lut_mask = 16'h5A5A;
defparam \Bank1|u_FIFO_rd_ctrl|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y45_N0
cycloneive_ram_block \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Bank1|u_FIFO_mem|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_MasterArbiter|get_data_in[7]~8_combout ,\u_MasterArbiter|get_data_in[6]~7_combout ,\u_MasterArbiter|get_data_in[5]~6_combout ,\u_MasterArbiter|get_data_in[4]~5_combout ,
\u_MasterArbiter|get_data_in[3]~4_combout ,\u_MasterArbiter|get_data_in[2]~3_combout ,\u_MasterArbiter|get_data_in[1]~2_combout ,\u_MasterArbiter|get_data_in[0]~1_combout }),
	.portaaddr({\Bank1|u_FIFO_wr_ctrl|wr_ptr [4],\Bank1|u_FIFO_wr_ctrl|wr_ptr [3],\Bank1|u_FIFO_wr_ctrl|wr_ptr [2],\Bank1|u_FIFO_wr_ctrl|wr_ptr [1],\Bank1|u_FIFO_wr_ctrl|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Bank1|u_FIFO_rd_ctrl|Add0~4_combout ,\Bank1|u_FIFO_rd_ctrl|Add0~2_combout ,\Bank1|u_FIFO_rd_ctrl|Add0~1_combout ,\Bank1|u_FIFO_rd_ctrl|Add0~0_combout ,\Bank1|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FIFO_sync:Bank1|FIFO_mem:u_FIFO_mem|altsyncram:mem_rtl_0|altsyncram_r8i1:auto_generated|ALTSYNCRAM";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N28
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[0]~0 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[0]~0_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem~1_q ))

	.dataa(\Bank1|u_FIFO_mem|mem~0_q ),
	.datab(\Bank1|u_FIFO_mem|mem~1_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[0]~0 .lut_mask = 16'hEE44;
defparam \Bank1|u_FIFO_mem|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N23
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N12
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout  = \Bank1|u_FIFO_rd_ctrl|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_rd_ctrl|Add0~2_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N13
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N28
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout  = \Bank1|u_FIFO_wr_ctrl|wr_ptr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_wr_ctrl|wr_ptr [2]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y45_N29
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y45_N7
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank1|u_FIFO_rd_ctrl|Add0~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N26
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout  = \Bank1|u_FIFO_wr_ctrl|wr_ptr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank1|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y45_N27
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N6
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~10 (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~10_combout  = (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [8] & (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [7] & (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [5] $ (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [6])))) # (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [8] & 
// (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [7] & (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [5] $ (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [6]))))

	.dataa(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.datab(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.datac(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~10 .lut_mask = 16'h8241;
defparam \Bank1|u_FIFO_mem|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N2
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout  = \Bank1|u_FIFO_wr_ctrl|wr_ptr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_wr_ctrl|wr_ptr [4]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y45_N3
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y45_N1
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank1|u_FIFO_rd_ctrl|Add0~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y45_N17
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank1|u_FIFO_mem|comb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N0
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~11 (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~11_combout  = (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [0] & (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [9] $ (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [10])))

	.dataa(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.datab(gnd),
	.datac(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~11 .lut_mask = 16'hA500;
defparam \Bank1|u_FIFO_mem|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N4
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout  = \Bank1|u_FIFO_wr_ctrl|wr_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_wr_ctrl|wr_ptr [0]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y45_N5
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y45_N14
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout  = \Bank1|u_FIFO_wr_ctrl|wr_ptr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_wr_ctrl|wr_ptr [1]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y45_N15
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y45_N25
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank1|u_FIFO_rd_ctrl|Add0~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N18
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2]~0 (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout  = !\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .lut_mask = 16'h00FF;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N19
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N24
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~9 (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~9_combout  = (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [1] & (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [2] & (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [3] $ (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [4])))) # (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [1] & 
// (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [2] & (\Bank1|u_FIFO_mem|mem_rtl_0_bypass [3] $ (!\Bank1|u_FIFO_mem|mem_rtl_0_bypass [4]))))

	.dataa(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.datab(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.datac(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~9 .lut_mask = 16'h8241;
defparam \Bank1|u_FIFO_mem|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N22
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~12 (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~12_combout  = (\Bank1|u_FIFO_mem|mem~10_combout  & (\Bank1|u_FIFO_mem|mem~11_combout  & \Bank1|u_FIFO_mem|mem~9_combout ))

	.dataa(\Bank1|u_FIFO_mem|mem~10_combout ),
	.datab(\Bank1|u_FIFO_mem|mem~11_combout ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem~9_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~12 .lut_mask = 16'h8800;
defparam \Bank1|u_FIFO_mem|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y43_N10
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[0]~8 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[0]~8_combout  = (!\rst~input_o  & (!\u_MasterArbiter|get_rd_id[1]~0_combout  & (\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  & !\u_FIFO_BankArbiter|Mux1~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.datac(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.datad(\u_FIFO_BankArbiter|Mux1~1_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[0]~8 .lut_mask = 16'h0010;
defparam \Bank0|u_FIFO_mem|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N18
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[0]~8 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[0]~8_combout  = (\u_MasterArbiter|get_rd_id[0]~2_combout  & (\Bank0|u_FIFO_mem|data_out[0]~8_combout  & ((!\Bank1|u_FIFO_mem|wr_avail~0_combout ) # (!\Bank1|u_FIFO_mem|Equal1~0_combout ))))

	.dataa(\Bank1|u_FIFO_mem|Equal1~0_combout ),
	.datab(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datac(\Bank1|u_FIFO_mem|wr_avail~0_combout ),
	.datad(\Bank0|u_FIFO_mem|data_out[0]~8_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[0]~8 .lut_mask = 16'h4C00;
defparam \Bank1|u_FIFO_mem|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y43_N29
dffeas \Bank1|u_FIFO_mem|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[0]~0_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[0] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y43_N27
dffeas \last_rd_bank_id[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_FIFO_BankArbiter|rd_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_rd_bank_id[0]),
	.prn(vcc));
// synopsys translate_off
defparam \last_rd_bank_id[0] .is_wysiwyg = "true";
defparam \last_rd_bank_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N4
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~0feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~0feeder .lut_mask = 16'hFFFF;
defparam \Bank0|u_FIFO_mem|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N5
dffeas \Bank0|u_FIFO_mem|mem~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~0 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N24
cycloneive_lcell_comb \Bank0|u_FIFO_mem|wr_avail~0 (
// Equation(s):
// \Bank0|u_FIFO_mem|wr_avail~0_combout  = (!\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (!\u_FIFO_BankArbiter|lru_prio[0][1]~q  & (\u_FIFO_BankArbiter|wr_en_vec[3]~1_combout  & !\u_FIFO_BankArbiter|Mux0~1_combout )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datab(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datac(\u_FIFO_BankArbiter|wr_en_vec[3]~1_combout ),
	.datad(\u_FIFO_BankArbiter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|wr_avail~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|wr_avail~0 .lut_mask = 16'h0010;
defparam \Bank0|u_FIFO_mem|wr_avail~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N30
cycloneive_lcell_comb \Bank0|u_FIFO_wr_ctrl|wr_ptr[0]~4 (
// Equation(s):
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout  = \Bank0|u_FIFO_wr_ctrl|wr_ptr [0] $ (((!\Bank0|u_FIFO_mem|Equal0~1_combout  & \Bank0|u_FIFO_mem|wr_avail~0_combout )))

	.dataa(\Bank0|u_FIFO_mem|Equal0~1_combout ),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datad(\Bank0|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[0]~4 .lut_mask = 16'hA5F0;
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N31
dffeas \Bank0|u_FIFO_wr_ctrl|wr_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_wr_ctrl|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[0] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N14
cycloneive_lcell_comb \Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~5 (
// Equation(s):
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout  = (\Bank0|u_FIFO_wr_ctrl|wr_ptr [0] & (\Bank0|u_FIFO_wr_ctrl|wr_ptr [1] $ (VCC))) # (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [0] & (\Bank0|u_FIFO_wr_ctrl|wr_ptr [1] & VCC))
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~6  = CARRY((\Bank0|u_FIFO_wr_ctrl|wr_ptr [0] & \Bank0|u_FIFO_wr_ctrl|wr_ptr [1]))

	.dataa(\Bank0|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datab(\Bank0|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.cout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~6 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~5 .lut_mask = 16'h6688;
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N15
dffeas \Bank0|u_FIFO_wr_ctrl|wr_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_wr_ctrl|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[1] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N16
cycloneive_lcell_comb \Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~7 (
// Equation(s):
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout  = (\Bank0|u_FIFO_wr_ctrl|wr_ptr [2] & (!\Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~6 )) # (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [2] & ((\Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (GND)))
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~8  = CARRY((!\Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [2]))

	.dataa(gnd),
	.datab(\Bank0|u_FIFO_wr_ctrl|wr_ptr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank0|u_FIFO_wr_ctrl|wr_ptr[1]~6 ),
	.combout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.cout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~8 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~7 .lut_mask = 16'h3C3F;
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y44_N17
dffeas \Bank0|u_FIFO_wr_ctrl|wr_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_wr_ctrl|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[2] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N18
cycloneive_lcell_comb \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~9 (
// Equation(s):
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout  = (\Bank0|u_FIFO_wr_ctrl|wr_ptr [3] & (\Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~8  $ (GND))) # (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [3] & (!\Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~8  & VCC))
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~10  = CARRY((\Bank0|u_FIFO_wr_ctrl|wr_ptr [3] & !\Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~8 ))

	.dataa(gnd),
	.datab(\Bank0|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank0|u_FIFO_wr_ctrl|wr_ptr[2]~8 ),
	.combout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.cout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~10 ));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~9 .lut_mask = 16'hC30C;
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y44_N19
dffeas \Bank0|u_FIFO_wr_ctrl|wr_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_wr_ctrl|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[3] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N20
cycloneive_lcell_comb \Bank0|u_FIFO_wr_ctrl|wr_ptr[4]~11 (
// Equation(s):
// \Bank0|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout  = \Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~10  $ (\Bank0|u_FIFO_wr_ctrl|wr_ptr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_wr_ctrl|wr_ptr [4]),
	.cin(\Bank0|u_FIFO_wr_ctrl|wr_ptr[3]~10 ),
	.combout(\Bank0|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[4]~11 .lut_mask = 16'h0FF0;
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y44_N21
dffeas \Bank0|u_FIFO_wr_ctrl|wr_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|wr_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_wr_ctrl|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[4] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_wr_ctrl|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N12
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~13 (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~13_combout  = (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [0] & (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [3] & (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [1] & !\Bank0|u_FIFO_wr_ctrl|wr_ptr [2])))

	.dataa(\Bank0|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datab(\Bank0|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datac(\Bank0|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datad(\Bank0|u_FIFO_wr_ctrl|wr_ptr [2]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~13 .lut_mask = 16'h0001;
defparam \Bank0|u_FIFO_mem|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N30
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~14 (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~14_combout  = (!\rst~input_o  & (!\Bank0|u_FIFO_wr_ctrl|wr_ptr [4] & (\Bank0|u_FIFO_mem|mem~13_combout  & \Bank0|u_FIFO_mem|wr_avail~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\Bank0|u_FIFO_wr_ctrl|wr_ptr [4]),
	.datac(\Bank0|u_FIFO_mem|mem~13_combout ),
	.datad(\Bank0|u_FIFO_mem|wr_avail~1_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~14 .lut_mask = 16'h1000;
defparam \Bank0|u_FIFO_mem|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y43_N17
dffeas \Bank0|u_FIFO_mem|mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~1 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N0
cycloneive_lcell_comb \Bank0|u_FIFO_mem|comb~0 (
// Equation(s):
// \Bank0|u_FIFO_mem|comb~0_combout  = (!\Bank0|u_FIFO_mem|Equal0~1_combout  & (!\rst~input_o  & \Bank0|u_FIFO_mem|wr_avail~0_combout ))

	.dataa(\Bank0|u_FIFO_mem|Equal0~1_combout ),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|comb~0 .lut_mask = 16'h1100;
defparam \Bank0|u_FIFO_mem|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N2
cycloneive_lcell_comb \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~0 (
// Equation(s):
// \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout  = !\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~0 .lut_mask = 16'h0F0F;
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N3
dffeas \Bank0|u_FIFO_rd_ctrl|rd_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[0] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N22
cycloneive_lcell_comb \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell (
// Equation(s):
// \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout  = !\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .lut_mask = 16'h00FF;
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N21
dffeas \Bank0|u_FIFO_rd_ctrl|rd_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_rd_ctrl|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_rd_ctrl|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[1] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N20
cycloneive_lcell_comb \Bank0|u_FIFO_rd_ctrl|Add0~0 (
// Equation(s):
// \Bank0|u_FIFO_rd_ctrl|Add0~0_combout  = \Bank0|u_FIFO_rd_ctrl|rd_ptr [1] $ (\Bank0|u_FIFO_rd_ctrl|rd_ptr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datad(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_rd_ctrl|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|Add0~0 .lut_mask = 16'h0FF0;
defparam \Bank0|u_FIFO_rd_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N19
dffeas \Bank0|u_FIFO_rd_ctrl|rd_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_rd_ctrl|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_rd_ctrl|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[2] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N18
cycloneive_lcell_comb \Bank0|u_FIFO_rd_ctrl|Add0~1 (
// Equation(s):
// \Bank0|u_FIFO_rd_ctrl|Add0~1_combout  = \Bank0|u_FIFO_rd_ctrl|rd_ptr [2] $ (((\Bank0|u_FIFO_rd_ctrl|rd_ptr [1] & \Bank0|u_FIFO_rd_ctrl|rd_ptr [0])))

	.dataa(gnd),
	.datab(\Bank0|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank0|u_FIFO_rd_ctrl|rd_ptr [2]),
	.datad(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_rd_ctrl|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|Add0~1 .lut_mask = 16'h3CF0;
defparam \Bank0|u_FIFO_rd_ctrl|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N9
dffeas \Bank0|u_FIFO_rd_ctrl|rd_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_rd_ctrl|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_rd_ctrl|rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[3] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N8
cycloneive_lcell_comb \Bank0|u_FIFO_rd_ctrl|Add0~2 (
// Equation(s):
// \Bank0|u_FIFO_rd_ctrl|Add0~2_combout  = \Bank0|u_FIFO_rd_ctrl|rd_ptr [3] $ (((\Bank0|u_FIFO_rd_ctrl|rd_ptr [0] & (\Bank0|u_FIFO_rd_ctrl|rd_ptr [1] & \Bank0|u_FIFO_rd_ctrl|rd_ptr [2]))))

	.dataa(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datab(\Bank0|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank0|u_FIFO_rd_ctrl|rd_ptr [3]),
	.datad(\Bank0|u_FIFO_rd_ctrl|rd_ptr [2]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_rd_ctrl|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|Add0~2 .lut_mask = 16'h78F0;
defparam \Bank0|u_FIFO_rd_ctrl|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N27
dffeas \Bank0|u_FIFO_rd_ctrl|rd_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_rd_ctrl|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_rd_ctrl|rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[4] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_rd_ctrl|rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N0
cycloneive_lcell_comb \Bank0|u_FIFO_rd_ctrl|Add0~3 (
// Equation(s):
// \Bank0|u_FIFO_rd_ctrl|Add0~3_combout  = (\Bank0|u_FIFO_rd_ctrl|rd_ptr [0] & (\Bank0|u_FIFO_rd_ctrl|rd_ptr [1] & (\Bank0|u_FIFO_rd_ctrl|rd_ptr [3] & \Bank0|u_FIFO_rd_ctrl|rd_ptr [2])))

	.dataa(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datab(\Bank0|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank0|u_FIFO_rd_ctrl|rd_ptr [3]),
	.datad(\Bank0|u_FIFO_rd_ctrl|rd_ptr [2]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_rd_ctrl|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|Add0~3 .lut_mask = 16'h8000;
defparam \Bank0|u_FIFO_rd_ctrl|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N26
cycloneive_lcell_comb \Bank0|u_FIFO_rd_ctrl|Add0~4 (
// Equation(s):
// \Bank0|u_FIFO_rd_ctrl|Add0~4_combout  = \Bank0|u_FIFO_rd_ctrl|rd_ptr [4] $ (\Bank0|u_FIFO_rd_ctrl|Add0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_rd_ctrl|rd_ptr [4]),
	.datad(\Bank0|u_FIFO_rd_ctrl|Add0~3_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_rd_ctrl|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_rd_ctrl|Add0~4 .lut_mask = 16'h0FF0;
defparam \Bank0|u_FIFO_rd_ctrl|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y44_N0
cycloneive_ram_block \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Bank0|u_FIFO_mem|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_MasterArbiter|get_data_in[7]~8_combout ,\u_MasterArbiter|get_data_in[6]~7_combout ,\u_MasterArbiter|get_data_in[5]~6_combout ,\u_MasterArbiter|get_data_in[4]~5_combout ,
\u_MasterArbiter|get_data_in[3]~4_combout ,\u_MasterArbiter|get_data_in[2]~3_combout ,\u_MasterArbiter|get_data_in[1]~2_combout ,\u_MasterArbiter|get_data_in[0]~1_combout }),
	.portaaddr({\Bank0|u_FIFO_wr_ctrl|wr_ptr [4],\Bank0|u_FIFO_wr_ctrl|wr_ptr [3],\Bank0|u_FIFO_wr_ctrl|wr_ptr [2],\Bank0|u_FIFO_wr_ctrl|wr_ptr [1],\Bank0|u_FIFO_wr_ctrl|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Bank0|u_FIFO_rd_ctrl|Add0~4_combout ,\Bank0|u_FIFO_rd_ctrl|Add0~2_combout ,\Bank0|u_FIFO_rd_ctrl|Add0~1_combout ,\Bank0|u_FIFO_rd_ctrl|Add0~0_combout ,\Bank0|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FIFO_sync:Bank0|FIFO_mem:u_FIFO_mem|altsyncram:mem_rtl_0|altsyncram_r8i1:auto_generated|ALTSYNCRAM";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N4
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[0]~0 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[0]~0_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~1_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~0_q ),
	.datab(\Bank0|u_FIFO_mem|mem~1_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[0]~0 .lut_mask = 16'hEE44;
defparam \Bank0|u_FIFO_mem|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y44_N24
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout  = \u_MasterArbiter|get_data_in[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hF0F0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y44_N25
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N10
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0]~feeder_combout  = \Bank0|u_FIFO_mem|comb~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|comb~0_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N11
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y46_N31
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank0|u_FIFO_rd_ctrl|Add0~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N28
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout  = \Bank0|u_FIFO_wr_ctrl|wr_ptr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_wr_ctrl|wr_ptr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hF0F0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N29
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N30
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~11 (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~11_combout  = (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [0] & (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [10] $ (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [9])))

	.dataa(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~11 .lut_mask = 16'hA00A;
defparam \Bank0|u_FIFO_mem|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N28
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout  = \Bank0|u_FIFO_wr_ctrl|wr_ptr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_wr_ctrl|wr_ptr [3]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N29
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N16
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout  = \Bank0|u_FIFO_rd_ctrl|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_rd_ctrl|Add0~2_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N17
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y46_N15
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank0|u_FIFO_rd_ctrl|Add0~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N6
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout  = \Bank0|u_FIFO_wr_ctrl|wr_ptr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_wr_ctrl|wr_ptr [2]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N7
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N14
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~10 (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~10_combout  = (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [7] & (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [8] & (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [6] $ (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [5])))) # (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [7] & 
// (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [8] & (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [6] $ (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [5]))))

	.dataa(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.datab(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.datac(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~10 .lut_mask = 16'h9009;
defparam \Bank0|u_FIFO_mem|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N9
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank0|u_FIFO_wr_ctrl|wr_ptr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N22
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout  = \Bank0|u_FIFO_wr_ctrl|wr_ptr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N23
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y46_N11
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank0|u_FIFO_rd_ctrl|Add0~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N24
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2]~0 (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout  = !\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_rd_ctrl|rd_ptr [0]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .lut_mask = 16'h00FF;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y46_N25
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N10
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~9 (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~9_combout  = (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [1] & (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [2] & (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [3] $ (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [4])))) # (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [1] & 
// (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [2] & (\Bank0|u_FIFO_mem|mem_rtl_0_bypass [3] $ (!\Bank0|u_FIFO_mem|mem_rtl_0_bypass [4]))))

	.dataa(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.datab(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.datac(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~9 .lut_mask = 16'h8241;
defparam \Bank0|u_FIFO_mem|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y46_N12
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~12 (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~12_combout  = (\Bank0|u_FIFO_mem|mem~11_combout  & (\Bank0|u_FIFO_mem|mem~10_combout  & \Bank0|u_FIFO_mem|mem~9_combout ))

	.dataa(\Bank0|u_FIFO_mem|mem~11_combout ),
	.datab(gnd),
	.datac(\Bank0|u_FIFO_mem|mem~10_combout ),
	.datad(\Bank0|u_FIFO_mem|mem~9_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~12 .lut_mask = 16'hA000;
defparam \Bank0|u_FIFO_mem|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N8
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[0]~9 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[0]~9_combout  = (!\u_MasterArbiter|get_rd_id[0]~2_combout  & (\Bank0|u_FIFO_mem|data_out[0]~8_combout  & ((!\Bank0|u_FIFO_mem|wr_avail~0_combout ) # (!\Bank0|u_FIFO_mem|Equal1~0_combout ))))

	.dataa(\Bank0|u_FIFO_mem|Equal1~0_combout ),
	.datab(\Bank0|u_FIFO_mem|wr_avail~0_combout ),
	.datac(\u_MasterArbiter|get_rd_id[0]~2_combout ),
	.datad(\Bank0|u_FIFO_mem|data_out[0]~8_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[0]~9 .lut_mask = 16'h0700;
defparam \Bank0|u_FIFO_mem|data_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y44_N5
dffeas \Bank0|u_FIFO_mem|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[0]~0_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[0] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y43_N25
dffeas \last_rd_bank_id[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_MasterArbiter|get_rd_id[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_FIFO_BankArbiter|rd_en_vec[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_rd_bank_id[1]),
	.prn(vcc));
// synopsys translate_off
defparam \last_rd_bank_id[1] .is_wysiwyg = "true";
defparam \last_rd_bank_id[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N28
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (last_rd_bank_id[0] & ((\Bank1|u_FIFO_mem|data_out [0]) # ((last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & (((\Bank0|u_FIFO_mem|data_out [0] & !last_rd_bank_id[1]))))

	.dataa(\Bank1|u_FIFO_mem|data_out [0]),
	.datab(last_rd_bank_id[0]),
	.datac(\Bank0|u_FIFO_mem|data_out [0]),
	.datad(last_rd_bank_id[1]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hCCB8;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N20
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~1feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~1feeder_combout  = \u_MasterArbiter|get_data_in[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~1feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N22
cycloneive_lcell_comb \Bank2|u_FIFO_wr_ctrl|wr_ptr[0]~4 (
// Equation(s):
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout  = \Bank2|u_FIFO_wr_ctrl|wr_ptr [0] $ (\Bank2|u_FIFO_mem|wr_avail~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datad(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[0]~4 .lut_mask = 16'h0FF0;
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N23
dffeas \Bank2|u_FIFO_wr_ctrl|wr_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_wr_ctrl|wr_ptr[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_wr_ctrl|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[0] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N10
cycloneive_lcell_comb \Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~5 (
// Equation(s):
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout  = (\Bank2|u_FIFO_wr_ctrl|wr_ptr [0] & (\Bank2|u_FIFO_wr_ctrl|wr_ptr [1] $ (VCC))) # (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [0] & (\Bank2|u_FIFO_wr_ctrl|wr_ptr [1] & VCC))
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~6  = CARRY((\Bank2|u_FIFO_wr_ctrl|wr_ptr [0] & \Bank2|u_FIFO_wr_ctrl|wr_ptr [1]))

	.dataa(\Bank2|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datab(\Bank2|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.cout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~6 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~5 .lut_mask = 16'h6688;
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N11
dffeas \Bank2|u_FIFO_wr_ctrl|wr_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_wr_ctrl|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[1] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N12
cycloneive_lcell_comb \Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~7 (
// Equation(s):
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout  = (\Bank2|u_FIFO_wr_ctrl|wr_ptr [2] & (!\Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~6 )) # (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [2] & ((\Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (GND)))
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~8  = CARRY((!\Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~6 ) # (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [2]))

	.dataa(\Bank2|u_FIFO_wr_ctrl|wr_ptr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank2|u_FIFO_wr_ctrl|wr_ptr[1]~6 ),
	.combout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.cout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~8 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~7 .lut_mask = 16'h5A5F;
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y43_N13
dffeas \Bank2|u_FIFO_wr_ctrl|wr_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_wr_ctrl|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[2] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N14
cycloneive_lcell_comb \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~9 (
// Equation(s):
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout  = (\Bank2|u_FIFO_wr_ctrl|wr_ptr [3] & (\Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~8  $ (GND))) # (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [3] & (!\Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~8  & VCC))
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~10  = CARRY((\Bank2|u_FIFO_wr_ctrl|wr_ptr [3] & !\Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~8 ))

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bank2|u_FIFO_wr_ctrl|wr_ptr[2]~8 ),
	.combout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.cout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~10 ));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~9 .lut_mask = 16'hC30C;
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y43_N15
dffeas \Bank2|u_FIFO_wr_ctrl|wr_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_wr_ctrl|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[3] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N16
cycloneive_lcell_comb \Bank2|u_FIFO_wr_ctrl|wr_ptr[4]~11 (
// Equation(s):
// \Bank2|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout  = \Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~10  $ (\Bank2|u_FIFO_wr_ctrl|wr_ptr [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_wr_ctrl|wr_ptr [4]),
	.cin(\Bank2|u_FIFO_wr_ctrl|wr_ptr[3]~10 ),
	.combout(\Bank2|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[4]~11 .lut_mask = 16'h0FF0;
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y43_N17
dffeas \Bank2|u_FIFO_wr_ctrl|wr_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_wr_ctrl|wr_ptr[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_wr_ctrl|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[4] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_wr_ctrl|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N8
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~13 (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~13_combout  = (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [1] & (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [3] & (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [0] & !\Bank2|u_FIFO_wr_ctrl|wr_ptr [2])))

	.dataa(\Bank2|u_FIFO_wr_ctrl|wr_ptr [1]),
	.datab(\Bank2|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datac(\Bank2|u_FIFO_wr_ctrl|wr_ptr [0]),
	.datad(\Bank2|u_FIFO_wr_ctrl|wr_ptr [2]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~13 .lut_mask = 16'h0001;
defparam \Bank2|u_FIFO_mem|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N18
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~14 (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~14_combout  = (!\rst~input_o  & (!\Bank2|u_FIFO_wr_ctrl|wr_ptr [4] & (\Bank2|u_FIFO_mem|mem~13_combout  & \Bank2|u_FIFO_mem|wr_avail~0_combout )))

	.dataa(\rst~input_o ),
	.datab(\Bank2|u_FIFO_wr_ctrl|wr_ptr [4]),
	.datac(\Bank2|u_FIFO_mem|mem~13_combout ),
	.datad(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~14 .lut_mask = 16'h1000;
defparam \Bank2|u_FIFO_mem|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y43_N21
dffeas \Bank2|u_FIFO_mem|mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~1 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N30
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~0feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~0feeder .lut_mask = 16'hFFFF;
defparam \Bank2|u_FIFO_mem|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y43_N31
dffeas \Bank2|u_FIFO_mem|mem~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~0 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N6
cycloneive_lcell_comb \Bank2|u_FIFO_mem|comb~0 (
// Equation(s):
// \Bank2|u_FIFO_mem|comb~0_combout  = (!\rst~input_o  & \Bank2|u_FIFO_mem|wr_avail~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Bank2|u_FIFO_mem|wr_avail~0_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|comb~0 .lut_mask = 16'h0F00;
defparam \Bank2|u_FIFO_mem|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N26
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~0 (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout  = !\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~0 .lut_mask = 16'h0F0F;
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y43_N27
dffeas \Bank2|u_FIFO_rd_ctrl|rd_ptr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[0] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N2
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout  = !\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N16
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|rd_ptr[1]~feeder (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout  = \Bank2|u_FIFO_rd_ctrl|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_rd_ctrl|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[1]~feeder .lut_mask = 16'hF0F0;
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y43_N17
dffeas \Bank2|u_FIFO_rd_ctrl|rd_ptr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_rd_ctrl|rd_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_rd_ctrl|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[1] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N14
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|Add0~0 (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|Add0~0_combout  = \Bank2|u_FIFO_rd_ctrl|rd_ptr [0] $ (\Bank2|u_FIFO_rd_ctrl|rd_ptr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(\Bank2|u_FIFO_rd_ctrl|rd_ptr [1]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|Add0~0 .lut_mask = 16'h0FF0;
defparam \Bank2|u_FIFO_rd_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N12
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|rd_ptr[2]~feeder (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout  = \Bank2|u_FIFO_rd_ctrl|Add0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_rd_ctrl|Add0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[2]~feeder .lut_mask = 16'hF0F0;
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y43_N13
dffeas \Bank2|u_FIFO_rd_ctrl|rd_ptr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_rd_ctrl|rd_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_rd_ctrl|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[2] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N22
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|Add0~1 (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|Add0~1_combout  = \Bank2|u_FIFO_rd_ctrl|rd_ptr [2] $ (((\Bank2|u_FIFO_rd_ctrl|rd_ptr [1] & \Bank2|u_FIFO_rd_ctrl|rd_ptr [0])))

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(\Bank2|u_FIFO_rd_ctrl|rd_ptr [2]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|Add0~1 .lut_mask = 16'h3FC0;
defparam \Bank2|u_FIFO_rd_ctrl|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y43_N5
dffeas \Bank2|u_FIFO_rd_ctrl|rd_ptr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_rd_ctrl|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_rd_ctrl|rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[3] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N4
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|Add0~2 (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|Add0~2_combout  = \Bank2|u_FIFO_rd_ctrl|rd_ptr [3] $ (((\Bank2|u_FIFO_rd_ctrl|rd_ptr [0] & (\Bank2|u_FIFO_rd_ctrl|rd_ptr [1] & \Bank2|u_FIFO_rd_ctrl|rd_ptr [2]))))

	.dataa(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datab(\Bank2|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [3]),
	.datad(\Bank2|u_FIFO_rd_ctrl|rd_ptr [2]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|Add0~2 .lut_mask = 16'h78F0;
defparam \Bank2|u_FIFO_rd_ctrl|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N8
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|Add0~3 (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|Add0~3_combout  = (\Bank2|u_FIFO_rd_ctrl|rd_ptr [0] & (\Bank2|u_FIFO_rd_ctrl|rd_ptr [1] & (\Bank2|u_FIFO_rd_ctrl|rd_ptr [3] & \Bank2|u_FIFO_rd_ctrl|rd_ptr [2])))

	.dataa(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datab(\Bank2|u_FIFO_rd_ctrl|rd_ptr [1]),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [3]),
	.datad(\Bank2|u_FIFO_rd_ctrl|rd_ptr [2]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|Add0~3 .lut_mask = 16'h8000;
defparam \Bank2|u_FIFO_rd_ctrl|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y43_N31
dffeas \Bank2|u_FIFO_rd_ctrl|rd_ptr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_rd_ctrl|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_rd_ctrl|rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[4] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_rd_ctrl|rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N30
cycloneive_lcell_comb \Bank2|u_FIFO_rd_ctrl|Add0~4 (
// Equation(s):
// \Bank2|u_FIFO_rd_ctrl|Add0~4_combout  = \Bank2|u_FIFO_rd_ctrl|Add0~3_combout  $ (\Bank2|u_FIFO_rd_ctrl|rd_ptr [4])

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_rd_ctrl|Add0~3_combout ),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_rd_ctrl|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_rd_ctrl|Add0~4 .lut_mask = 16'h3C3C;
defparam \Bank2|u_FIFO_rd_ctrl|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y43_N0
cycloneive_ram_block \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Bank2|u_FIFO_mem|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_MasterArbiter|get_data_in[7]~8_combout ,\u_MasterArbiter|get_data_in[6]~7_combout ,\u_MasterArbiter|get_data_in[5]~6_combout ,\u_MasterArbiter|get_data_in[4]~5_combout ,
\u_MasterArbiter|get_data_in[3]~4_combout ,\u_MasterArbiter|get_data_in[2]~3_combout ,\u_MasterArbiter|get_data_in[1]~2_combout ,\u_MasterArbiter|get_data_in[0]~1_combout }),
	.portaaddr({\Bank2|u_FIFO_wr_ctrl|wr_ptr [4],\Bank2|u_FIFO_wr_ctrl|wr_ptr [3],\Bank2|u_FIFO_wr_ctrl|wr_ptr [2],\Bank2|u_FIFO_wr_ctrl|wr_ptr [1],\Bank2|u_FIFO_wr_ctrl|wr_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\Bank2|u_FIFO_rd_ctrl|Add0~4_combout ,\Bank2|u_FIFO_rd_ctrl|Add0~2_combout ,\Bank2|u_FIFO_rd_ctrl|Add0~1_combout ,\Bank2|u_FIFO_rd_ctrl|Add0~0_combout ,\Bank2|u_FIFO_rd_ctrl|rd_ptr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FIFO_sync:Bank2|FIFO_mem:u_FIFO_mem|altsyncram:mem_rtl_0|altsyncram_r8i1:auto_generated|ALTSYNCRAM";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N28
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[0]~0 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[0]~0_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem~1_q ))

	.dataa(\Bank2|u_FIFO_mem|mem~1_q ),
	.datab(\Bank2|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[0]~0 .lut_mask = 16'hEE22;
defparam \Bank2|u_FIFO_mem|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N0
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout  = \u_MasterArbiter|get_data_in[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[0]~1_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N1
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N2
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout  = \Bank2|u_FIFO_wr_ctrl|wr_ptr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_wr_ctrl|wr_ptr [2]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N3
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N28
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout  = \Bank2|u_FIFO_wr_ctrl|wr_ptr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_wr_ctrl|wr_ptr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hF0F0;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N29
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y43_N7
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank2|u_FIFO_rd_ctrl|Add0~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N24
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout  = \Bank2|u_FIFO_rd_ctrl|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_rd_ctrl|Add0~2_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y43_N25
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N6
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~10 (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~10_combout  = (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [5] & (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [6] & (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [7] $ (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [8])))) # (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [5] & 
// (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [6] & (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [7] $ (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [8]))))

	.dataa(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [5]),
	.datab(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [7]),
	.datac(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [6]),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~10 .lut_mask = 16'h8421;
defparam \Bank2|u_FIFO_mem|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N4
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout  = \Bank2|u_FIFO_wr_ctrl|wr_ptr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_wr_ctrl|wr_ptr [4]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N5
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y43_N29
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank2|u_FIFO_rd_ctrl|Add0~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y43_N7
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N28
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~11 (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~11_combout  = (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [0] & (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [9] $ (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [10])))

	.dataa(gnd),
	.datab(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [9]),
	.datac(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [10]),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~11 .lut_mask = 16'hC300;
defparam \Bank2|u_FIFO_mem|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N27
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank2|u_FIFO_wr_ctrl|wr_ptr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N24
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout  = \Bank2|u_FIFO_wr_ctrl|wr_ptr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_wr_ctrl|wr_ptr [1]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N25
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y43_N27
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bank2|u_FIFO_rd_ctrl|Add0~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N6
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2]~0 (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout  = !\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bank2|u_FIFO_rd_ctrl|rd_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .lut_mask = 16'h0F0F;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y43_N7
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N26
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~9 (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~9_combout  = (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [1] & (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [2] & (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [3] $ (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [4])))) # (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [1] & 
// (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [2] & (\Bank2|u_FIFO_mem|mem_rtl_0_bypass [3] $ (!\Bank2|u_FIFO_mem|mem_rtl_0_bypass [4]))))

	.dataa(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [1]),
	.datab(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [3]),
	.datac(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [4]),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~9 .lut_mask = 16'h8241;
defparam \Bank2|u_FIFO_mem|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y43_N30
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~12 (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~12_combout  = (\Bank2|u_FIFO_mem|mem~10_combout  & (\Bank2|u_FIFO_mem|mem~11_combout  & \Bank2|u_FIFO_mem|mem~9_combout ))

	.dataa(\Bank2|u_FIFO_mem|mem~10_combout ),
	.datab(\Bank2|u_FIFO_mem|mem~11_combout ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem~9_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~12 .lut_mask = 16'h8800;
defparam \Bank2|u_FIFO_mem|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N16
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[4]~8 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[4]~8_combout  = (!\u_FIFO_BankArbiter|lru_prio[0][0]~q  & (\Bank2|u_FIFO_mem|Equal1~0_combout  & (\u_FIFO_BankArbiter|lru_prio[0][1]~q  & \u_FIFO_BankArbiter|wr_en_vec[3]~2_combout )))

	.dataa(\u_FIFO_BankArbiter|lru_prio[0][0]~q ),
	.datab(\Bank2|u_FIFO_mem|Equal1~0_combout ),
	.datac(\u_FIFO_BankArbiter|lru_prio[0][1]~q ),
	.datad(\u_FIFO_BankArbiter|wr_en_vec[3]~2_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[4]~8 .lut_mask = 16'h4000;
defparam \Bank2|u_FIFO_mem|data_out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N2
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[0]~9 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[0]~9_combout  = (!\rst~input_o  & (\Bank2|u_FIFO_mem|rd_avail~0_combout  & (\u_FIFO_BankArbiter|rd_en_vec[3]~2_combout  & !\Bank2|u_FIFO_mem|data_out[4]~8_combout )))

	.dataa(\rst~input_o ),
	.datab(\Bank2|u_FIFO_mem|rd_avail~0_combout ),
	.datac(\u_FIFO_BankArbiter|rd_en_vec[3]~2_combout ),
	.datad(\Bank2|u_FIFO_mem|data_out[4]~8_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[0]~9 .lut_mask = 16'h0040;
defparam \Bank2|u_FIFO_mem|data_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y43_N29
dffeas \Bank2|u_FIFO_mem|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[0]~0_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[0] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N26
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\Bank3|u_FIFO_mem|data_out [0]) # ((!last_rd_bank_id[1])))) # (!\Mux7~0_combout  & (((\Bank2|u_FIFO_mem|data_out [0] & last_rd_bank_id[1]))))

	.dataa(\Bank3|u_FIFO_mem|data_out [0]),
	.datab(\Mux7~0_combout ),
	.datac(\Bank2|u_FIFO_mem|data_out [0]),
	.datad(last_rd_bank_id[1]),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hB8CC;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N12
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~2feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~2feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~2feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y45_N13
dffeas \Bank1|u_FIFO_mem|mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~2 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N20
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[1]~1 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[1]~1_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem~2_q ))

	.dataa(\Bank1|u_FIFO_mem|mem~2_q ),
	.datab(\Bank1|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[1]~1 .lut_mask = 16'hEE22;
defparam \Bank1|u_FIFO_mem|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N30
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N31
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y45_N21
dffeas \Bank1|u_FIFO_mem|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[1]~1_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[1] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N12
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~2feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~2feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~2feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y43_N13
dffeas \Bank0|u_FIFO_mem|mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~2 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N6
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[1]~1 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[1]~1_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~2_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~0_q ),
	.datab(\Bank0|u_FIFO_mem|mem~2_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[1]~1 .lut_mask = 16'hEE44;
defparam \Bank0|u_FIFO_mem|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N6
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N7
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y44_N7
dffeas \Bank0|u_FIFO_mem|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[1]~1_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[1] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N8
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~2feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~2feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~2feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y43_N9
dffeas \Bank2|u_FIFO_mem|mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~2 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N26
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[1]~1 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[1]~1_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 )) # (!\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem~2_q )))

	.dataa(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\Bank2|u_FIFO_mem|mem~2_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem~0_q ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[1]~1 .lut_mask = 16'hAACC;
defparam \Bank2|u_FIFO_mem|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N18
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N19
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N27
dffeas \Bank2|u_FIFO_mem|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[1]~1_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[1] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N0
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (last_rd_bank_id[0] & (((last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & ((last_rd_bank_id[1] & ((\Bank2|u_FIFO_mem|data_out [1]))) # (!last_rd_bank_id[1] & (\Bank0|u_FIFO_mem|data_out [1]))))

	.dataa(\Bank0|u_FIFO_mem|data_out [1]),
	.datab(last_rd_bank_id[0]),
	.datac(last_rd_bank_id[1]),
	.datad(\Bank2|u_FIFO_mem|data_out [1]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hF2C2;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N8
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~2feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~2feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~2feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N9
dffeas \Bank3|u_FIFO_mem|mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~2 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N22
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[1]~1 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[1]~1_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem~2_q ))

	.dataa(\Bank3|u_FIFO_mem|mem~2_q ),
	.datab(\Bank3|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[1]~1 .lut_mask = 16'hEE22;
defparam \Bank3|u_FIFO_mem|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N30
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout  = \u_MasterArbiter|get_data_in[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[1]~2_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N31
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y42_N23
dffeas \Bank3|u_FIFO_mem|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[1]~1_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[1] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N30
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (last_rd_bank_id[0] & ((\Mux6~0_combout  & ((\Bank3|u_FIFO_mem|data_out [1]))) # (!\Mux6~0_combout  & (\Bank1|u_FIFO_mem|data_out [1])))) # (!last_rd_bank_id[0] & (((\Mux6~0_combout ))))

	.dataa(last_rd_bank_id[0]),
	.datab(\Bank1|u_FIFO_mem|data_out [1]),
	.datac(\Mux6~0_combout ),
	.datad(\Bank3|u_FIFO_mem|data_out [1]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hF858;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N18
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~3feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~3feeder_combout  = \u_MasterArbiter|get_data_in[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~3feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N19
dffeas \Bank3|u_FIFO_mem|mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~3 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N20
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[2]~2 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[2]~2_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem~3_q ))

	.dataa(\Bank3|u_FIFO_mem|mem~3_q ),
	.datab(\Bank3|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[2]~2 .lut_mask = 16'hEE22;
defparam \Bank3|u_FIFO_mem|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N6
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout  = \u_MasterArbiter|get_data_in[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N7
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y42_N21
dffeas \Bank3|u_FIFO_mem|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[2]~2_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[2] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y43_N18
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~3feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~3feeder_combout  = \u_MasterArbiter|get_data_in[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~3feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y43_N19
dffeas \Bank2|u_FIFO_mem|mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~3 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N4
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[2]~2 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[2]~2_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem~3_q ))

	.dataa(\Bank2|u_FIFO_mem|mem~3_q ),
	.datab(\Bank2|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[2]~2 .lut_mask = 16'hEE22;
defparam \Bank2|u_FIFO_mem|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y43_N31
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N5
dffeas \Bank2|u_FIFO_mem|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[2]~2_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[2] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y45_N28
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~3feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~3feeder_combout  = \u_MasterArbiter|get_data_in[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~3feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y45_N29
dffeas \Bank1|u_FIFO_mem|mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~3 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N2
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[2]~2 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[2]~2_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem~3_q ))

	.dataa(\Bank1|u_FIFO_mem|mem~0_q ),
	.datab(\Bank1|u_FIFO_mem|mem~3_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[2]~2 .lut_mask = 16'hEE44;
defparam \Bank1|u_FIFO_mem|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N28
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout  = \u_MasterArbiter|get_data_in[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N29
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N3
dffeas \Bank1|u_FIFO_mem|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[2]~2_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[2] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y43_N7
dffeas \Bank0|u_FIFO_mem|mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~3 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N24
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[2]~2 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[2]~2_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~3_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~0_q ),
	.datab(\Bank0|u_FIFO_mem|mem~3_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[2]~2 .lut_mask = 16'hEE44;
defparam \Bank0|u_FIFO_mem|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y44_N26
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout  = \u_MasterArbiter|get_data_in[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[2]~3_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y44_N27
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y44_N25
dffeas \Bank0|u_FIFO_mem|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[2]~2_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[2] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N10
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (last_rd_bank_id[0] & ((\Bank1|u_FIFO_mem|data_out [2]) # ((last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & (((!last_rd_bank_id[1] & \Bank0|u_FIFO_mem|data_out [2]))))

	.dataa(\Bank1|u_FIFO_mem|data_out [2]),
	.datab(last_rd_bank_id[0]),
	.datac(last_rd_bank_id[1]),
	.datad(\Bank0|u_FIFO_mem|data_out [2]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hCBC8;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N28
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (last_rd_bank_id[1] & ((\Mux5~0_combout  & (\Bank3|u_FIFO_mem|data_out [2])) # (!\Mux5~0_combout  & ((\Bank2|u_FIFO_mem|data_out [2]))))) # (!last_rd_bank_id[1] & (((\Mux5~0_combout ))))

	.dataa(\Bank3|u_FIFO_mem|data_out [2]),
	.datab(last_rd_bank_id[1]),
	.datac(\Bank2|u_FIFO_mem|data_out [2]),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hBBC0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N12
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~4feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~4feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~4feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N13
dffeas \Bank3|u_FIFO_mem|mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~4 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N26
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[3]~3 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[3]~3_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem~4_q ))

	.dataa(\Bank3|u_FIFO_mem|mem~4_q ),
	.datab(\Bank3|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[3]~3 .lut_mask = 16'hEE22;
defparam \Bank3|u_FIFO_mem|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N12
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N13
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y42_N27
dffeas \Bank3|u_FIFO_mem|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[3]~3_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[3] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N18
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~4feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~4feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~4feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y44_N19
dffeas \Bank0|u_FIFO_mem|mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~4 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N10
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[3]~3 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[3]~3_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~4_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~0_q ),
	.datab(\Bank0|u_FIFO_mem|mem~4_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[3]~3 .lut_mask = 16'hEE44;
defparam \Bank0|u_FIFO_mem|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y44_N8
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y44_N9
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y44_N11
dffeas \Bank0|u_FIFO_mem|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[3]~3_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[3] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N10
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~4feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~4feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~4feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y43_N11
dffeas \Bank2|u_FIFO_mem|mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~4 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N30
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[3]~3 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[3]~3_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem~4_q ))

	.dataa(\Bank2|u_FIFO_mem|mem~4_q ),
	.datab(\Bank2|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[3]~3 .lut_mask = 16'hEE22;
defparam \Bank2|u_FIFO_mem|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N6
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hF0F0;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N7
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N31
dffeas \Bank2|u_FIFO_mem|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[3]~3_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[3] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N0
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (last_rd_bank_id[0] & (((last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & ((last_rd_bank_id[1] & ((\Bank2|u_FIFO_mem|data_out [3]))) # (!last_rd_bank_id[1] & (\Bank0|u_FIFO_mem|data_out [3]))))

	.dataa(\Bank0|u_FIFO_mem|data_out [3]),
	.datab(last_rd_bank_id[0]),
	.datac(\Bank2|u_FIFO_mem|data_out [3]),
	.datad(last_rd_bank_id[1]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hFC22;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N6
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~4feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~4feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~4feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y45_N7
dffeas \Bank1|u_FIFO_mem|mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~4 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N26
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[3]~3 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[3]~3_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem~4_q ))

	.dataa(\Bank1|u_FIFO_mem|mem~4_q ),
	.datab(\Bank1|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[3]~3 .lut_mask = 16'hEE22;
defparam \Bank1|u_FIFO_mem|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N20
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout  = \u_MasterArbiter|get_data_in[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[3]~4_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N21
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y45_N27
dffeas \Bank1|u_FIFO_mem|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[3]~3_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[3] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y45_N12
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (last_rd_bank_id[0] & ((\Mux4~0_combout  & (\Bank3|u_FIFO_mem|data_out [3])) # (!\Mux4~0_combout  & ((\Bank1|u_FIFO_mem|data_out [3]))))) # (!last_rd_bank_id[0] & (((\Mux4~0_combout ))))

	.dataa(\Bank3|u_FIFO_mem|data_out [3]),
	.datab(last_rd_bank_id[0]),
	.datac(\Mux4~0_combout ),
	.datad(\Bank1|u_FIFO_mem|data_out [3]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hBCB0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N10
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~5feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~5feeder_combout  = \u_MasterArbiter|get_data_in[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~5feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N11
dffeas \Bank3|u_FIFO_mem|mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~5 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N16
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[4]~4 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[4]~4_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem~5_q ))

	.dataa(\Bank3|u_FIFO_mem|mem~5_q ),
	.datab(\Bank3|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[4]~4 .lut_mask = 16'hEE22;
defparam \Bank3|u_FIFO_mem|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N20
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout  = \u_MasterArbiter|get_data_in[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N21
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y42_N17
dffeas \Bank3|u_FIFO_mem|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[4]~4_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[4] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y43_N3
dffeas \Bank0|u_FIFO_mem|mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~5 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N12
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[4]~4 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[4]~4_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~5_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~5_q ),
	.datab(\Bank0|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[4]~4 .lut_mask = 16'hEE22;
defparam \Bank0|u_FIFO_mem|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y44_N12
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout  = \u_MasterArbiter|get_data_in[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y44_N13
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y44_N13
dffeas \Bank0|u_FIFO_mem|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[4]~4_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[4] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y45_N6
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~5feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~5feeder_combout  = \u_MasterArbiter|get_data_in[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~5feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y45_N7
dffeas \Bank1|u_FIFO_mem|mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~5 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N12
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[4]~4 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[4]~4_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem~5_q ))

	.dataa(\Bank1|u_FIFO_mem|mem~0_q ),
	.datab(\Bank1|u_FIFO_mem|mem~5_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[4]~4 .lut_mask = 16'hEE44;
defparam \Bank1|u_FIFO_mem|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y43_N17
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N13
dffeas \Bank1|u_FIFO_mem|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[4]~4_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[4] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N2
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (last_rd_bank_id[0] & (((\Bank1|u_FIFO_mem|data_out [4]) # (last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & (\Bank0|u_FIFO_mem|data_out [4] & ((!last_rd_bank_id[1]))))

	.dataa(\Bank0|u_FIFO_mem|data_out [4]),
	.datab(\Bank1|u_FIFO_mem|data_out [4]),
	.datac(last_rd_bank_id[0]),
	.datad(last_rd_bank_id[1]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hF0CA;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N12
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~5feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~5feeder_combout  = \u_MasterArbiter|get_data_in[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~5feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y43_N13
dffeas \Bank2|u_FIFO_mem|mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~5 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N0
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[4]~4 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[4]~4_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem~5_q ))

	.dataa(\Bank2|u_FIFO_mem|mem~5_q ),
	.datab(\Bank2|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[4]~4 .lut_mask = 16'hEE22;
defparam \Bank2|u_FIFO_mem|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y44_N6
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout  = \u_MasterArbiter|get_data_in[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[4]~5_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y44_N7
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N1
dffeas \Bank2|u_FIFO_mem|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[4]~4_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[4] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N6
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & ((\Bank3|u_FIFO_mem|data_out [4]) # ((!last_rd_bank_id[1])))) # (!\Mux3~0_combout  & (((last_rd_bank_id[1] & \Bank2|u_FIFO_mem|data_out [4]))))

	.dataa(\Bank3|u_FIFO_mem|data_out [4]),
	.datab(\Mux3~0_combout ),
	.datac(last_rd_bank_id[1]),
	.datad(\Bank2|u_FIFO_mem|data_out [4]),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hBC8C;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N28
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~6feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~6feeder_combout  = \u_MasterArbiter|get_data_in[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~6feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N29
dffeas \Bank3|u_FIFO_mem|mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~6 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N14
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[5]~5 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[5]~5_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 )) # (!\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem~6_q )))

	.dataa(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\Bank3|u_FIFO_mem|mem~6_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem~0_q ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[5]~5 .lut_mask = 16'hAACC;
defparam \Bank3|u_FIFO_mem|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N18
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout  = \u_MasterArbiter|get_data_in[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N19
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y42_N15
dffeas \Bank3|u_FIFO_mem|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[5]~5_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[5] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N22
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~6feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~6feeder_combout  = \u_MasterArbiter|get_data_in[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~6feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y43_N23
dffeas \Bank2|u_FIFO_mem|mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~6 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N14
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[5]~5 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[5]~5_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem~6_q ))

	.dataa(\Bank2|u_FIFO_mem|mem~6_q ),
	.datab(\Bank2|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[5]~5 .lut_mask = 16'hEE22;
defparam \Bank2|u_FIFO_mem|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N30
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout  = \u_MasterArbiter|get_data_in[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y44_N31
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N15
dffeas \Bank2|u_FIFO_mem|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[5]~5_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[5] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N10
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~6feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~6feeder_combout  = \u_MasterArbiter|get_data_in[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~6feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y43_N11
dffeas \Bank0|u_FIFO_mem|mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~6 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N30
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[5]~5 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[5]~5_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~6_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~6_q ),
	.datab(\Bank0|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[5]~5 .lut_mask = 16'hEE22;
defparam \Bank0|u_FIFO_mem|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N1
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y44_N31
dffeas \Bank0|u_FIFO_mem|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[5]~5_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[5] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N8
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (last_rd_bank_id[0] & (((last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & ((last_rd_bank_id[1] & (\Bank2|u_FIFO_mem|data_out [5])) # (!last_rd_bank_id[1] & ((\Bank0|u_FIFO_mem|data_out [5])))))

	.dataa(\Bank2|u_FIFO_mem|data_out [5]),
	.datab(last_rd_bank_id[0]),
	.datac(\Bank0|u_FIFO_mem|data_out [5]),
	.datad(last_rd_bank_id[1]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hEE30;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N16
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~6feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~6feeder_combout  = \u_MasterArbiter|get_data_in[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~6feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y45_N17
dffeas \Bank1|u_FIFO_mem|mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~6 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N10
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[5]~5 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[5]~5_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem~6_q ))

	.dataa(\Bank1|u_FIFO_mem|mem~0_q ),
	.datab(\Bank1|u_FIFO_mem|mem~6_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[5]~5 .lut_mask = 16'hEE44;
defparam \Bank1|u_FIFO_mem|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N20
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout  = \u_MasterArbiter|get_data_in[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[5]~6_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N21
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N11
dffeas \Bank1|u_FIFO_mem|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[5]~5_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[5] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N30
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (last_rd_bank_id[0] & ((\Mux2~0_combout  & (\Bank3|u_FIFO_mem|data_out [5])) # (!\Mux2~0_combout  & ((\Bank1|u_FIFO_mem|data_out [5]))))) # (!last_rd_bank_id[0] & (((\Mux2~0_combout ))))

	.dataa(\Bank3|u_FIFO_mem|data_out [5]),
	.datab(last_rd_bank_id[0]),
	.datac(\Mux2~0_combout ),
	.datad(\Bank1|u_FIFO_mem|data_out [5]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hBCB0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N2
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~7feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~7feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~7feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y45_N3
dffeas \Bank1|u_FIFO_mem|mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~7 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N4
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[6]~6 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[6]~6_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem~7_q )))

	.dataa(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\Bank1|u_FIFO_mem|mem~7_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem~0_q ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[6]~6 .lut_mask = 16'hAACC;
defparam \Bank1|u_FIFO_mem|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y45_N14
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y45_N15
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y45_N5
dffeas \Bank1|u_FIFO_mem|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[6]~6_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[6] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N8
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~7feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~7feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~7feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y43_N9
dffeas \Bank0|u_FIFO_mem|mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~7 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N28
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[6]~6 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[6]~6_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~7_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~0_q ),
	.datab(\Bank0|u_FIFO_mem|mem~7_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[6]~6 .lut_mask = 16'hEE44;
defparam \Bank0|u_FIFO_mem|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N26
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N27
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y44_N29
dffeas \Bank0|u_FIFO_mem|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[6]~6_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[6] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N24
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (last_rd_bank_id[0] & ((\Bank1|u_FIFO_mem|data_out [6]) # ((last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & (((!last_rd_bank_id[1] & \Bank0|u_FIFO_mem|data_out [6]))))

	.dataa(\Bank1|u_FIFO_mem|data_out [6]),
	.datab(last_rd_bank_id[0]),
	.datac(last_rd_bank_id[1]),
	.datad(\Bank0|u_FIFO_mem|data_out [6]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hCBC8;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N2
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~7feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~7feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~7feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N3
dffeas \Bank3|u_FIFO_mem|mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~7 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N0
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[6]~6 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[6]~6_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem~7_q ))

	.dataa(\Bank3|u_FIFO_mem|mem~0_q ),
	.datab(\Bank3|u_FIFO_mem|mem~7_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[6]~6 .lut_mask = 16'hEE44;
defparam \Bank3|u_FIFO_mem|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y42_N10
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y42_N11
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y46_N1
dffeas \Bank3|u_FIFO_mem|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[6]~6_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[6] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N20
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~7feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~7feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~7feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y43_N21
dffeas \Bank2|u_FIFO_mem|mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~7 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N24
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[6]~6 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[6]~6_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem~7_q )))

	.dataa(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\Bank2|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem~7_q ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[6]~6 .lut_mask = 16'hBB88;
defparam \Bank2|u_FIFO_mem|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N12
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout  = \u_MasterArbiter|get_data_in[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hF0F0;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y44_N13
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N25
dffeas \Bank2|u_FIFO_mem|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[6]~6_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[6] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y43_N24
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & ((\Bank3|u_FIFO_mem|data_out [6]) # ((!last_rd_bank_id[1])))) # (!\Mux1~0_combout  & (((last_rd_bank_id[1] & \Bank2|u_FIFO_mem|data_out [6]))))

	.dataa(\Mux1~0_combout ),
	.datab(\Bank3|u_FIFO_mem|data_out [6]),
	.datac(last_rd_bank_id[1]),
	.datad(\Bank2|u_FIFO_mem|data_out [6]),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hDA8A;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N6
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem~8feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem~8feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~8feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y43_N7
dffeas \Bank2|u_FIFO_mem|mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank2|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem~8 .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y43_N18
cycloneive_lcell_comb \Bank2|u_FIFO_mem|data_out[7]~7 (
// Equation(s):
// \Bank2|u_FIFO_mem|data_out[7]~7_combout  = (\Bank2|u_FIFO_mem|mem~0_q  & ((\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\Bank2|u_FIFO_mem|mem~0_q  & (\Bank2|u_FIFO_mem|mem~8_q ))

	.dataa(\Bank2|u_FIFO_mem|mem~8_q ),
	.datab(\Bank2|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank2|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[7]~7 .lut_mask = 16'hEE22;
defparam \Bank2|u_FIFO_mem|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y44_N18
cycloneive_lcell_comb \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.cin(gnd),
	.combout(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y44_N19
dffeas \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y43_N19
dffeas \Bank2|u_FIFO_mem|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank2|u_FIFO_mem|data_out[7]~7_combout ),
	.asdata(\Bank2|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank2|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank2|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank2|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank2|u_FIFO_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank2|u_FIFO_mem|data_out[7] .is_wysiwyg = "true";
defparam \Bank2|u_FIFO_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y43_N14
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem~8feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem~8feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~8feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y43_N15
dffeas \Bank0|u_FIFO_mem|mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank0|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem~8 .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y44_N26
cycloneive_lcell_comb \Bank0|u_FIFO_mem|data_out[7]~7 (
// Equation(s):
// \Bank0|u_FIFO_mem|data_out[7]~7_combout  = (\Bank0|u_FIFO_mem|mem~0_q  & ((\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\Bank0|u_FIFO_mem|mem~0_q  & (\Bank0|u_FIFO_mem|mem~8_q ))

	.dataa(\Bank0|u_FIFO_mem|mem~0_q ),
	.datab(\Bank0|u_FIFO_mem|mem~8_q ),
	.datac(gnd),
	.datad(\Bank0|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[7]~7 .lut_mask = 16'hEE44;
defparam \Bank0|u_FIFO_mem|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y44_N4
cycloneive_lcell_comb \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.cin(gnd),
	.combout(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y44_N5
dffeas \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y44_N27
dffeas \Bank0|u_FIFO_mem|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank0|u_FIFO_mem|data_out[7]~7_combout ),
	.asdata(\Bank0|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank0|u_FIFO_mem|rd_avail~1_combout ),
	.sload(\Bank0|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank0|u_FIFO_mem|data_out[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank0|u_FIFO_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank0|u_FIFO_mem|data_out[7] .is_wysiwyg = "true";
defparam \Bank0|u_FIFO_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N12
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (last_rd_bank_id[0] & (((last_rd_bank_id[1])))) # (!last_rd_bank_id[0] & ((last_rd_bank_id[1] & (\Bank2|u_FIFO_mem|data_out [7])) # (!last_rd_bank_id[1] & ((\Bank0|u_FIFO_mem|data_out [7])))))

	.dataa(\Bank2|u_FIFO_mem|data_out [7]),
	.datab(last_rd_bank_id[0]),
	.datac(\Bank0|u_FIFO_mem|data_out [7]),
	.datad(last_rd_bank_id[1]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hEE30;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N4
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem~8feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem~8feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~8feeder .lut_mask = 16'hF0F0;
defparam \Bank3|u_FIFO_mem|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y42_N5
dffeas \Bank3|u_FIFO_mem|mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank3|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem~8 .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y42_N24
cycloneive_lcell_comb \Bank3|u_FIFO_mem|data_out[7]~7 (
// Equation(s):
// \Bank3|u_FIFO_mem|data_out[7]~7_combout  = (\Bank3|u_FIFO_mem|mem~0_q  & ((\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\Bank3|u_FIFO_mem|mem~0_q  & (\Bank3|u_FIFO_mem|mem~8_q ))

	.dataa(\Bank3|u_FIFO_mem|mem~8_q ),
	.datab(\Bank3|u_FIFO_mem|mem~0_q ),
	.datac(gnd),
	.datad(\Bank3|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[7]~7 .lut_mask = 16'hEE22;
defparam \Bank3|u_FIFO_mem|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y46_N24
cycloneive_lcell_comb \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.cin(gnd),
	.combout(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y46_N25
dffeas \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y42_N25
dffeas \Bank3|u_FIFO_mem|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank3|u_FIFO_mem|data_out[7]~7_combout ),
	.asdata(\Bank3|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank3|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank3|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank3|u_FIFO_mem|data_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank3|u_FIFO_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank3|u_FIFO_mem|data_out[7] .is_wysiwyg = "true";
defparam \Bank3|u_FIFO_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y45_N0
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem~8feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem~8feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~8feeder .lut_mask = 16'hF0F0;
defparam \Bank1|u_FIFO_mem|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y45_N1
dffeas \Bank1|u_FIFO_mem|mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bank1|u_FIFO_mem|mem~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem~8 .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y43_N4
cycloneive_lcell_comb \Bank1|u_FIFO_mem|data_out[7]~7 (
// Equation(s):
// \Bank1|u_FIFO_mem|data_out[7]~7_combout  = (\Bank1|u_FIFO_mem|mem~0_q  & ((\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\Bank1|u_FIFO_mem|mem~0_q  & (\Bank1|u_FIFO_mem|mem~8_q ))

	.dataa(\Bank1|u_FIFO_mem|mem~0_q ),
	.datab(\Bank1|u_FIFO_mem|mem~8_q ),
	.datac(gnd),
	.datad(\Bank1|u_FIFO_mem|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[7]~7 .lut_mask = 16'hEE44;
defparam \Bank1|u_FIFO_mem|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y43_N10
cycloneive_lcell_comb \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout  = \u_MasterArbiter|get_data_in[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_MasterArbiter|get_data_in[7]~8_combout ),
	.cin(gnd),
	.combout(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y43_N11
dffeas \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N5
dffeas \Bank1|u_FIFO_mem|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Bank1|u_FIFO_mem|data_out[7]~7_combout ),
	.asdata(\Bank1|u_FIFO_mem|mem_rtl_0_bypass [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Bank1|u_FIFO_mem|rd_avail~0_combout ),
	.sload(\Bank1|u_FIFO_mem|mem~12_combout ),
	.ena(\Bank1|u_FIFO_mem|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bank1|u_FIFO_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bank1|u_FIFO_mem|data_out[7] .is_wysiwyg = "true";
defparam \Bank1|u_FIFO_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y43_N10
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (((\Bank3|u_FIFO_mem|data_out [7])) # (!last_rd_bank_id[0]))) # (!\Mux0~0_combout  & (last_rd_bank_id[0] & ((\Bank1|u_FIFO_mem|data_out [7]))))

	.dataa(\Mux0~0_combout ),
	.datab(last_rd_bank_id[0]),
	.datac(\Bank3|u_FIFO_mem|data_out [7]),
	.datad(\Bank1|u_FIFO_mem|data_out [7]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hE6A2;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y44_N0
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\u_MasterArbiter|to_M0~0_combout  & (\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  & !\u_FIFO_BankArbiter|Mux1~1_combout ))

	.dataa(\u_MasterArbiter|to_M0~0_combout ),
	.datab(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.datac(gnd),
	.datad(\u_FIFO_BankArbiter|Mux1~1_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0088;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y44_N1
dffeas r_valid_M0(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\always0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_valid_M0~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_valid_M0.is_wysiwyg = "true";
defparam r_valid_M0.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y44_N10
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (!\u_MasterArbiter|nextM_comb~4_combout  & (\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout  & (\u_MasterArbiter|to_M1~0_combout  & !\u_FIFO_BankArbiter|Mux1~1_combout )))

	.dataa(\u_MasterArbiter|nextM_comb~4_combout ),
	.datab(\u_FIFO_BankArbiter|rd_en_vec[3]~1_combout ),
	.datac(\u_MasterArbiter|to_M1~0_combout ),
	.datad(\u_FIFO_BankArbiter|Mux1~1_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0040;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y44_N11
dffeas r_valid_M1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\always0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_valid_M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_valid_M1.is_wysiwyg = "true";
defparam r_valid_M1.power_up = "low";
// synopsys translate_on

assign data_out_M0[0] = \data_out_M0[0]~output_o ;

assign data_out_M0[1] = \data_out_M0[1]~output_o ;

assign data_out_M0[2] = \data_out_M0[2]~output_o ;

assign data_out_M0[3] = \data_out_M0[3]~output_o ;

assign data_out_M0[4] = \data_out_M0[4]~output_o ;

assign data_out_M0[5] = \data_out_M0[5]~output_o ;

assign data_out_M0[6] = \data_out_M0[6]~output_o ;

assign data_out_M0[7] = \data_out_M0[7]~output_o ;

assign data_out_M1[0] = \data_out_M1[0]~output_o ;

assign data_out_M1[1] = \data_out_M1[1]~output_o ;

assign data_out_M1[2] = \data_out_M1[2]~output_o ;

assign data_out_M1[3] = \data_out_M1[3]~output_o ;

assign data_out_M1[4] = \data_out_M1[4]~output_o ;

assign data_out_M1[5] = \data_out_M1[5]~output_o ;

assign data_out_M1[6] = \data_out_M1[6]~output_o ;

assign data_out_M1[7] = \data_out_M1[7]~output_o ;

assign valid_M0 = \valid_M0~output_o ;

assign valid_M1 = \valid_M1~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
