##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_GLV_V_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_GLV_V_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_GLV_V_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_GLV_V_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
Clock: Clock_1                            | Frequency: 60.09 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                          | Frequency: 38.51 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)          | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: \ADC_GLV_V:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                        | N/A                   | Target: 0.00 MHz    | 
Clock: timer_clock(fixed-function)        | N/A                   | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        41666.7          25024       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          15701       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
d(0)_PAD:in  12795         Clock_1:R         
d(1)_PAD:in  12996         Clock_1:R         
d(2)_PAD:in  12893         Clock_1:R         
d(3)_PAD:in  13548         Clock_1:R         
d(4)_PAD:in  14498         Clock_1:R         
d(5)_PAD:in  13780         Clock_1:R         
d(6)_PAD:in  14131         Clock_1:R         
d(7)_PAD:in  13158         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
D_CS(0)_PAD   23676         Clock_1:R         
D_RD(0)_PAD   24706         Clock_1:R         
D_RS(0)_PAD   24677         Clock_1:R         
D_WR(0)_PAD   23039         Clock_1:R         
d(0)_PAD:out  23467         Clock_1:R         
d(1)_PAD:out  23371         Clock_1:R         
d(2)_PAD:out  22336         Clock_1:R         
d(3)_PAD:out  23280         Clock_1:R         
d(4)_PAD:out  22831         Clock_1:R         
d(5)_PAD:out  22740         Clock_1:R         
d(6)_PAD:out  22610         Clock_1:R         
d(7)_PAD:out  22368         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 60.09 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 25024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16142
-------------------------------------   ----- 
End-of-path arrival time (ps)           16142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q        macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:status_1\/main_1  macrocell4    4871   6121  25024  RISE       1
\GraphicLCDIntf:status_1\/q       macrocell4    3350   9471  25024  RISE       1
\GraphicLCDIntf:StsReg\/status_1  statuscell1   6671  16142  25024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21736
-------------------------------------   ----- 
End-of-path arrival time (ps)           21736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4086  10006  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18436  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18436  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21736  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21736  15701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21736
-------------------------------------   ----- 
End-of-path arrival time (ps)           21736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4086  10006  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18436  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18436  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21736  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21736  15701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 25024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16142
-------------------------------------   ----- 
End-of-path arrival time (ps)           16142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q        macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:status_1\/main_1  macrocell4    4871   6121  25024  RISE       1
\GraphicLCDIntf:status_1\/q       macrocell4    3350   9471  25024  RISE       1
\GraphicLCDIntf:StsReg\/status_1  statuscell1   6671  16142  25024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21736
-------------------------------------   ----- 
End-of-path arrival time (ps)           21736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4086  10006  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18436  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18436  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21736  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21736  15701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18436
-------------------------------------   ----- 
End-of-path arrival time (ps)           18436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4086  10006  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18436  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18436  19001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16814
-------------------------------------   ----- 
End-of-path arrival time (ps)           16814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3674   8384  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13514  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13514  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  16814  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  16814  20623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                 datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15136
-------------------------------------   ----- 
End-of-path arrival time (ps)           15136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4086  10006  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15136  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15136  22301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13514
-------------------------------------   ----- 
End-of-path arrival time (ps)           13514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3674   8384  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  13514  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  13514  23923  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:StsReg\/status_1
Capture Clock  : \GraphicLCDIntf:StsReg\/clock
Path slack     : 25024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16142
-------------------------------------   ----- 
End-of-path arrival time (ps)           16142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q        macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:status_1\/main_1  macrocell4    4871   6121  25024  RISE       1
\GraphicLCDIntf:status_1\/q       macrocell4    3350   9471  25024  RISE       1
\GraphicLCDIntf:StsReg\/status_1  statuscell1   6671  16142  25024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:StsReg\/clock                              statuscell1         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:LsbReg\/clk_en
Capture Clock  : \GraphicLCDIntf:LsbReg\/clock
Path slack     : 25598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13969
-------------------------------------   ----- 
End-of-path arrival time (ps)           13969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q        macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:status_1\/main_1  macrocell4    4871   6121  25024  RISE       1
\GraphicLCDIntf:status_1\/q       macrocell4    3350   9471  25024  RISE       1
\GraphicLCDIntf:LsbReg\/clk_en    statuscell2   4497  13969  25598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:LsbReg\/clock                              statuscell2         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4086  10006  25601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell5   3680   9600  26007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \WDT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14795
-------------------------------------   ----- 
End-of-path arrival time (ps)           14795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:status_tc\/main_1         macrocell2      3211   9131  26372  RISE       1
\WDT_Timer:TimerUDB:status_tc\/q              macrocell2      3350  12481  26372  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2314  14795  26372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell6   3199   9119  26488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26491p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  15701  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell7   3196   9116  26491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   3674   8384  27223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   3672   8382  27225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Node_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12979
-------------------------------------   ----- 
End-of-path arrival time (ps)           12979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  20623  RISE       1
\Node_Timer:TimerUDB:status_tc\/main_1         macrocell1      2607   7317  28187  RISE       1
\Node_Timer:TimerUDB:status_tc\/q              macrocell1      3350  10667  28187  RISE       1
\Node_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2312  12979  28187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  20623  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   2588   7298  28309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                 datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_2
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 28775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q                macrocell8      1250   1250  25024  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_2  datapathcell8   5582   6832  28775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_129/main_3
Capture Clock  : Net_129/clock_0
Path slack     : 29682p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell10   1250   1250  26598  RISE       1
Net_129/main_3              macrocell12   7224   8474  29682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_131/main_2
Capture Clock  : Net_131/clock_0
Path slack     : 30242p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell10   1250   1250  26598  RISE       1
Net_131/main_2              macrocell6    6664   7914  30242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell6   3773   4983  30623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell7   3771   4981  30626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  25198  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   3688   4898  30708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                 datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_0
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 31077p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q                macrocell10     1250   1250  26598  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_0  datapathcell8   3280   4530  31077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_3\/main_4
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 31158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6999
-------------------------------------   ---- 
End-of-path arrival time (ps)           6999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell10   1250   1250  26598  RISE       1
\GraphicLCDIntf:state_3\/main_4  macrocell7    5749   6999  31158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_3\/main_5
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 31215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell8    710    710  31215  RISE       1
\GraphicLCDIntf:state_3\/main_5         macrocell7      6231   6941  31215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_1
Capture Clock  : \GraphicLCDIntf:GraphLcd8:Lsb\/clock
Path slack     : 31248p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q                macrocell9      1250   1250  26799  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/cs_addr_1  datapathcell8   3109   4359  31248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_0\/main_2
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 31336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:state_0\/main_2  macrocell10   5570   6820  31336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_132/main_1
Capture Clock  : Net_132/clock_0
Path slack     : 31336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell8    1250   1250  25024  RISE       1
Net_132/main_1              macrocell11   5570   6820  31336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_3\/main_0
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 31359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb  datapathcell8   3580   3580  31359  RISE       1
\GraphicLCDIntf:state_3\/main_0                  macrocell7      3218   6798  31359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_0\/main_5
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 31637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25190  RISE       1
\GraphicLCDIntf:state_0\/main_5         macrocell10     4230   6520  31637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_2\/main_3
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 31717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell10   1250   1250  26598  RISE       1
\GraphicLCDIntf:state_2\/main_3  macrocell8    5189   6439  31717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_2\/main_5
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 31788p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell8    710    710  31215  RISE       1
\GraphicLCDIntf:state_2\/main_5         macrocell8      5659   6369  31788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  25198  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   2603   3813  31794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  25198  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2599   3809  31798  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell5   2551   3761  31845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21947  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell4   2550   3760  31847  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_129/main_2
Capture Clock  : Net_129/clock_0
Path slack     : 31930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell9    1250   1250  26799  RISE       1
Net_129/main_2              macrocell12   4977   6227  31930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_1\/main_2
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 32035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:state_1\/main_2  macrocell9    4871   6121  32035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_130/main_1
Capture Clock  : Net_130/clock_0
Path slack     : 32035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell8    1250   1250  25024  RISE       1
Net_130/main_1              macrocell13   4871   6121  32035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_127/main_1
Capture Clock  : Net_127/clock_0
Path slack     : 32035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell8    1250   1250  25024  RISE       1
Net_127/main_1              macrocell14   4871   6121  32035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb
Path End       : \GraphicLCDIntf:state_1\/main_5
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 32201p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z0_comb  datapathcell8   2290   2290  25190  RISE       1
\GraphicLCDIntf:state_1\/main_5         macrocell9      3666   5956  32201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f0_blk_stat_comb
Path End       : \GraphicLCDIntf:state_0\/main_0
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 32268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f0_blk_stat_comb  datapathcell8   3580   3580  32268  RISE       1
\GraphicLCDIntf:state_0\/main_0                  macrocell10     2308   5888  32268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb
Path End       : \GraphicLCDIntf:state_1\/main_0
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 32271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/f1_blk_stat_comb  datapathcell8   3580   3580  31359  RISE       1
\GraphicLCDIntf:state_1\/main_0                  macrocell9      2306   5886  32271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_2\/main_4
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 32378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell8   2220   2220  32378  RISE       1
\GraphicLCDIntf:state_2\/main_4         macrocell8      3558   5778  32378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_2\/main_2
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 32845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell9    1250   1250  26799  RISE       1
\GraphicLCDIntf:state_2\/main_2  macrocell8    4062   5312  32845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_3\/main_3
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 32858p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell9    1250   1250  26799  RISE       1
\GraphicLCDIntf:state_3\/main_3  macrocell7    4049   5299  32858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_131/main_1
Capture Clock  : Net_131/clock_0
Path slack     : 33025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell8    1250   1250  25024  RISE       1
Net_131/main_1              macrocell6    3882   5132  33025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_131/main_0
Capture Clock  : Net_131/clock_0
Path slack     : 33029p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell7    1250   1250  26079  RISE       1
Net_131/main_0              macrocell6    3878   5128  33029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_131/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : Net_129/main_1
Capture Clock  : Net_129/clock_0
Path slack     : 33036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q  macrocell8    1250   1250  25024  RISE       1
Net_129/main_1              macrocell12   3871   5121  33036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_129/main_0
Capture Clock  : Net_129/clock_0
Path slack     : 33040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell7    1250   1250  26079  RISE       1
Net_129/main_0              macrocell12   3867   5117  33040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_129/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_0\/main_1
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell7    1250   1250  26079  RISE       1
\GraphicLCDIntf:state_0\/main_1  macrocell10   3837   5087  33070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_132/main_0
Capture Clock  : Net_132/clock_0
Path slack     : 33070p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell7    1250   1250  26079  RISE       1
Net_132/main_0              macrocell11   3837   5087  33070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_1\/main_1
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 33090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell7    1250   1250  26079  RISE       1
\GraphicLCDIntf:state_1\/main_1  macrocell9    3817   5067  33090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_130/main_0
Capture Clock  : Net_130/clock_0
Path slack     : 33090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell7    1250   1250  26079  RISE       1
Net_130/main_0              macrocell13   3817   5067  33090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : Net_127/main_0
Capture Clock  : Net_127/clock_0
Path slack     : 33090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q  macrocell7    1250   1250  26079  RISE       1
Net_127/main_0              macrocell14   3817   5067  33090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_1\/main_6
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 33305p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell8   2220   2220  32378  RISE       1
\GraphicLCDIntf:state_1\/main_6         macrocell9      2632   4852  33305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb
Path End       : \GraphicLCDIntf:state_0\/main_6
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/z1_comb  datapathcell8   2220   2220  32378  RISE       1
\GraphicLCDIntf:state_0\/main_6         macrocell10     2624   4844  33313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_1\/main_4
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 33608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell10   1250   1250  26598  RISE       1
\GraphicLCDIntf:state_1\/main_4  macrocell9    3298   4548  33608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_130/main_3
Capture Clock  : Net_130/clock_0
Path slack     : 33608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell10   1250   1250  26598  RISE       1
Net_130/main_3              macrocell13   3298   4548  33608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : \GraphicLCDIntf:state_0\/main_4
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q       macrocell10   1250   1250  26598  RISE       1
\GraphicLCDIntf:state_0\/main_4  macrocell10   3293   4543  33614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_0\/q
Path End       : Net_132/main_3
Capture Clock  : Net_132/clock_0
Path slack     : 33614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_0\/q  macrocell10   1250   1250  26598  RISE       1
Net_132/main_3              macrocell11   3293   4543  33614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_0
Path End       : Net_132/main_5
Capture Clock  : Net_132/clock_0
Path slack     : 33626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_0  datapathcell8    710    710  33626  RISE       1
Net_132/main_5                          macrocell11     3821   4531  33626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1
Path End       : \GraphicLCDIntf:state_1\/main_7
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:GraphLcd8:Lsb\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\GraphicLCDIntf:GraphLcd8:Lsb\/p_out_1  datapathcell8    710    710  31215  RISE       1
\GraphicLCDIntf:state_1\/main_7         macrocell9      3784   4494  33662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_1\/main_3
Capture Clock  : \GraphicLCDIntf:state_1\/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell9    1250   1250  26799  RISE       1
\GraphicLCDIntf:state_1\/main_3  macrocell9    3097   4347  33810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_130/main_2
Capture Clock  : Net_130/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell9    1250   1250  26799  RISE       1
Net_130/main_2              macrocell13   3097   4347  33810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_130/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_127/main_2
Capture Clock  : Net_127/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell9    1250   1250  26799  RISE       1
Net_127/main_2              macrocell14   3097   4347  33810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : \GraphicLCDIntf:state_0\/main_3
Capture Clock  : \GraphicLCDIntf:state_0\/clock_0
Path slack     : 33937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q       macrocell9    1250   1250  26799  RISE       1
\GraphicLCDIntf:state_0\/main_3  macrocell10   2970   4220  33937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_0\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_1\/q
Path End       : Net_132/main_2
Capture Clock  : Net_132/clock_0
Path slack     : 33937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_1\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_1\/q  macrocell9    1250   1250  26799  RISE       1
Net_132/main_2              macrocell11   2970   4220  33937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_2\/main_1
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:state_2\/main_1  macrocell8    2781   4031  34125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_2\/main_0
Capture Clock  : \GraphicLCDIntf:state_2\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell7    1250   1250  26079  RISE       1
\GraphicLCDIntf:state_2\/main_0  macrocell8    2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_2\/q
Path End       : \GraphicLCDIntf:state_3\/main_2
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_2\/clock_0                           macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_2\/q       macrocell8    1250   1250  25024  RISE       1
\GraphicLCDIntf:state_3\/main_2  macrocell7    2763   4013  34144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GraphicLCDIntf:state_3\/q
Path End       : \GraphicLCDIntf:state_3\/main_1
Capture Clock  : \GraphicLCDIntf:state_3\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\GraphicLCDIntf:state_3\/q       macrocell7    1250   1250  26079  RISE       1
\GraphicLCDIntf:state_3\/main_1  macrocell7    2762   4012  34145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GraphicLCDIntf:state_3\/clock_0                           macrocell7          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_132/q
Path End       : Net_132/main_4
Capture Clock  : Net_132/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell11         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_132/q       macrocell11   1250   1250  34598  RISE       1
Net_132/main_4  macrocell11   2309   3559  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_132/clock_0                                            macrocell11         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

