// Seed: 999534723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  uwire id_7 = -1;
  assign id_4 = id_4 <= -1;
  assign id_3[-1] = id_2 / 1 ? "" : -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd10
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  or primCall (id_5, id_2, id_6, id_4);
  inout wire _id_1;
  parameter id_6 = 1;
  assign id_5 = 1;
  always @(posedge id_1 or posedge 1) begin : LABEL_0
    $unsigned(54);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_2,
      id_2
  );
endmodule
