#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001cc3e659380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000001cc3e6646d0 .enum4 (2)
   "NO_ERROR" 2'b00,
   "NACK_ADDR" 2'b01,
   "NACK_DATA" 2'b10,
   "BUS_ERROR" 2'b11
 ;
S_000001cc3e659510 .scope module, "i2c_tb" "i2c_tb" 3 3;
 .timescale -9 -12;
enum000001cc3e664770 .enum4 (2)
   "NO_ERROR" 2'b00,
   "NACK_ADDR" 2'b01,
   "NACK_DATA" 2'b10,
   "BUS_ERROR" 2'b11
 ;
RS_000001cc3e679208 .resolv tri1, L_000001cc3e6cc600, L_000001cc3e6cbe80, L_000001cc3e6caee0;
L_000001cc3e657a40 .functor BUFZ 1, RS_000001cc3e679208, C4<0>, C4<0>, C4<0>;
L_000001cc3e7b8460 .functor AND 1, v000001cc3e674f90_0, L_000001cc3e6cc4c0, C4<1>, C4<1>;
L_000001cc3e770088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc3e674450_0 .net/2u *"_ivl_0", 0 0, L_000001cc3e770088;  1 drivers
L_000001cc3e770118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc3e6746d0_0 .net/2u *"_ivl_12", 0 0, L_000001cc3e770118;  1 drivers
o000001cc3e678fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001cc3e674770_0 name=_ivl_14
o000001cc3e678ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001cc3e674a90_0 name=_ivl_2
v000001cc3e674bd0_0 .net *"_ivl_20", 31 0, L_000001cc3e6cb0c0;  1 drivers
L_000001cc3e770160 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc3e674db0_0 .net *"_ivl_23", 30 0, L_000001cc3e770160;  1 drivers
L_000001cc3e7701a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc3e6cb660_0 .net/2u *"_ivl_24", 31 0, L_000001cc3e7701a8;  1 drivers
v000001cc3e6cb200_0 .net *"_ivl_26", 0 0, L_000001cc3e6cc4c0;  1 drivers
v000001cc3e6cca60_0 .net *"_ivl_29", 0 0, L_000001cc3e7b8460;  1 drivers
L_000001cc3e7701f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc3e6cb5c0_0 .net/2u *"_ivl_30", 0 0, L_000001cc3e7701f0;  1 drivers
o000001cc3e679148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001cc3e6caf80_0 name=_ivl_32
L_000001cc3e7700d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc3e6cbca0_0 .net/2u *"_ivl_6", 0 0, L_000001cc3e7700d0;  1 drivers
o000001cc3e6791a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001cc3e6cb700_0 name=_ivl_8
v000001cc3e6cc920_0 .net "busy", 0 0, v000001cc3e674f90_0;  1 drivers
v000001cc3e6cc1a0_0 .var "clk", 0 0;
v000001cc3e6cb7a0_0 .var "data_i", 7 0;
v000001cc3e6cc560_0 .net "done", 0 0, v000001cc3e674d10_0;  1 drivers
v000001cc3e6cc7e0_0 .net "error_o", 1 0, v000001cc3e675350_0;  1 drivers
v000001cc3e6cabc0_0 .var "rst", 0 0;
RS_000001cc3e6791d8 .resolv tri1, L_000001cc3e6cae40;
v000001cc3e6cbfc0_0 .net8 "scl", 0 0, RS_000001cc3e6791d8;  1 drivers, strength-aware
v000001cc3e6cb020_0 .net "scl_enable", 0 0, v000001cc3e674810_0;  1 drivers
v000001cc3e6cc420_0 .net8 "sda", 0 0, RS_000001cc3e679208;  3 drivers, strength-aware
v000001cc3e6cb160_0 .net "sda_enable", 0 0, v000001cc3e674590_0;  1 drivers
v000001cc3e6cc2e0_0 .net "sda_in", 0 0, L_000001cc3e657a40;  1 drivers
v000001cc3e6cbd40_0 .var "slave_addr", 6 0;
v000001cc3e6cb840_0 .var "slave_sda_out", 0 0;
v000001cc3e6cba20_0 .var "start", 0 0;
E_000001cc3e66bb70 .event anyedge, v000001cc3e674d10_0, v000001cc3e675350_0;
L_000001cc3e6cae40 .functor MUXZ 1, o000001cc3e678ff8, L_000001cc3e770088, v000001cc3e674810_0, C4<>;
L_000001cc3e6cc600 .functor MUXZ 1, o000001cc3e6791a8, L_000001cc3e7700d0, v000001cc3e674590_0, C4<>;
L_000001cc3e6cbe80 .functor MUXZ 1, o000001cc3e678fc8, L_000001cc3e770118, v000001cc3e6cb840_0, C4<>;
L_000001cc3e6cb0c0 .concat [ 1 31 0 0], v000001cc3e674590_0, L_000001cc3e770160;
L_000001cc3e6cc4c0 .cmp/eq 32, L_000001cc3e6cb0c0, L_000001cc3e7701a8;
L_000001cc3e6caee0 .functor MUXZ 1, o000001cc3e679148, L_000001cc3e7701f0, L_000001cc3e7b8460, C4<>;
S_000001cc3e766bb0 .scope module, "dut" "i2c_master" 3 35, 4 17 0, S_000001cc3e659510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 7 "slave_addr_i";
    .port_info 4 /INPUT 8 "data_i";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /OUTPUT 1 "done_o";
    .port_info 7 /OUTPUT 2 "error_o";
    .port_info 8 /OUTPUT 1 "i2c_scl_enable";
    .port_info 9 /OUTPUT 1 "i2c_sda_enable";
    .port_info 10 /INPUT 1 "i2c_sda_in";
P_000001cc3e66c170 .param/l "CLK_DIV" 0 4 18, +C4<00000000000000000000000000001010>;
enum000001cc3e664bc0 .enum4 (4)
   "IDLE" 4'b0000,
   "START_SEQ" 4'b0001,
   "ADDR" 4'b0010,
   "CHECK_ACK_ADDR" 4'b0011,
   "DATA_TX" 4'b0100,
   "CHECK_ACK_DATA" 4'b0101,
   "STOP_SEQ" 4'b0110,
   "ERROR_STATE" 4'b0111
 ;
v000001cc3e674ef0_0 .var "addr_rw", 7 0;
v000001cc3e6748b0_0 .var "bit_cnt", 3 0;
v000001cc3e674f90_0 .var "busy_o", 0 0;
v000001cc3e674c70_0 .net "clk", 0 0, v000001cc3e6cc1a0_0;  1 drivers
v000001cc3e675030_0 .var "clk_cnt", 15 0;
v000001cc3e6752b0_0 .net "data_i", 7 0, v000001cc3e6cb7a0_0;  1 drivers
v000001cc3e674d10_0 .var "done_o", 0 0;
v000001cc3e675350_0 .var "error_o", 1 0;
v000001cc3e674810_0 .var "i2c_scl_enable", 0 0;
v000001cc3e674590_0 .var "i2c_sda_enable", 0 0;
v000001cc3e675170_0 .net "i2c_sda_in", 0 0, L_000001cc3e657a40;  alias, 1 drivers
v000001cc3e675210_0 .net "rst", 0 0, v000001cc3e6cabc0_0;  1 drivers
v000001cc3e674630_0 .var "shift_reg", 7 0;
v000001cc3e6744f0_0 .net "slave_addr_i", 6 0, v000001cc3e6cbd40_0;  1 drivers
v000001cc3e6749f0_0 .net "start_i", 0 0, v000001cc3e6cba20_0;  1 drivers
v000001cc3e674b30_0 .var "state", 3 0;
E_000001cc3e66b470 .event posedge, v000001cc3e675210_0, v000001cc3e674c70_0;
    .scope S_000001cc3e766bb0;
T_0 ;
    %wait E_000001cc3e66b470;
    %load/vec4 v000001cc3e675210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cc3e675350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc3e6748b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cc3e674b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674590_0, 0;
    %load/vec4 v000001cc3e6749f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cc3e675350_0, 0;
    %load/vec4 v000001cc3e6744f0_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674ef0_0, 0;
    %load/vec4 v000001cc3e6752b0_0;
    %assign/vec4 v000001cc3e674630_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
T_0.10 ;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674590_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v000001cc3e675030_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cc3e6748b0_0, 0;
T_0.13 ;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000001cc3e674ef0_0;
    %load/vec4 v000001cc3e6748b0_0;
    %part/u 1;
    %inv;
    %assign/vec4 v000001cc3e674590_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_0.14, 5;
    %load/vec4 v000001cc3e675030_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
T_0.16 ;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %load/vec4 v000001cc3e6748b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v000001cc3e6748b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001cc3e6748b0_0, 0;
T_0.19 ;
T_0.15 ;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674590_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_0.20, 5;
    %load/vec4 v000001cc3e675030_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
T_0.22 ;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %load/vec4 v000001cc3e675170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cc3e675350_0, 0;
T_0.26 ;
T_0.24 ;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %load/vec4 v000001cc3e675350_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cc3e6748b0_0, 0;
T_0.29 ;
T_0.21 ;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000001cc3e674630_0;
    %load/vec4 v000001cc3e6748b0_0;
    %part/u 1;
    %inv;
    %assign/vec4 v000001cc3e674590_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_0.30, 5;
    %load/vec4 v000001cc3e675030_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
T_0.32 ;
    %jmp T_0.31;
T_0.30 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %load/vec4 v000001cc3e6748b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v000001cc3e6748b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001cc3e6748b0_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674590_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_0.36, 5;
    %load/vec4 v000001cc3e675030_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
T_0.38 ;
    %load/vec4 v000001cc3e675030_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %load/vec4 v000001cc3e675170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cc3e675350_0, 0;
T_0.42 ;
T_0.40 ;
    %jmp T_0.37;
T_0.36 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cc3e675030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
T_0.37 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cc3e674b30_0, 0;
    %load/vec4 v000001cc3e675350_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc3e674d10_0, 0;
T_0.44 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc3e674f90_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001cc3e659510;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc3e6cc1a0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v000001cc3e6cc1a0_0;
    %inv;
    %store/vec4 v000001cc3e6cc1a0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001cc3e659510;
T_2 ;
    %vpi_call/w 3 58 "$dumpfile", "i2c_tb.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cc3e659510 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc3e6cabc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc3e6cba20_0, 0, 1;
    %pushi/vec4 80, 0, 7;
    %store/vec4 v000001cc3e6cbd40_0, 0, 7;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001cc3e6cb7a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc3e6cb840_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc3e6cabc0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc3e6cba20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc3e6cba20_0, 0, 1;
    %fork t_1, S_000001cc3e659510;
    %fork t_2, S_000001cc3e659510;
    %join;
    %join/detach 1;
    %jmp t_0;
t_1 ;
T_2.0 ;
    %load/vec4 v000001cc3e6cc560_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001cc3e6cc7e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_2.2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_000001cc3e66bb70;
    %jmp T_2.0;
T_2.1 ;
    %end;
t_2 ;
    %delay 50000000, 0;
    %vpi_call/w 3 79 "$display", "I2C Test Timeout at %t", $time {0 0 0};
    %end;
    .scope S_000001cc3e659510;
t_0 ;
    %delay 100000, 0;
    %load/vec4 v000001cc3e6cc560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.5, 9;
    %load/vec4 v000001cc3e6cc7e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %vpi_call/w 3 84 "$display", "I2C Test Passed: Transaction Complete" {0 0 0};
    %jmp T_2.4;
T_2.3 ;
    %vpi_call/w 3 85 "$display", "I2C Test Failed: done=%b, error=%d at %t", v000001cc3e6cc560_0, v000001cc3e6cc7e0_0, $time {0 0 0};
T_2.4 ;
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "i2c_tb.sv";
    "..\I2C\examples\fpga\i2c_master.sv";
