[Image From CircuitVerse](/.../.../Documents/MariferHQ/Digital-electronics-1/Images/)

###### AND & NAND Gate

| **A** | **B** | **AND** | **NAND** |
| ----- | ----- | ------- | -------- |
| **1** | **0** | 0 | 1|

###### OR & NOR Gate

| **A** | **B** | **OR** | **NOR** |
| ----- | ----- | ------- | -------- |
| **1** | **0** | 1 | 0 |

###### XOR & XNOR

| **A** | **B** | **XOR** | **XNOR** |
| ----- | ----- | ------- | -------- |
| **1** | **0** | 1 | 0 |


## DeMorgans's Law
