<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterBankInfo.h source code [llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::RegisterBankInfo "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='RegisterBankInfo.h.html'>RegisterBankInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/GlobalISel/RegisterBankInfo.h ---------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file declares the API for the register bank info.</i></td></tr>
<tr><th id="10">10</th><td><i>/// This API is responsible for handling the register banks.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_REGISTERBANKINFO_H">LLVM_CODEGEN_GLOBALISEL_REGISTERBANKINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_GLOBALISEL_REGISTERBANKINFO_H" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_REGISTERBANKINFO_H">LLVM_CODEGEN_GLOBALISEL_REGISTERBANKINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../ADT/Hashing.h.html">"llvm/ADT/Hashing.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../../include/c++/7/initializer_list.html">&lt;initializer_list&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" id="llvm::RegisterBank">RegisterBank</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i class="doc">/// Holds all the information related to register banks.</i></td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="type def" id="llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</dfn> {</td></tr>
<tr><th id="38">38</th><td><b>public</b>:</td></tr>
<tr><th id="39">39</th><td>  <i class="doc">/// Helper struct that represents how a value is partially mapped</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">  /// into a register.</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">  /// The StartIdx and Length represent what region of the orginal</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// value this partial mapping covers.</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">  /// This can be represented as a Mask of contiguous bit starting</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">  /// at StartIdx bit and spanning Length bits.</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">  /// StartIdx is the number of bits from the less significant bits.</i></td></tr>
<tr><th id="46">46</th><td>  <b>struct</b> <dfn class="type def" id="llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</dfn> {</td></tr>
<tr><th id="47">47</th><td>    <i class="doc">/// Number of bits at which this partial mapping starts in the</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">    /// original value.  The bits are counted from less significant</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">    /// bits to most significant bits.</i></td></tr>
<tr><th id="50">50</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>    <i class="doc">/// Length of this mapping in bits. This is how many bits this</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">    /// partial mapping covers in the original value:</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">    /// from StartIdx to StartIdx + Length -1.</i></td></tr>
<tr><th id="55">55</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>    <i class="doc">/// Register bank where the partial value lives.</i></td></tr>
<tr><th id="58">58</th><td>    <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="decl" id="llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>    <dfn class="decl" id="_ZN4llvm16RegisterBankInfo14PartialMappingC1Ev" title='llvm::RegisterBankInfo::PartialMapping::PartialMapping' data-ref="_ZN4llvm16RegisterBankInfo14PartialMappingC1Ev">PartialMapping</dfn>() = <b>default</b>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>    <i class="doc">/// Provide a shortcut for quickly building PartialMapping.</i></td></tr>
<tr><th id="63">63</th><td>    <dfn class="decl def" id="_ZN4llvm16RegisterBankInfo14PartialMappingC1EjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::PartialMapping::PartialMapping' data-ref="_ZN4llvm16RegisterBankInfo14PartialMappingC1EjjRKNS_12RegisterBankE">PartialMapping</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1StartIdx" title='StartIdx' data-type='unsigned int' data-ref="1StartIdx">StartIdx</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Length" title='Length' data-type='unsigned int' data-ref="2Length">Length</dfn>,</td></tr>
<tr><th id="64">64</th><td>                   <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="3RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="3RegBank">RegBank</dfn>)</td></tr>
<tr><th id="65">65</th><td>        : <a class="member" href="#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a>(<a class="local col1 ref" href="#1StartIdx" title='StartIdx' data-ref="1StartIdx">StartIdx</a>), <a class="member" href="#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a>(<a class="local col2 ref" href="#2Length" title='Length' data-ref="2Length">Length</a>), <a class="member" href="#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>(&amp;<a class="local col3 ref" href="#3RegBank" title='RegBank' data-ref="3RegBank">RegBank</a>) {}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <i class="doc">/// <span class="command">\return</span> the index of in the original value of the most</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">    /// significant bit that this partial mapping covers.</i></td></tr>
<tr><th id="69">69</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv" title='llvm::RegisterBankInfo::PartialMapping::getHighBitIdx' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping13getHighBitIdxEv">getHighBitIdx</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a> + <a class="member" href="#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> - <var>1</var>; }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <i class="doc">/// Print this partial mapping on dbgs() stream.</i></td></tr>
<tr><th id="72">72</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo14PartialMapping4dumpEv" title='llvm::RegisterBankInfo::PartialMapping::dump' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>    <i class="doc">/// Print this partial mapping on<span class="command"> \p</span> <span class="arg">OS;</span></i></td></tr>
<tr><th id="75">75</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::PartialMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="4OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="4OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>    <i class="doc">/// Check that the Mask is compatible with the RegBank.</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">    /// Indeed, if the RegBank cannot accomadate the "active bits" of the mask,</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">    /// there is no way this mapping is valid.</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">    /// <span class="command">\note</span> This method does not check anything when assertions are disabled.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">    /// <span class="command">\return</span> True is the check was successful.</i></td></tr>
<tr><th id="84">84</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv" title='llvm::RegisterBankInfo::PartialMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping6verifyEv">verify</dfn>() <em>const</em>;</td></tr>
<tr><th id="85">85</th><td>  };</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i class="doc">/// Helper struct that represents how a value is mapped through</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// different register banks.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// <span class="command">\note</span>: So far we do not have any users of the complex mappings</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  /// (mappings with more than one partial mapping), but when we do,</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  /// we would have needed to duplicate partial mappings.</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// The alternative could be to use an array of pointers of partial</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  /// mapping (i.e., PartialMapping **BreakDown) and duplicate the</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// pointers instead.</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// E.g.,</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// Let say we have a 32-bit add and a &lt;2 x 32-bit&gt; vadd. We</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// can expand the</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// &lt;2 x 32-bit&gt; add into 2 x 32-bit add.</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// Currently the TableGen-like file would look like:</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// <span class="command">\code</span></i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  ///<span class="verb"> PartialMapping[] = {</span></i></td></tr>
<tr><th id="105">105</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*32-bit add*/    {0, 32, GPR}, // Scalar entry repeated for first vec elt.</span></i></td></tr>
<tr><th id="106">106</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*2x32-bit add*/  {0, 32, GPR}, {32, 32, GPR},</span></i></td></tr>
<tr><th id="107">107</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*&lt;2x32-bit&gt; vadd {0, 64, VPR}</span></i></td></tr>
<tr><th id="108">108</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> }; // PartialMapping duplicated.</span></i></td></tr>
<tr><th id="109">109</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"></span></i></td></tr>
<tr><th id="110">110</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> ValueMapping[] {</span></i></td></tr>
<tr><th id="111">111</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb">   /*plain 32-bit add*/ {&amp;PartialMapping[0], 1},</span></i></td></tr>
<tr><th id="112">112</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb">   /*expanded vadd on 2xadd*/ {&amp;PartialMapping[1], 2},</span></i></td></tr>
<tr><th id="113">113</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb">   /*plain &lt;2x32-bit&gt; vadd*/ {&amp;PartialMapping[3], 1}</span></i></td></tr>
<tr><th id="114">114</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> };</span></i></td></tr>
<tr><th id="115">115</th><td><i class="doc"><span class="verb"></span>  /// \endcode</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// With the array of pointer, we would have:</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// <span class="command">\code</span></i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  ///<span class="verb"> PartialMapping[] = {</span></i></td></tr>
<tr><th id="120">120</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*32-bit add lower */ {0, 32, GPR},</span></i></td></tr>
<tr><th id="121">121</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*32-bit add upper */ {32, 32, GPR},</span></i></td></tr>
<tr><th id="122">122</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*&lt;2x32-bit&gt; vadd {0, 64, VPR}</span></i></td></tr>
<tr><th id="123">123</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> }; // No more duplication.</span></i></td></tr>
<tr><th id="124">124</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"></span></i></td></tr>
<tr><th id="125">125</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> BreakDowns[] = {</span></i></td></tr>
<tr><th id="126">126</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*AddBreakDown*/ &amp;PartialMapping[0],</span></i></td></tr>
<tr><th id="127">127</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*2xAddBreakDown*/ &amp;PartialMapping[0], &amp;PartialMapping[1],</span></i></td></tr>
<tr><th id="128">128</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> /*VAddBreakDown*/ &amp;PartialMapping[2]</span></i></td></tr>
<tr><th id="129">129</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> }; // Addresses of PartialMapping duplicated (smaller).</span></i></td></tr>
<tr><th id="130">130</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"></span></i></td></tr>
<tr><th id="131">131</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> ValueMapping[] {</span></i></td></tr>
<tr><th id="132">132</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb">   /*plain 32-bit add*/ {&amp;BreakDowns[0], 1},</span></i></td></tr>
<tr><th id="133">133</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb">   /*expanded vadd on 2xadd*/ {&amp;BreakDowns[1], 2},</span></i></td></tr>
<tr><th id="134">134</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb">   /*plain &lt;2x32-bit&gt; vadd*/ {&amp;BreakDowns[3], 1}</span></i></td></tr>
<tr><th id="135">135</th><td><i class="doc"><span class="verb"></span>  ///<span class="verb"> };</span></i></td></tr>
<tr><th id="136">136</th><td><i class="doc"><span class="verb"></span>  /// \endcode</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// Given that a PartialMapping is actually small, the code size</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// impact is actually a degradation. Moreover the compile time will</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// be hit by the additional indirection.</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// If PartialMapping gets bigger we may reconsider.</i></td></tr>
<tr><th id="142">142</th><td>  <b>struct</b> <dfn class="type def" id="llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</dfn> {</td></tr>
<tr><th id="143">143</th><td>    <i class="doc">/// How the value is broken down between the different register banks.</i></td></tr>
<tr><th id="144">144</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="decl" id="llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <i class="doc">/// Number of partial mapping to break down this value.</i></td></tr>
<tr><th id="147">147</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <i class="doc">/// The default constructor creates an invalid (isValid() == false)</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">    /// instance.</i></td></tr>
<tr><th id="151">151</th><td>    <dfn class="decl def" id="_ZN4llvm16RegisterBankInfo12ValueMappingC1Ev" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1Ev">ValueMapping</dfn>() : <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a><a class="ref" href="#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">(</a><b>nullptr</b>, <var>0</var>) {}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>    <i class="doc">/// Initialize a ValueMapping with the given parameter.</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">    ///<span class="command"> \p</span> <span class="arg">BreakDown</span> needs to have a life time at least as long</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">    /// as this instance.</i></td></tr>
<tr><th id="156">156</th><td>    <dfn class="decl def" id="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">ValueMapping</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col5 decl" id="5BreakDown" title='BreakDown' data-type='const llvm::RegisterBankInfo::PartialMapping *' data-ref="5BreakDown">BreakDown</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6NumBreakDowns" title='NumBreakDowns' data-type='unsigned int' data-ref="6NumBreakDowns">NumBreakDowns</dfn>)</td></tr>
<tr><th id="157">157</th><td>        : <a class="member" href="#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>(<a class="local col5 ref" href="#5BreakDown" title='BreakDown' data-ref="5BreakDown">BreakDown</a>), <a class="member" href="#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a>(<a class="local col6 ref" href="#6NumBreakDowns" title='NumBreakDowns' data-ref="6NumBreakDowns">NumBreakDowns</a>) {}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>    <i class="doc">/// Iterators through the PartialMappings.</i></td></tr>
<tr><th id="160">160</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv" title='llvm::RegisterBankInfo::ValueMapping::begin' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>; }</td></tr>
<tr><th id="161">161</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv" title='llvm::RegisterBankInfo::ValueMapping::end' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a> + <a class="member" href="#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a>; }</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <i class="doc">/// <span class="command">\return</span> true if all partial mappings are the same size and register</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">    /// bank.</i></td></tr>
<tr><th id="165">165</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv" title='llvm::RegisterBankInfo::ValueMapping::partsAllUniform' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv">partsAllUniform</dfn>() <em>const</em>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>    <i class="doc">/// Check if this ValueMapping is valid.</i></td></tr>
<tr><th id="168">168</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv" title='llvm::RegisterBankInfo::ValueMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a> &amp;&amp; <a class="member" href="#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a>; }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <i class="doc">/// Verify that this mapping makes sense for a value of</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">    ///<span class="command"> \p</span> <span class="arg">MeaningfulBitWidth.</span></i></td></tr>
<tr><th id="172">172</th><td><i class="doc">    /// <span class="command">\note</span> This method does not check anything when assertions are disabled.</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">    /// <span class="command">\return</span> True is the check was successful.</i></td></tr>
<tr><th id="175">175</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj" title='llvm::RegisterBankInfo::ValueMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj">verify</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7MeaningfulBitWidth" title='MeaningfulBitWidth' data-type='unsigned int' data-ref="7MeaningfulBitWidth">MeaningfulBitWidth</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <i class="doc">/// Print this on dbgs() stream.</i></td></tr>
<tr><th id="178">178</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo12ValueMapping4dumpEv" title='llvm::RegisterBankInfo::ValueMapping::dump' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <i class="doc">/// Print this on<span class="command"> \p</span> <span class="arg">OS;</span></i></td></tr>
<tr><th id="181">181</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::ValueMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="8OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="182">182</th><td>  };</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// Helper class that represents how the value of an instruction may be</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// mapped and what is the related cost of such mapping.</i></td></tr>
<tr><th id="186">186</th><td>  <b>class</b> <dfn class="type def" id="llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</dfn> {</td></tr>
<tr><th id="187">187</th><td>    <i class="doc">/// Identifier of the mapping.</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">    /// This is used to communicate between the target and the optimizers</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">    /// which mapping should be realized.</i></td></tr>
<tr><th id="190">190</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::InstructionMapping::ID" title='llvm::RegisterBankInfo::InstructionMapping::ID' data-ref="llvm::RegisterBankInfo::InstructionMapping::ID">ID</dfn> = <a class="member" href="#llvm::RegisterBankInfo::InvalidMappingID" title='llvm::RegisterBankInfo::InvalidMappingID' data-ref="llvm::RegisterBankInfo::InvalidMappingID">InvalidMappingID</a>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i class="doc">/// Cost of this mapping.</i></td></tr>
<tr><th id="193">193</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::InstructionMapping::Cost" title='llvm::RegisterBankInfo::InstructionMapping::Cost' data-ref="llvm::RegisterBankInfo::InstructionMapping::Cost">Cost</dfn> = <var>0</var>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <i class="doc">/// Mapping of all the operands.</i></td></tr>
<tr><th id="196">196</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="decl" id="llvm::RegisterBankInfo::InstructionMapping::OperandsMapping" title='llvm::RegisterBankInfo::InstructionMapping::OperandsMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping::OperandsMapping">OperandsMapping</dfn>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <i class="doc">/// Number of operands.</i></td></tr>
<tr><th id="199">199</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::InstructionMapping::NumOperands" title='llvm::RegisterBankInfo::InstructionMapping::NumOperands' data-ref="llvm::RegisterBankInfo::InstructionMapping::NumOperands">NumOperands</dfn> = <var>0</var>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZN4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9i" title='i' data-type='unsigned int' data-ref="9i">i</dfn>) {</td></tr>
<tr><th id="202">202</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; getNumOperands() &amp;&amp; &quot;Out of bound operand&quot;) ? void (0) : __assert_fail (&quot;i &lt; getNumOperands() &amp;&amp; \&quot;Out of bound operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h&quot;, 202, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a> &lt; <a class="member" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Out of bound operand"</q>);</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::OperandsMapping" title='llvm::RegisterBankInfo::InstructionMapping::OperandsMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping::OperandsMapping">OperandsMapping</a>[<a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a>];</td></tr>
<tr><th id="204">204</th><td>    }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <b>public</b>:</td></tr>
<tr><th id="207">207</th><td>    <i class="doc">/// Constructor for the mapping of an instruction.</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">    ///<span class="command"> \p</span> <span class="arg">NumOperands</span> must be equal to number of all the operands of</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">    /// the related instruction.</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">    /// The rationale is that it is more efficient for the optimizers</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">    /// to be able to assume that the mapping of the ith operand is</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">    /// at the index i.</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">    /// <span class="command">\pre</span> ID != InvalidMappingID</i></td></tr>
<tr><th id="215">215</th><td>    <dfn class="decl def" id="_ZN4llvm16RegisterBankInfo18InstructionMappingC1EjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::InstructionMapping' data-ref="_ZN4llvm16RegisterBankInfo18InstructionMappingC1EjjPKNS0_12ValueMappingEj">InstructionMapping</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10ID" title='ID' data-type='unsigned int' data-ref="10ID">ID</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11Cost" title='Cost' data-type='unsigned int' data-ref="11Cost">Cost</dfn>,</td></tr>
<tr><th id="216">216</th><td>                       <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col2 decl" id="12OperandsMapping" title='OperandsMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="12OperandsMapping">OperandsMapping</dfn>,</td></tr>
<tr><th id="217">217</th><td>                       <em>unsigned</em> <dfn class="local col3 decl" id="13NumOperands" title='NumOperands' data-type='unsigned int' data-ref="13NumOperands">NumOperands</dfn>)</td></tr>
<tr><th id="218">218</th><td>        : <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::ID" title='llvm::RegisterBankInfo::InstructionMapping::ID' data-ref="llvm::RegisterBankInfo::InstructionMapping::ID">ID</a>(<a class="local col0 ref" href="#10ID" title='ID' data-ref="10ID">ID</a>), <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::Cost" title='llvm::RegisterBankInfo::InstructionMapping::Cost' data-ref="llvm::RegisterBankInfo::InstructionMapping::Cost">Cost</a>(<a class="local col1 ref" href="#11Cost" title='Cost' data-ref="11Cost">Cost</a>), <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::OperandsMapping" title='llvm::RegisterBankInfo::InstructionMapping::OperandsMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping::OperandsMapping">OperandsMapping</a>(<a class="local col2 ref" href="#12OperandsMapping" title='OperandsMapping' data-ref="12OperandsMapping">OperandsMapping</a>),</td></tr>
<tr><th id="219">219</th><td>          <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::NumOperands" title='llvm::RegisterBankInfo::InstructionMapping::NumOperands' data-ref="llvm::RegisterBankInfo::InstructionMapping::NumOperands">NumOperands</a>(<a class="local col3 ref" href="#13NumOperands" title='NumOperands' data-ref="13NumOperands">NumOperands</a>) {</td></tr>
<tr><th id="220">220</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getID() != InvalidMappingID &amp;&amp; &quot;Use the default constructor for invalid mapping&quot;) ? void (0) : __assert_fail (&quot;getID() != InvalidMappingID &amp;&amp; \&quot;Use the default constructor for invalid mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h&quot;, 221, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</a>() != <a class="ref" href="#llvm::RegisterBankInfo::InvalidMappingID" title='llvm::RegisterBankInfo::InvalidMappingID' data-ref="llvm::RegisterBankInfo::InvalidMappingID">InvalidMappingID</a> &amp;&amp;</td></tr>
<tr><th id="221">221</th><td>             <q>"Use the default constructor for invalid mapping"</q>);</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <i class="doc">/// Default constructor.</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">    /// Use this constructor to express that the mapping is invalid.</i></td></tr>
<tr><th id="226">226</th><td>    <dfn class="decl" id="_ZN4llvm16RegisterBankInfo18InstructionMappingC1Ev" title='llvm::RegisterBankInfo::InstructionMapping::InstructionMapping' data-ref="_ZN4llvm16RegisterBankInfo18InstructionMappingC1Ev">InstructionMapping</dfn>() = <b>default</b>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <i class="doc">/// Get the cost.</i></td></tr>
<tr><th id="229">229</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping7getCostEv" title='llvm::RegisterBankInfo::InstructionMapping::getCost' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7getCostEv">getCost</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::Cost" title='llvm::RegisterBankInfo::InstructionMapping::Cost' data-ref="llvm::RegisterBankInfo::InstructionMapping::Cost">Cost</a>; }</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <i class="doc">/// Get the ID.</i></td></tr>
<tr><th id="232">232</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::ID" title='llvm::RegisterBankInfo::InstructionMapping::ID' data-ref="llvm::RegisterBankInfo::InstructionMapping::ID">ID</a>; }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <i class="doc">/// Get the number of operands.</i></td></tr>
<tr><th id="235">235</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv" title='llvm::RegisterBankInfo::InstructionMapping::getNumOperands' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping14getNumOperandsEv">getNumOperands</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::NumOperands" title='llvm::RegisterBankInfo::InstructionMapping::NumOperands' data-ref="llvm::RegisterBankInfo::InstructionMapping::NumOperands">NumOperands</a>; }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <i class="doc">/// Get the value mapping of the ith operand.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">    /// <span class="command">\pre</span> The mapping for the ith operand has been set.</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">    /// <span class="command">\pre</span> The ith operand is a register.</i></td></tr>
<tr><th id="240">240</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14i" title='i' data-type='unsigned int' data-ref="14i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="241">241</th><td>      <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col5 decl" id="15ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="15ValMapping">ValMapping</dfn> =</td></tr>
<tr><th id="242">242</th><td>          <b>const_cast</b>&lt;<a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZN4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<a class="local col4 ref" href="#14i" title='i' data-ref="14i">i</a>);</td></tr>
<tr><th id="243">243</th><td>      <b>return</b> <a class="local col5 ref" href="#15ValMapping" title='ValMapping' data-ref="15ValMapping">ValMapping</a>;</td></tr>
<tr><th id="244">244</th><td>    }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <i class="doc">/// Set the mapping for all the operands.</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">    /// In other words, OpdsMapping should hold at least getNumOperands</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">    /// ValueMapping.</i></td></tr>
<tr><th id="249">249</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm16RegisterBankInfo18InstructionMapping18setOperandsMappingEPKNS0_12ValueMappingE" title='llvm::RegisterBankInfo::InstructionMapping::setOperandsMapping' data-ref="_ZN4llvm16RegisterBankInfo18InstructionMapping18setOperandsMappingEPKNS0_12ValueMappingE">setOperandsMapping</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col6 decl" id="16OpdsMapping" title='OpdsMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="16OpdsMapping">OpdsMapping</dfn>) {</td></tr>
<tr><th id="250">250</th><td>      <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::OperandsMapping" title='llvm::RegisterBankInfo::InstructionMapping::OperandsMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping::OperandsMapping">OperandsMapping</a> = <a class="local col6 ref" href="#16OpdsMapping" title='OpdsMapping' data-ref="16OpdsMapping">OpdsMapping</a>;</td></tr>
<tr><th id="251">251</th><td>    }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <i class="doc">/// Check whether this object is valid.</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">    /// This is a lightweight check for obvious wrong instance.</i></td></tr>
<tr><th id="255">255</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</dfn>() <em>const</em> {</td></tr>
<tr><th id="256">256</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</a>() != <a class="ref" href="#llvm::RegisterBankInfo::InvalidMappingID" title='llvm::RegisterBankInfo::InvalidMappingID' data-ref="llvm::RegisterBankInfo::InvalidMappingID">InvalidMappingID</a> &amp;&amp; <a class="member" href="#llvm::RegisterBankInfo::InstructionMapping::OperandsMapping" title='llvm::RegisterBankInfo::InstructionMapping::OperandsMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping::OperandsMapping">OperandsMapping</a>;</td></tr>
<tr><th id="257">257</th><td>    }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <i class="doc">/// Verifiy that this mapping makes sense for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="260">260</th><td><i class="doc">    /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">MI</span> must be connected to a MachineFunction.</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">    /// <span class="command">\note</span> This method does not check anything when assertions are disabled.</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">    /// <span class="command">\return</span> True is the check was successful.</i></td></tr>
<tr><th id="265">265</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::InstructionMapping::verify' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE">verify</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>    <i class="doc">/// Print this on dbgs() stream.</i></td></tr>
<tr><th id="268">268</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping4dumpEv" title='llvm::RegisterBankInfo::InstructionMapping::dump' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <i class="doc">/// Print this on<span class="command"> \p</span> <span class="arg">OS;</span></i></td></tr>
<tr><th id="271">271</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::InstructionMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="18OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="18OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="272">272</th><td>  };</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i class="doc">/// Convenient type to represent the alternatives for mapping an</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  /// <span class="command">\todo</span> When we move to TableGen this should be an array ref.</i></td></tr>
<tr><th id="277">277</th><td>  <b>using</b> <dfn class="typedef" id="llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</dfn> = <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> *, <var>4</var>&gt;;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// Helper class used to get/create the virtual registers that will be used</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// to replace the MachineOperand when applying a mapping.</i></td></tr>
<tr><th id="281">281</th><td>  <b>class</b> <dfn class="type def" id="llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</dfn> {</td></tr>
<tr><th id="282">282</th><td>    <i class="doc">/// The OpIdx-th cell contains the index in NewVRegs where the VRegs of the</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">    /// OpIdx-th operand starts. -1 means we do not have such mapping yet.</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">    /// Note: We use a SmallVector to avoid heap allocation for most cases.</i></td></tr>
<tr><th id="285">285</th><td>    <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>int</em>, <var>8</var>&gt; <dfn class="decl" id="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx" title='llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::OpToNewVRegIdx">OpToNewVRegIdx</dfn>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <i class="doc">/// Hold the registers that will be used to map MI with InstrMapping.</i></td></tr>
<tr><th id="288">288</th><td>    <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <dfn class="decl" id="llvm::RegisterBankInfo::OperandsMapper::NewVRegs" title='llvm::RegisterBankInfo::OperandsMapper::NewVRegs' data-ref="llvm::RegisterBankInfo::OperandsMapper::NewVRegs">NewVRegs</dfn>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <i class="doc">/// Current MachineRegisterInfo, used to create new virtual registers.</i></td></tr>
<tr><th id="291">291</th><td>    <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl" id="llvm::RegisterBankInfo::OperandsMapper::MRI" title='llvm::RegisterBankInfo::OperandsMapper::MRI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MRI">MRI</dfn>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <i class="doc">/// Instruction being remapped.</i></td></tr>
<tr><th id="294">294</th><td>    <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="decl" id="llvm::RegisterBankInfo::OperandsMapper::MI" title='llvm::RegisterBankInfo::OperandsMapper::MI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MI">MI</dfn>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>    <i class="doc">/// New mapping of the instruction.</i></td></tr>
<tr><th id="297">297</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl" id="llvm::RegisterBankInfo::OperandsMapper::InstrMapping" title='llvm::RegisterBankInfo::OperandsMapper::InstrMapping' data-ref="llvm::RegisterBankInfo::OperandsMapper::InstrMapping">InstrMapping</dfn>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <i class="doc">/// Constant value identifying that the index in OpToNewVRegIdx</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">    /// for an operand has not been set yet.</i></td></tr>
<tr><th id="301">301</th><td>    <em>static</em> <em>const</em> <em>int</em> <dfn class="decl" id="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx" title='llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx' data-ref="llvm::RegisterBankInfo::OperandsMapper::DontKnowIdx">DontKnowIdx</dfn>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>    <i class="doc">/// Get the range in NewVRegs to store all the partial</i></td></tr>
<tr><th id="304">304</th><td><i class="doc">    /// values for the<span class="command"> \p</span> <span class="arg">OpIdx-th</span> operand.</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">    /// <span class="command">\return</span> The iterator range for the space created.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">    //</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">    /// <span class="command">\pre</span> getMI().getOperand(OpIdx).isReg()</i></td></tr>
<tr><th id="309">309</th><td>    <a class="type" href="../../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a>&gt;</td></tr>
<tr><th id="310">310</th><td>    <dfn class="decl" id="_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj" title='llvm::RegisterBankInfo::OperandsMapper::getVRegsMem' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper11getVRegsMemEj">getVRegsMem</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="19OpIdx" title='OpIdx' data-type='unsigned int' data-ref="19OpIdx">OpIdx</dfn>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>    <i class="doc">/// Get the end iterator for a range starting at<span class="command"> \p</span> <span class="arg">StartIdx</span> and</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">    /// spannig<span class="command"> \p</span> <span class="arg">NumVal</span> in NewVRegs.</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">    /// <span class="command">\pre</span> StartIdx + NumVal &lt;= NewVRegs.size()</i></td></tr>
<tr><th id="315">315</th><td>    <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::const_iterator">const_iterator</a></td></tr>
<tr><th id="316">316</th><td>    <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj" title='llvm::RegisterBankInfo::OperandsMapper::getNewVRegsEnd' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj">getNewVRegsEnd</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="20StartIdx" title='StartIdx' data-type='unsigned int' data-ref="20StartIdx">StartIdx</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21NumVal" title='NumVal' data-type='unsigned int' data-ref="21NumVal">NumVal</dfn>) <em>const</em>;</td></tr>
<tr><th id="317">317</th><td>    <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="decl" id="_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj" title='llvm::RegisterBankInfo::OperandsMapper::getNewVRegsEnd' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper14getNewVRegsEndEjj">getNewVRegsEnd</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22StartIdx" title='StartIdx' data-type='unsigned int' data-ref="22StartIdx">StartIdx</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                                       <em>unsigned</em> <dfn class="local col3 decl" id="23NumVal" title='NumVal' data-type='unsigned int' data-ref="23NumVal">NumVal</dfn>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <b>public</b>:</td></tr>
<tr><th id="321">321</th><td>    <i class="doc">/// Create an OperandsMapper that will hold the information to apply<span class="command"> \p</span></i></td></tr>
<tr><th id="322">322</th><td><i class="doc">    /// <span class="arg">InstrMapping</span> to<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="323">323</th><td><i class="doc">    /// <span class="command">\pre</span> InstrMapping.verify(MI)</i></td></tr>
<tr><th id="324">324</th><td>    <dfn class="decl" id="_ZN4llvm16RegisterBankInfo14OperandsMapperC1ERNS_12MachineInstrERKNS0_18InstructionMappingERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::OperandsMapper::OperandsMapper' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapperC1ERNS_12MachineInstrERKNS0_18InstructionMappingERNS_19MachineRegisterInfoE">OperandsMapper</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col5 decl" id="25InstrMapping" title='InstrMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="25InstrMapping">InstrMapping</dfn>,</td></tr>
<tr><th id="325">325</th><td>                   <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="26MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="26MRI">MRI</dfn>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <i class="doc">/// <span class="command">\name</span> <span class="verb">Getters.</span></i></td></tr>
<tr><th id="328">328</th><td><i class="doc">    /// @{</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">    /// The MachineInstr being remapped.</i></td></tr>
<tr><th id="330">330</th><td>    <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::OperandsMapper::MI" title='llvm::RegisterBankInfo::OperandsMapper::MI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MI">MI</a>; }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <i class="doc">/// The final mapping of the instruction.</i></td></tr>
<tr><th id="333">333</th><td>    <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::OperandsMapper::InstrMapping" title='llvm::RegisterBankInfo::OperandsMapper::InstrMapping' data-ref="llvm::RegisterBankInfo::OperandsMapper::InstrMapping">InstrMapping</a>; }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>    <i class="doc">/// The MachineRegisterInfo we used to realize the mapping.</i></td></tr>
<tr><th id="336">336</th><td>    <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMRI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv">getMRI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::OperandsMapper::MRI" title='llvm::RegisterBankInfo::OperandsMapper::MRI' data-ref="llvm::RegisterBankInfo::OperandsMapper::MRI">MRI</a>; }</td></tr>
<tr><th id="337">337</th><td>    <i class="doc">/// @}</i></td></tr>
<tr><th id="338">338</th><td><i class="doc"></i></td></tr>
<tr><th id="339">339</th><td><i class="doc">    /// Create as many new virtual registers as needed for the mapping of the<span class="command"> \p</span></i></td></tr>
<tr><th id="340">340</th><td><i class="doc">    /// <span class="arg">OpIdx-th</span> operand.</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">    /// The number of registers is determined by the number of breakdown for the</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">    /// related operand in the instruction mapping.</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">    /// The type of the new registers is a plain scalar of the right size.</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">    /// The proper type is expected to be set when the mapping is applied to</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">    /// the instruction(s) that realizes the mapping.</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">    /// <span class="command">\pre</span> getMI().getOperand(OpIdx).isReg()</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">    /// <span class="command">\post</span> All the partial mapping of the<span class="command"> \p</span> <span class="arg">OpIdx-th</span> operand have been</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">    /// assigned a new virtual register.</i></td></tr>
<tr><th id="351">351</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm16RegisterBankInfo14OperandsMapper11createVRegsEj" title='llvm::RegisterBankInfo::OperandsMapper::createVRegs' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper11createVRegsEj">createVRegs</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27OpIdx" title='OpIdx' data-type='unsigned int' data-ref="27OpIdx">OpIdx</dfn>);</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <i class="doc">/// Set the virtual register of the<span class="command"> \p</span> <span class="arg">PartialMapIdx-th</span> partial mapping of</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">    /// the OpIdx-th operand to<span class="command"> \p</span> <span class="arg">NewVReg.</span></i></td></tr>
<tr><th id="355">355</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">    /// <span class="command">\pre</span> getMI().getOperand(OpIdx).isReg()</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">    /// <span class="command">\pre</span> getInstrMapping().getOperandMapping(OpIdx).BreakDown.size() &gt;</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">    /// PartialMapIdx</i></td></tr>
<tr><th id="359">359</th><td><i class="doc">    /// <span class="command">\pre</span> NewReg != 0</i></td></tr>
<tr><th id="360">360</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">    /// <span class="command">\post</span> the<span class="command"> \p</span> <span class="arg">PartialMapIdx-th</span> register of the value mapping of the<span class="command"> \p</span></i></td></tr>
<tr><th id="362">362</th><td><i class="doc">    /// <span class="arg">OpIdx-th</span> operand has been set.</i></td></tr>
<tr><th id="363">363</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm16RegisterBankInfo14OperandsMapper8setVRegsEjjj" title='llvm::RegisterBankInfo::OperandsMapper::setVRegs' data-ref="_ZN4llvm16RegisterBankInfo14OperandsMapper8setVRegsEjjj">setVRegs</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="28OpIdx" title='OpIdx' data-type='unsigned int' data-ref="28OpIdx">OpIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29PartialMapIdx" title='PartialMapIdx' data-type='unsigned int' data-ref="29PartialMapIdx">PartialMapIdx</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30NewVReg" title='NewVReg' data-type='unsigned int' data-ref="30NewVReg">NewVReg</dfn>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i class="doc">/// Get all the virtual registers required to map the<span class="command"> \p</span> <span class="arg">OpIdx-th</span> operand of</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">    /// the instruction.</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">    /// This return an empty range when createVRegs or setVRegs has not been</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">    /// called.</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">    /// The iterator may be invalidated by a call to setVRegs or createVRegs.</i></td></tr>
<tr><th id="371">371</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">    /// When<span class="command"> \p</span> <span class="arg">ForDebug</span> is true, we will not check that the list of new virtual</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">    /// registers does not contain uninitialized values.</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">    /// <span class="command">\pre</span> getMI().getOperand(OpIdx).isReg()</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">    /// <span class="command">\pre</span> ForDebug || All partial mappings have been set a register</i></td></tr>
<tr><th id="377">377</th><td>    <a class="type" href="../../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::const_iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::const_iterator">const_iterator</a>&gt;</td></tr>
<tr><th id="378">378</th><td>    <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31OpIdx" title='OpIdx' data-type='unsigned int' data-ref="31OpIdx">OpIdx</dfn>, <em>bool</em> <dfn class="local col2 decl" id="32ForDebug" title='ForDebug' data-type='bool' data-ref="32ForDebug">ForDebug</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>    <i class="doc">/// Print this operands mapper on dbgs() stream.</i></td></tr>
<tr><th id="381">381</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper4dumpEv" title='llvm::RegisterBankInfo::OperandsMapper::dump' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>    <i class="doc">/// Print this operands mapper on<span class="command"> \p</span> <span class="arg">OS</span> stream.</i></td></tr>
<tr><th id="384">384</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb" title='llvm::RegisterBankInfo::OperandsMapper::print' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb">print</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="33OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="33OS">OS</dfn>, <em>bool</em> <dfn class="local col4 decl" id="34ForDebug" title='ForDebug' data-type='bool' data-ref="34ForDebug">ForDebug</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="385">385</th><td>  };</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><b>protected</b>:</td></tr>
<tr><th id="388">388</th><td>  <i class="doc">/// Hold the set of supported register banks.</i></td></tr>
<tr><th id="389">389</th><td>  <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> **<dfn class="decl" id="llvm::RegisterBankInfo::RegBanks" title='llvm::RegisterBankInfo::RegBanks' data-ref="llvm::RegisterBankInfo::RegBanks">RegBanks</dfn>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <i class="doc">/// Total number of register banks.</i></td></tr>
<tr><th id="392">392</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::NumRegBanks" title='llvm::RegisterBankInfo::NumRegBanks' data-ref="llvm::RegisterBankInfo::NumRegBanks">NumRegBanks</dfn>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i class="doc">/// Keep dynamically allocated PartialMapping in a separate map.</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// This shouldn't be needed when everything gets TableGen'ed.</i></td></tr>
<tr><th id="396">396</th><td>  <em>mutable</em> <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a>&gt;&gt;</td></tr>
<tr><th id="397">397</th><td>      <dfn class="decl" id="llvm::RegisterBankInfo::MapOfPartialMappings" title='llvm::RegisterBankInfo::MapOfPartialMappings' data-ref="llvm::RegisterBankInfo::MapOfPartialMappings">MapOfPartialMappings</dfn>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <i class="doc">/// Keep dynamically allocated ValueMapping in a separate map.</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">  /// This shouldn't be needed when everything gets TableGen'ed.</i></td></tr>
<tr><th id="401">401</th><td>  <em>mutable</em> <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>&gt;&gt;</td></tr>
<tr><th id="402">402</th><td>      <dfn class="decl" id="llvm::RegisterBankInfo::MapOfValueMappings" title='llvm::RegisterBankInfo::MapOfValueMappings' data-ref="llvm::RegisterBankInfo::MapOfValueMappings">MapOfValueMappings</dfn>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i class="doc">/// Keep dynamically allocated array of ValueMapping in a separate map.</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">  /// This shouldn't be needed when everything gets TableGen'ed.</i></td></tr>
<tr><th id="406">406</th><td>  <em>mutable</em> <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>[]&gt;&gt;</td></tr>
<tr><th id="407">407</th><td>      <dfn class="decl" id="llvm::RegisterBankInfo::MapOfOperandsMappings" title='llvm::RegisterBankInfo::MapOfOperandsMappings' data-ref="llvm::RegisterBankInfo::MapOfOperandsMappings">MapOfOperandsMappings</dfn>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i class="doc">/// Keep dynamically allocated InstructionMapping in a separate map.</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  /// This shouldn't be needed when everything gets TableGen'ed.</i></td></tr>
<tr><th id="411">411</th><td>  <em>mutable</em> <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a>&gt;&gt;</td></tr>
<tr><th id="412">412</th><td>      <dfn class="decl" id="llvm::RegisterBankInfo::MapOfInstructionMappings" title='llvm::RegisterBankInfo::MapOfInstructionMappings' data-ref="llvm::RegisterBankInfo::MapOfInstructionMappings">MapOfInstructionMappings</dfn>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i class="doc">/// Getting the minimal register class of a physreg is expensive.</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  /// Cache this information as we get it.</i></td></tr>
<tr><th id="416">416</th><td>  <em>mutable</em> <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt; <dfn class="decl" id="llvm::RegisterBankInfo::PhysRegMinimalRCs" title='llvm::RegisterBankInfo::PhysRegMinimalRCs' data-ref="llvm::RegisterBankInfo::PhysRegMinimalRCs">PhysRegMinimalRCs</dfn>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <i class="doc">/// Create a RegisterBankInfo that can accommodate up to<span class="command"> \p</span> <span class="arg">NumRegBanks</span></i></td></tr>
<tr><th id="419">419</th><td><i class="doc">  /// RegisterBank instances.</i></td></tr>
<tr><th id="420">420</th><td>  <dfn class="decl" id="_ZN4llvm16RegisterBankInfoC1EPPNS_12RegisterBankEj" title='llvm::RegisterBankInfo::RegisterBankInfo' data-ref="_ZN4llvm16RegisterBankInfoC1EPPNS_12RegisterBankEj">RegisterBankInfo</dfn>(<a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> **<dfn class="local col5 decl" id="35RegBanks" title='RegBanks' data-type='llvm::RegisterBank **' data-ref="35RegBanks">RegBanks</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36NumRegBanks" title='NumRegBanks' data-type='unsigned int' data-ref="36NumRegBanks">NumRegBanks</dfn>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i class="doc">/// This constructor is meaningless.</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">  /// It just provides a default constructor that can be used at link time</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">  /// when GlobalISel is not built.</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">  /// That way, targets can still inherit from this class without doing</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">  /// crazy gymnastic to avoid link time failures.</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">  /// <span class="command">\note</span> That works because the constructor is inlined.</i></td></tr>
<tr><th id="428">428</th><td>  <dfn class="decl def" id="_ZN4llvm16RegisterBankInfoC1Ev" title='llvm::RegisterBankInfo::RegisterBankInfo' data-ref="_ZN4llvm16RegisterBankInfoC1Ev">RegisterBankInfo</dfn>() {</td></tr>
<tr><th id="429">429</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;This constructor should not be executed&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h&quot;, 429)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"This constructor should not be executed"</q>);</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i class="doc">/// Get the register bank identified by<span class="command"> \p</span> <span class="arg">ID.</span></i></td></tr>
<tr><th id="433">433</th><td>  <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="decl def" id="_ZN4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZN4llvm16RegisterBankInfo10getRegBankEj">getRegBank</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="37ID" title='ID' data-type='unsigned int' data-ref="37ID">ID</dfn>) {</td></tr>
<tr><th id="434">434</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ID &lt; getNumRegBanks() &amp;&amp; &quot;Accessing an unknown register bank&quot;) ? void (0) : __assert_fail (&quot;ID &lt; getNumRegBanks() &amp;&amp; \&quot;Accessing an unknown register bank\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h&quot;, 434, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#37ID" title='ID' data-ref="37ID">ID</a> &lt; <a class="member" href="#_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv" title='llvm::RegisterBankInfo::getNumRegBanks' data-ref="_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv">getNumRegBanks</a>() &amp;&amp; <q>"Accessing an unknown register bank"</q>);</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> *<a class="member" href="#llvm::RegisterBankInfo::RegBanks" title='llvm::RegisterBankInfo::RegBanks' data-ref="llvm::RegisterBankInfo::RegBanks">RegBanks</a>[<a class="local col7 ref" href="#37ID" title='ID' data-ref="37ID">ID</a>];</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i class="doc">/// Get the MinimalPhysRegClass for Reg.</i></td></tr>
<tr><th id="439">439</th><td><i class="doc">  /// <span class="command">\pre</span> Reg is a physical register.</i></td></tr>
<tr><th id="440">440</th><td>  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;</td></tr>
<tr><th id="441">441</th><td>  <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE">getMinimalPhysRegClass</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38Reg" title='Reg' data-type='unsigned int' data-ref="38Reg">Reg</dfn>, <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="39TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="39TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i class="doc">/// Try to get the mapping of<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="444">444</th><td><i class="doc">  /// See getInstrMapping for more details on what a mapping represents.</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="446">446</th><td><i class="doc">  /// Unlike getInstrMapping the returned InstructionMapping may be invalid</i></td></tr>
<tr><th id="447">447</th><td><i class="doc">  /// (isValid() == false).</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">  /// This means that the target independent code is not smart enough</i></td></tr>
<tr><th id="449">449</th><td><i class="doc">  /// to get the mapping of<span class="command"> \p</span> <span class="arg">MI</span> and thus, the target has to provide the</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">  /// information for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="451">451</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">  /// This implementation is able to get the mapping of:</i></td></tr>
<tr><th id="453">453</th><td><i class="doc">  /// - Target specific instructions by looking at the encoding constraints.</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">  /// - Any instruction if all the register operands have already been assigned</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">  ///   a register, a register class, or a register bank.</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">  /// - Copies and phis if at least one of the operands has been assigned a</i></td></tr>
<tr><th id="457">457</th><td><i class="doc">  ///   register, a register class, or a register bank.</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  /// In other words, this method will likely fail to find a mapping for</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">  /// any generic opcode that has not been lowered by target specific code.</i></td></tr>
<tr><th id="460">460</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="40MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <i class="doc">/// Get the uniquely generated PartialMapping for the</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">  /// given arguments.</i></td></tr>
<tr><th id="464">464</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getPartialMapping' data-ref="_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE">getPartialMapping</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="41StartIdx" title='StartIdx' data-type='unsigned int' data-ref="41StartIdx">StartIdx</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42Length" title='Length' data-type='unsigned int' data-ref="42Length">Length</dfn>,</td></tr>
<tr><th id="465">465</th><td>                                          <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="43RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="43RegBank">RegBank</dfn>) <em>const</em>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i class="doc">/// <span class="command">\name</span> <span class="verb">Methods to get a uniquely generated ValueMapping.</span></i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="469">469</th><td><i class="doc"></i></td></tr>
<tr><th id="470">470</th><td><i class="doc">  /// The most common ValueMapping consists of a single PartialMapping.</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">  /// Feature a method for that.</i></td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE">getValueMapping</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44StartIdx" title='StartIdx' data-type='unsigned int' data-ref="44StartIdx">StartIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45Length" title='Length' data-type='unsigned int' data-ref="45Length">Length</dfn>,</td></tr>
<tr><th id="473">473</th><td>                                      <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="46RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="46RegBank">RegBank</dfn>) <em>const</em>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <i class="doc">/// Get the ValueMapping for the given arguments.</i></td></tr>
<tr><th id="476">476</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj">getValueMapping</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> *<dfn class="local col7 decl" id="47BreakDown" title='BreakDown' data-type='const llvm::RegisterBankInfo::PartialMapping *' data-ref="47BreakDown">BreakDown</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                      <em>unsigned</em> <dfn class="local col8 decl" id="48NumBreakDowns" title='NumBreakDowns' data-type='unsigned int' data-ref="48NumBreakDowns">NumBreakDowns</dfn>) <em>const</em>;</td></tr>
<tr><th id="478">478</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="479">479</th><td><i class="doc"></i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  /// <span class="command">\name</span> <span class="verb">Methods to get a uniquely generated array of ValueMapping.</span></i></td></tr>
<tr><th id="481">481</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="482">482</th><td><i class="doc"></i></td></tr>
<tr><th id="483">483</th><td><i class="doc">  /// Get the uniquely generated array of ValueMapping for the</i></td></tr>
<tr><th id="484">484</th><td><i class="doc">  /// elements of between<span class="command"> \p</span> <span class="arg">Begin</span> and<span class="command"> \p</span> <span class="arg">End.</span></i></td></tr>
<tr><th id="485">485</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="486">486</th><td><i class="doc">  /// Elements that are nullptr will be replaced by</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">  /// invalid ValueMapping (ValueMapping::isValid == false).</i></td></tr>
<tr><th id="488">488</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="489">489</th><td><i class="doc">  /// <span class="command">\pre</span> The pointers on ValueMapping between<span class="command"> \p</span> <span class="arg">Begin</span> and<span class="command"> \p</span> <span class="arg">End</span></i></td></tr>
<tr><th id="490">490</th><td><i class="doc">  /// must uniquely identify a ValueMapping. Otherwise, there is no</i></td></tr>
<tr><th id="491">491</th><td><i class="doc">  /// guarantee that the return instance will be unique, i.e., another</i></td></tr>
<tr><th id="492">492</th><td><i class="doc">  /// OperandsMapping could have the same content.</i></td></tr>
<tr><th id="493">493</th><td>  <b>template</b> &lt;<b>typename</b> Iterator&gt;</td></tr>
<tr><th id="494">494</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_">getOperandsMapping</dfn>(Iterator <dfn class="local col9 decl" id="49Begin" title='Begin' data-type='Iterator' data-ref="49Begin">Begin</dfn>, Iterator <dfn class="local col0 decl" id="50End" title='End' data-type='Iterator' data-ref="50End">End</dfn>) <em>const</em>;</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <i class="doc">/// Get the uniquely generated array of ValueMapping for the</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// elements of<span class="command"> \p</span> <span class="arg">OpdsMapping.</span></i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">  /// Elements of<span class="command"> \p</span> <span class="arg">OpdsMapping</span> that are nullptr will be replaced by</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">  /// invalid ValueMapping (ValueMapping::isValid == false).</i></td></tr>
<tr><th id="501">501</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</dfn>(</td></tr>
<tr><th id="502">502</th><td>      <em>const</em> <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *&gt; &amp;<dfn class="local col1 decl" id="51OpdsMapping" title='OpdsMapping' data-type='const SmallVectorImpl&lt;const llvm::RegisterBankInfo::ValueMapping *&gt; &amp;' data-ref="51OpdsMapping">OpdsMapping</dfn>) <em>const</em>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <i class="doc">/// Get the uniquely generated array of ValueMapping for the</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">  /// given arguments.</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="507">507</th><td><i class="doc">  /// Arguments that are nullptr will be replaced by invalid</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">  /// ValueMapping (ValueMapping::isValid == false).</i></td></tr>
<tr><th id="509">509</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</dfn>(</td></tr>
<tr><th id="510">510</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/initializer_list.html#std::initializer_list" title='std::initializer_list' data-ref="std::initializer_list">initializer_list</a>&lt;<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *&gt; <dfn class="local col2 decl" id="52OpdsMapping" title='OpdsMapping' data-type='std::initializer_list&lt;const ValueMapping *&gt;' data-ref="52OpdsMapping">OpdsMapping</dfn>) <em>const</em>;</td></tr>
<tr><th id="511">511</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="512">512</th><td><i class="doc"></i></td></tr>
<tr><th id="513">513</th><td><i class="doc">  /// <span class="command">\name</span> <span class="verb">Methods to get a uniquely generated InstructionMapping.</span></i></td></tr>
<tr><th id="514">514</th><td><i class="doc">  /// @{</i></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><b>private</b>:</td></tr>
<tr><th id="517">517</th><td>  <i class="doc">/// Method to get a uniquely generated InstructionMapping.</i></td></tr>
<tr><th id="518">518</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="519">519</th><td>  <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj">getInstructionMappingImpl</dfn>(<em>bool</em> <dfn class="local col3 decl" id="53IsInvalid" title='IsInvalid' data-type='bool' data-ref="53IsInvalid">IsInvalid</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54ID" title='ID' data-type='unsigned int' data-ref="54ID">ID</dfn> = <a class="member" href="#llvm::RegisterBankInfo::InvalidMappingID" title='llvm::RegisterBankInfo::InvalidMappingID' data-ref="llvm::RegisterBankInfo::InvalidMappingID">InvalidMappingID</a>,</td></tr>
<tr><th id="520">520</th><td>                            <em>unsigned</em> <dfn class="local col5 decl" id="55Cost" title='Cost' data-type='unsigned int' data-ref="55Cost">Cost</dfn> = <var>0</var>,</td></tr>
<tr><th id="521">521</th><td>                            <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col6 decl" id="56OperandsMapping" title='OperandsMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="56OperandsMapping">OperandsMapping</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="522">522</th><td>                            <em>unsigned</em> <dfn class="local col7 decl" id="57NumOperands" title='NumOperands' data-type='unsigned int' data-ref="57NumOperands">NumOperands</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><b>public</b>:</td></tr>
<tr><th id="525">525</th><td>  <i class="doc">/// Method to get a uniquely generated InstructionMapping.</i></td></tr>
<tr><th id="526">526</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="527">527</th><td>  <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58ID" title='ID' data-type='unsigned int' data-ref="58ID">ID</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59Cost" title='Cost' data-type='unsigned int' data-ref="59Cost">Cost</dfn>,</td></tr>
<tr><th id="528">528</th><td>                        <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col0 decl" id="60OperandsMapping" title='OperandsMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="60OperandsMapping">OperandsMapping</dfn>,</td></tr>
<tr><th id="529">529</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="61NumOperands" title='NumOperands' data-type='unsigned int' data-ref="61NumOperands">NumOperands</dfn>) <em>const</em> {</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj">getInstructionMappingImpl</a>(<i>/*IsInvalid*/</i> <b>false</b>, <a class="local col8 ref" href="#58ID" title='ID' data-ref="58ID">ID</a>, <a class="local col9 ref" href="#59Cost" title='Cost' data-ref="59Cost">Cost</a>,</td></tr>
<tr><th id="531">531</th><td>                                     <a class="local col0 ref" href="#60OperandsMapping" title='OperandsMapping' data-ref="60OperandsMapping">OperandsMapping</a>, <a class="local col1 ref" href="#61NumOperands" title='NumOperands' data-ref="61NumOperands">NumOperands</a>);</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <i class="doc">/// Method to get a uniquely generated invalid InstructionMapping.</i></td></tr>
<tr><th id="535">535</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</dfn>() <em>const</em> {</td></tr>
<tr><th id="536">536</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj">getInstructionMappingImpl</a>(<i>/*IsInvalid*/</i> <b>true</b>);</td></tr>
<tr><th id="537">537</th><td>  }</td></tr>
<tr><th id="538">538</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="539">539</th><td><i class="doc"></i></td></tr>
<tr><th id="540">540</th><td><i class="doc">  /// Get the register bank for the<span class="command"> \p</span> <span class="arg">OpIdx-th</span> operand of<span class="command"> \p</span> <span class="arg">MI</span> form</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">  /// the encoding constraints, if any.</i></td></tr>
<tr><th id="542">542</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="543">543</th><td><i class="doc">  /// <span class="command">\return</span> A register bank that covers the register class of the</i></td></tr>
<tr><th id="544">544</th><td><i class="doc">  /// related encoding constraints or nullptr if<span class="command"> \p</span> <span class="arg">MI</span> did not provide</i></td></tr>
<tr><th id="545">545</th><td><i class="doc">  /// enough information to deduce it.</i></td></tr>
<tr><th id="546">546</th><td>  <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *</td></tr>
<tr><th id="547">547</th><td>  <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBankFromConstraints' data-ref="_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoE">getRegBankFromConstraints</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="63OpIdx" title='OpIdx' data-type='unsigned int' data-ref="63OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="548">548</th><td>                            <em>const</em> <a class="type" href="../PseudoSourceValue.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col4 decl" id="64TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="64TII">TII</dfn>,</td></tr>
<tr><th id="549">549</th><td>                            <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="65TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="65TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <i class="doc">/// Helper method to apply something that is like the default mapping.</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">  /// Basically, that means that<span class="command"> \p</span> <span class="arg">OpdMapper.getMI()</span> is left untouched</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">  /// aside from the reassignment of the register operand that have been</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">  /// remapped.</i></td></tr>
<tr><th id="555">555</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="556">556</th><td><i class="doc">  /// The type of all the new registers that have been created by the</i></td></tr>
<tr><th id="557">557</th><td><i class="doc">  /// mapper are properly remapped to the type of the original registers</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">  /// they replace. In other words, the semantic of the instruction does</i></td></tr>
<tr><th id="559">559</th><td><i class="doc">  /// not change, only the register banks.</i></td></tr>
<tr><th id="560">560</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="561">561</th><td><i class="doc">  /// If the mapping of one of the operand spans several registers, this</i></td></tr>
<tr><th id="562">562</th><td><i class="doc">  /// method will abort as this is not like a default mapping anymore.</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">  /// <span class="command">\pre</span> For OpIdx in {0.<span class="command">.\p</span> <span class="arg">OpdMapper.getMI().getNumOperands())</span></i></td></tr>
<tr><th id="565">565</th><td><i class="doc">  ///        the range OpdMapper.getVRegs(OpIdx) is empty or of size 1.</i></td></tr>
<tr><th id="566">566</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col6 decl" id="66OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="66OpdMapper">OpdMapper</dfn>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <i class="doc">/// See ::applyMapping.</i></td></tr>
<tr><th id="569">569</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm16RegisterBankInfo16applyMappingImplERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo16applyMappingImplERKNS0_14OperandsMapperE">applyMappingImpl</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col7 decl" id="67OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="67OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="570">570</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;The target has to implement that part&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h&quot;, 570)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"The target has to implement that part"</q>);</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><b>public</b>:</td></tr>
<tr><th id="574">574</th><td>  <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm16RegisterBankInfoD1Ev" title='llvm::RegisterBankInfo::~RegisterBankInfo' data-ref="_ZN4llvm16RegisterBankInfoD1Ev">~RegisterBankInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <i class="doc">/// Get the register bank identified by<span class="command"> \p</span> <span class="arg">ID.</span></i></td></tr>
<tr><th id="577">577</th><td>  <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68ID" title='ID' data-type='unsigned int' data-ref="68ID">ID</dfn>) <em>const</em> {</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZN4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<a class="local col8 ref" href="#68ID" title='ID' data-ref="68ID">ID</a>);</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <i class="doc">/// Get the register bank of<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  /// If Reg has not been assigned a register, a register class,</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">  /// or a register bank, then this returns nullptr.</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">  /// <span class="command">\pre</span> Reg != 0 (NoRegister)</i></td></tr>
<tr><th id="586">586</th><td>  <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="decl" id="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="69Reg" title='Reg' data-type='unsigned int' data-ref="69Reg">Reg</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="70MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="70MRI">MRI</dfn>,</td></tr>
<tr><th id="587">587</th><td>                                 <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="71TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="71TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <i class="doc">/// Get the total number of register banks.</i></td></tr>
<tr><th id="590">590</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv" title='llvm::RegisterBankInfo::getNumRegBanks' data-ref="_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv">getNumRegBanks</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBankInfo::NumRegBanks" title='llvm::RegisterBankInfo::NumRegBanks' data-ref="llvm::RegisterBankInfo::NumRegBanks">NumRegBanks</a>; }</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <i class="doc">/// Get a register bank that covers<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="593">593</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">RC</span> is a user-defined register class (as opposed as one</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">  /// generated by TableGen).</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="597">597</th><td><i class="doc">  /// <span class="command">\note</span> The mapping RC -&gt; RegBank could be built while adding the</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">  /// coverage for the register banks. However, we do not do it, because,</i></td></tr>
<tr><th id="599">599</th><td><i class="doc">  /// at least for now, we only need this information for register classes</i></td></tr>
<tr><th id="600">600</th><td><i class="doc">  /// that are used in the description of instruction. In other words,</i></td></tr>
<tr><th id="601">601</th><td><i class="doc">  /// there are just a handful of them and we do not want to waste space.</i></td></tr>
<tr><th id="602">602</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="603">603</th><td><i class="doc">  /// <span class="command">\todo</span> This should be TableGen'ed.</i></td></tr>
<tr><th id="604">604</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;</td></tr>
<tr><th id="605">605</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="72RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="72RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="606">606</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;The target must override this method&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h&quot;, 606)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"The target must override this method"</q>);</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i class="doc">/// Get the cost of a copy from<span class="command"> \p</span> <span class="arg">B</span> to<span class="command"> \p</span> <span class="arg">A,</span> or put differently,</i></td></tr>
<tr><th id="610">610</th><td><i class="doc">  /// get the cost of A = COPY B. Since register banks may cover</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// different size,<span class="command"> \p</span> <span class="arg">Size</span> specifies what will be the size in bits</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">  /// that will be copied around.</i></td></tr>
<tr><th id="613">613</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="614">614</th><td><i class="doc">  /// <span class="command">\note</span> Since this is a copy, both registers have the same size.</i></td></tr>
<tr><th id="615">615</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::RegisterBankInfo::copyCost' data-ref="_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</dfn>(<em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="73A" title='A' data-type='const llvm::RegisterBank &amp;' data-ref="73A">A</dfn>, <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="74B" title='B' data-type='const llvm::RegisterBank &amp;' data-ref="74B">B</dfn>,</td></tr>
<tr><th id="616">616</th><td>                            <em>unsigned</em> <dfn class="local col5 decl" id="75Size" title='Size' data-type='unsigned int' data-ref="75Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="617">617</th><td>    <i>// Optimistically assume that copies are coalesced. I.e., when</i></td></tr>
<tr><th id="618">618</th><td><i>    // they are on the same bank, they are free.</i></td></tr>
<tr><th id="619">619</th><td><i>    // Otherwise assume a non-zero cost of 1. The targets are supposed</i></td></tr>
<tr><th id="620">620</th><td><i>    // to override that properly anyway if they care.</i></td></tr>
<tr><th id="621">621</th><td>    <b>return</b> &amp;<a class="local col3 ref" href="#73A" title='A' data-ref="73A">A</a> != &amp;<a class="local col4 ref" href="#74B" title='B' data-ref="74B">B</a>;</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <i class="doc">/// Get the cost of using<span class="command"> \p</span> <span class="arg">ValMapping</span> to decompose a register. This is</i></td></tr>
<tr><th id="625">625</th><td><i class="doc">  /// similar to ::copyCost, except for cases where multiple copy-like</i></td></tr>
<tr><th id="626">626</th><td><i class="doc">  /// operations need to be inserted. If the register is used as a source</i></td></tr>
<tr><th id="627">627</th><td><i class="doc">  /// operand and already has a bank assigned,<span class="command"> \p</span> <span class="arg">CurBank</span> is non-null.</i></td></tr>
<tr><th id="628">628</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm16RegisterBankInfo16getBreakDownCostERKNS0_12ValueMappingEPKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getBreakDownCost' data-ref="_ZNK4llvm16RegisterBankInfo16getBreakDownCostERKNS0_12ValueMappingEPKNS_12RegisterBankE">getBreakDownCost</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col6 decl" id="76ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="76ValMapping">ValMapping</dfn>,</td></tr>
<tr><th id="629">629</th><td>                                    <em>const</em> <a class="type" href="RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="77CurBank" title='CurBank' data-type='const llvm::RegisterBank *' data-ref="77CurBank">CurBank</dfn> = <b>nullptr</b>) <em>const</em> {</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <i class="doc">/// Constrain the (possibly generic) virtual register<span class="command"> \p</span> <span class="arg">Reg</span> to<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="634">634</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="635">635</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Reg</span> is a virtual register that either has a bank or a class.</i></td></tr>
<tr><th id="636">636</th><td><i class="doc">  /// <span class="command">\returns</span> The constrained register class, or nullptr if there is none.</i></td></tr>
<tr><th id="637">637</th><td><i class="doc">  /// <span class="command">\note</span> This is a generic variant of MachineRegisterInfo::constrainRegClass</i></td></tr>
<tr><th id="638">638</th><td><i class="doc">  /// <span class="command">\note</span> Use MachineRegisterInfo::constrainRegAttrs instead for any non-isel</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">  /// purpose, including non-select passes of GlobalISel</i></td></tr>
<tr><th id="640">640</th><td>  <em>static</em> <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="641">641</th><td>  <dfn class="decl" id="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="78Reg" title='Reg' data-type='unsigned int' data-ref="78Reg">Reg</dfn>, <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="79RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="79RC">RC</dfn>,</td></tr>
<tr><th id="642">642</th><td>                           <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="80MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="80MRI">MRI</dfn>);</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <i class="doc">/// Identifier used when the related instruction mapping instance</i></td></tr>
<tr><th id="645">645</th><td><i class="doc">  /// is generated by target independent code.</i></td></tr>
<tr><th id="646">646</th><td><i class="doc">  /// Make sure not to use that identifier to avoid possible collision.</i></td></tr>
<tr><th id="647">647</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</dfn>;</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <i class="doc">/// Identifier used when the related instruction mapping instance</i></td></tr>
<tr><th id="650">650</th><td><i class="doc">  /// is generated by the default constructor.</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">  /// Make sure not to use that identifier.</i></td></tr>
<tr><th id="652">652</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBankInfo::InvalidMappingID" title='llvm::RegisterBankInfo::InvalidMappingID' data-ref="llvm::RegisterBankInfo::InvalidMappingID">InvalidMappingID</dfn>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i class="doc">/// Get the mapping of the different operands of<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="655">655</th><td><i class="doc">  /// on the register bank.</i></td></tr>
<tr><th id="656">656</th><td><i class="doc">  /// This mapping should be the direct translation of<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="657">657</th><td><i class="doc">  /// In other words, when<span class="command"> \p</span> <span class="arg">MI</span> is mapped with the returned mapping,</i></td></tr>
<tr><th id="658">658</th><td><i class="doc">  /// only the register banks of the operands of<span class="command"> \p</span> <span class="arg">MI</span> need to be updated.</i></td></tr>
<tr><th id="659">659</th><td><i class="doc">  /// In particular, neither the opcode nor the type of<span class="command"> \p</span> <span class="arg">MI</span> needs to be</i></td></tr>
<tr><th id="660">660</th><td><i class="doc">  /// updated for this direct mapping.</i></td></tr>
<tr><th id="661">661</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">  /// The target independent implementation gives a mapping based on</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">  /// the register classes for the target specific opcode.</i></td></tr>
<tr><th id="664">664</th><td><i class="doc">  /// It uses the ID RegisterBankInfo::DefaultMappingID for that mapping.</i></td></tr>
<tr><th id="665">665</th><td><i class="doc">  /// Make sure you do not use that ID for the alternative mapping</i></td></tr>
<tr><th id="666">666</th><td><i class="doc">  /// for MI. See getInstrAlternativeMappings for the alternative</i></td></tr>
<tr><th id="667">667</th><td><i class="doc">  /// mappings.</i></td></tr>
<tr><th id="668">668</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="669">669</th><td><i class="doc">  /// For instance, if<span class="command"> \p</span> <span class="arg">MI</span> is a vector add, the mapping should</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">  /// not be a scalarization of the add.</i></td></tr>
<tr><th id="671">671</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="672">672</th><td><i class="doc">  /// <span class="command">\post</span> returnedVal.verify(MI).</i></td></tr>
<tr><th id="673">673</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="674">674</th><td><i class="doc">  /// <span class="command">\note</span> If returnedVal does not verify MI, this would probably mean</i></td></tr>
<tr><th id="675">675</th><td><i class="doc">  /// that the target does not support that instruction.</i></td></tr>
<tr><th id="676">676</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="677">677</th><td>  <dfn class="virtual decl" id="_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="81MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <i class="doc">/// Get the alternative mappings for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="680">680</th><td><i class="doc">  /// Alternative in the sense different from getInstrMapping.</i></td></tr>
<tr><th id="681">681</th><td>  <b>virtual</b> <a class="typedef" href="#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="682">682</th><td>  <dfn class="virtual decl" id="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="82MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <i class="doc">/// Get the possible mapping for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="685">685</th><td><i class="doc">  /// A mapping defines where the different operands may live and at what cost.</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">  /// For instance, let us consider:</i></td></tr>
<tr><th id="687">687</th><td><i class="doc">  /// v0(16) = G_ADD &lt;2 x i8&gt; v1, v2</i></td></tr>
<tr><th id="688">688</th><td><i class="doc">  /// The possible mapping could be:</i></td></tr>
<tr><th id="689">689</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="690">690</th><td><i class="doc">  /// {/*ID*/VectorAdd, /*Cost*/1, /*v0*/{(0xFFFF, VPR)}, /*v1*/{(0xFFFF, VPR)},</i></td></tr>
<tr><th id="691">691</th><td><i class="doc">  ///                              /*v2*/{(0xFFFF, VPR)}}</i></td></tr>
<tr><th id="692">692</th><td><i class="doc">  /// {/*ID*/ScalarAddx2, /*Cost*/2, /*v0*/{(0x00FF, GPR),(0xFF00, GPR)},</i></td></tr>
<tr><th id="693">693</th><td><i class="doc">  ///                                /*v1*/{(0x00FF, GPR),(0xFF00, GPR)},</i></td></tr>
<tr><th id="694">694</th><td><i class="doc">  ///                                /*v2*/{(0x00FF, GPR),(0xFF00, GPR)}}</i></td></tr>
<tr><th id="695">695</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="696">696</th><td><i class="doc">  /// <span class="command">\note</span> The first alternative of the returned mapping should be the</i></td></tr>
<tr><th id="697">697</th><td><i class="doc">  /// direct translation of<span class="command"> \p</span> <span class="arg">MI</span> current form.</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">  /// <span class="command">\post</span> !returnedVal.empty().</i></td></tr>
<tr><th id="700">700</th><td>  <a class="typedef" href="#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo24getInstrPossibleMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrPossibleMappings' data-ref="_ZNK4llvm16RegisterBankInfo24getInstrPossibleMappingsERKNS_12MachineInstrE">getInstrPossibleMappings</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="83MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <i class="doc">/// Apply<span class="command"> \p</span> <span class="arg">OpdMapper.getInstrMapping()</span> to<span class="command"> \p</span> <span class="arg">OpdMapper.getMI().</span></i></td></tr>
<tr><th id="703">703</th><td><i class="doc">  /// After this call<span class="command"> \p</span> <span class="arg">OpdMapper.getMI()</span> may not be valid anymore.</i></td></tr>
<tr><th id="704">704</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">OpdMapper.getInstrMapping().getID()</span> carries the information of</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">  /// what has been chosen to map<span class="command"> \p</span> <span class="arg">OpdMapper.getMI().</span> This ID is set</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">  /// by the various getInstrXXXMapping method.</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">  /// Therefore, getting the mapping and applying it should be kept in</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">  /// sync.</i></td></tr>
<tr><th id="710">710</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm16RegisterBankInfo12applyMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyMapping' data-ref="_ZNK4llvm16RegisterBankInfo12applyMappingERKNS0_14OperandsMapperE">applyMapping</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col4 decl" id="84OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="84OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="711">711</th><td>    <i>// The only mapping we know how to handle is the default mapping.</i></td></tr>
<tr><th id="712">712</th><td>    <b>if</b> (<a class="local col4 ref" href="#84OpdMapper" title='OpdMapper' data-ref="84OpdMapper">OpdMapper</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</a>() == <a class="member" href="#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>)</td></tr>
<tr><th id="713">713</th><td>      <b>return</b> <a class="member" href="#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#84OpdMapper" title='OpdMapper' data-ref="84OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="714">714</th><td>    <i>// For other mapping, the target needs to do the right thing.</i></td></tr>
<tr><th id="715">715</th><td><i>    // If that means calling applyDefaultMapping, fine, but this</i></td></tr>
<tr><th id="716">716</th><td><i>    // must be explicitly stated.</i></td></tr>
<tr><th id="717">717</th><td>    <a class="virtual member" href="#_ZNK4llvm16RegisterBankInfo16applyMappingImplERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo16applyMappingImplERKNS0_14OperandsMapperE">applyMappingImpl</a>(<a class="local col4 ref" href="#84OpdMapper" title='OpdMapper' data-ref="84OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="718">718</th><td>  }</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <i class="doc">/// Get the size in bits of<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="721">721</th><td><i class="doc">  /// Utility method to get the size of any registers. Unlike</i></td></tr>
<tr><th id="722">722</th><td><i class="doc">  /// MachineRegisterInfo::getSize, the register does not need to be a</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">  /// virtual register.</i></td></tr>
<tr><th id="724">724</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="725">725</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">Reg</span> != 0 (NoRegister).</i></td></tr>
<tr><th id="726">726</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="85Reg" title='Reg' data-type='unsigned int' data-ref="85Reg">Reg</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="86MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="86MRI">MRI</dfn>,</td></tr>
<tr><th id="727">727</th><td>                         <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="87TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="87TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i class="doc">/// Check that information hold by this instance make sense for the</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">  /// given<span class="command"> \p</span> <span class="arg">TRI.</span></i></td></tr>
<tr><th id="731">731</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="732">732</th><td><i class="doc">  /// <span class="command">\note</span> This method does not check anything when assertions are disabled.</i></td></tr>
<tr><th id="733">733</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="734">734</th><td><i class="doc">  /// <span class="command">\return</span> True is the check was successful.</i></td></tr>
<tr><th id="735">735</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::verify' data-ref="_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE">verify</dfn>(<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="88TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="88TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="736">736</th><td>};</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><b>inline</b> <a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;</td></tr>
<tr><th id="739">739</th><td><dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo14PartialMappingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo14PartialMappingE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="89OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="89OS">OS</dfn>,</td></tr>
<tr><th id="740">740</th><td>           <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="local col0 decl" id="90PartMapping" title='PartMapping' data-type='const RegisterBankInfo::PartialMapping &amp;' data-ref="90PartMapping">PartMapping</dfn>) {</td></tr>
<tr><th id="741">741</th><td>  <a class="local col0 ref" href="#90PartMapping" title='PartMapping' data-ref="90PartMapping">PartMapping</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::PartialMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo14PartialMapping5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="local col9 ref" href="#89OS" title='OS' data-ref="89OS">OS</a></span>);</td></tr>
<tr><th id="742">742</th><td>  <b>return</b> <a class="local col9 ref" href="#89OS" title='OS' data-ref="89OS">OS</a>;</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><b>inline</b> <a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;</td></tr>
<tr><th id="746">746</th><td><dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo12ValueMappingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo12ValueMappingE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="91OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="91OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col2 decl" id="92ValMapping" title='ValMapping' data-type='const RegisterBankInfo::ValueMapping &amp;' data-ref="92ValMapping">ValMapping</dfn>) {</td></tr>
<tr><th id="747">747</th><td>  <a class="local col2 ref" href="#92ValMapping" title='ValMapping' data-ref="92ValMapping">ValMapping</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::ValueMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="local col1 ref" href="#91OS" title='OS' data-ref="91OS">OS</a></span>);</td></tr>
<tr><th id="748">748</th><td>  <b>return</b> <a class="local col1 ref" href="#91OS" title='OS' data-ref="91OS">OS</a>;</td></tr>
<tr><th id="749">749</th><td>}</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><b>inline</b> <a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;</td></tr>
<tr><th id="752">752</th><td><dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo18InstructionMappingE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo18InstructionMappingE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="93OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="93OS">OS</dfn>,</td></tr>
<tr><th id="753">753</th><td>           <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col4 decl" id="94InstrMapping" title='InstrMapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="94InstrMapping">InstrMapping</dfn>) {</td></tr>
<tr><th id="754">754</th><td>  <a class="local col4 ref" href="#94InstrMapping" title='InstrMapping' data-ref="94InstrMapping">InstrMapping</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE" title='llvm::RegisterBankInfo::InstructionMapping::print' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="local col3 ref" href="#93OS" title='OS' data-ref="93OS">OS</a></span>);</td></tr>
<tr><th id="755">755</th><td>  <b>return</b> <a class="local col3 ref" href="#93OS" title='OS' data-ref="93OS">OS</a>;</td></tr>
<tr><th id="756">756</th><td>}</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><b>inline</b> <a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;</td></tr>
<tr><th id="759">759</th><td><dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo14OperandsMapperE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="95OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="95OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col6 decl" id="96OpdMapper" title='OpdMapper' data-type='const RegisterBankInfo::OperandsMapper &amp;' data-ref="96OpdMapper">OpdMapper</dfn>) {</td></tr>
<tr><th id="760">760</th><td>  <a class="local col6 ref" href="#96OpdMapper" title='OpdMapper' data-ref="96OpdMapper">OpdMapper</a>.<a class="ref" href="#_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb" title='llvm::RegisterBankInfo::OperandsMapper::print' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5printERNS_11raw_ostreamEb">print</a>(<span class='refarg'><a class="local col5 ref" href="#95OS" title='OS' data-ref="95OS">OS</a></span>, <i>/*ForDebug*/</i> <b>false</b>);</td></tr>
<tr><th id="761">761</th><td>  <b>return</b> <a class="local col5 ref" href="#95OS" title='OS' data-ref="95OS">OS</a>;</td></tr>
<tr><th id="762">762</th><td>}</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><i class="doc">/// Hashing function for PartialMapping.</i></td></tr>
<tr><th id="765">765</th><td><i class="doc">/// It is required for the hashing of ValueMapping.</i></td></tr>
<tr><th id="766">766</th><td><a class="type" href="../../ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="decl" id="_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE" title='llvm::hash_value' data-ref="_ZN4llvm10hash_valueERKNS_16RegisterBankInfo14PartialMappingE">hash_value</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> &amp;<dfn class="local col7 decl" id="97PartMapping" title='PartMapping' data-type='const RegisterBankInfo::PartialMapping &amp;' data-ref="97PartMapping">PartMapping</dfn>);</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_CODEGEN_GLOBALISEL_REGISTERBANKINFO_H</u></td></tr>
<tr><th id="771">771</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/GlobalISel/RegBankSelect.cpp.html'>llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
