{:input (genetic.crossover/dumb-crossover 648537225 (genetic.mutation/change-constant-value 1242544905 (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))) (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_7_9_10, wire1_18, wire24_34);\n  wire \\:missing_edge ;\n  input wire0_7_9_10;\n  wire wire0_7_9_10;\n  wire wire11_12;\n  wire wire13_14_8;\n  wire wire18_22;\n  output wire1_18;\n  wire wire1_18;\n  wire wire20_23;\n  wire wire21;\n  output wire24_34;\n  wire wire24_34;\n  wire wire25;\n  wire wire26_30;\n  wire \\wire27_:missing ;\n  wire wire28_36;\n  wire wire32;\n  wire wire32_11;\n  wire wire32_13;\n  wire wire32_14;\n  wire wire32_15;\n  wire wire32_16;\n  wire wire32_33;\n  wire wire32_34;\n  wire wire32_39;\n  wire \\wire32_7_9_:missing ;\n  wire \\wire32_8_10_:missing ;\n  wire \\wire32_:missing ;\n  wire \\wire32_:missing_30 ;\n  wire \\wire32_:missing_30_31 ;\n  wire \\wire32_:missing_31 ;\n  wire \\wire32_:missing_35_37 ;\n  wire \\wire32_:missing_38 ;\n  wire wire35;\n  wire wire36_41;\n  wire wire37;\n  wire wire38;\n  wire \\wire3_:missing_19 ;\n  wire wire4_10;\n  wire wire5_13;\n  wire wire5_17;\n  wire wire6_14_22;\n  wire wire6_21;\n  wire wire7_8;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_12_23 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_2 ;\n  wire \\wire:missing_2_40 ;\n  wire \\wire:missing_32_41 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_5 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_10;\n  assign wire5_13 = 4'h6 >> { wire32_13, wire13_14_8 };\n  assign wire6_14_22 = 4'h8 >> { wire13_14_8, wire32_14 };\n  assign \\wire:missing_5  = 2'h1 >> wire5_13;\n  assign \\wire:missing_edge  = 2'h1 >> wire26_30;\n  assign \\wire27_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_36;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire26_30 = 4'h8 >> { \\wire32_:missing_30 , \\wire32_:missing_30_31  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire32_:missing_31 , \\wire32_:missing_30_31  };\n  assign \\wire32_:missing  = 4'h8 >> { wire32, \\wire:missing_edge  };\n  assign wire6_21 = 2'h1 >> wire6_14_22;\n  assign wire38 = 2'hx >> \\wire32_:missing_38 ;\n  assign wire7_8 = 4'h6 >> { \\wire32_7_9_:missing , wire0_7_9_10 };\n  assign \\wire8_:missing  = 4'h6 >> { \\wire32_8_10_:missing , wire7_8 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire32_7_9_:missing , wire0_7_9_10 };\n  assign wire4_10 = 4'h8 >> { \\wire32_8_10_:missing , wire0_7_9_10 };\n  assign wire11_12 = 4'h8 >> { \\wire:missing_edge , wire32_11 };\n  assign \\wire:missing_12_23  = 4'h8 >> { \\wire:missing_edge , wire11_12 };\n  assign \\wire:missing_2  = 1'h0;\n  assign \\wire3_:missing_19  = 1'h1;\n  assign wire25 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire36_41 = \\wire:missing_32_41 ;\n  assign \\wire:missing_40  = \\wire:missing_2_40 ;\n  assign \\wire:missing_edge  = wire32_39;\n  assign wire37 = \\wire32_:missing_35_37 ;\n  assign wire28_36 = wire36_41;\n  assign wire35 = \\wire32_:missing_35_37 ;\n  assign wire24_34 = wire32_34;\n  assign \\wire:missing_edge  = wire32_33;\n  assign wire20_23 = \\wire:missing_12_23 ;\n  assign wire18_22 = wire6_14_22;\n  assign wire21 = wire6_21;\n  assign \\wire:missing_edge  = wire20_23;\n  assign \\wire:missing_edge  = \\wire3_:missing_19 ;\n  assign wire1_18 = wire18_22;\n  assign \\wire:missing_17  = wire5_17;\n  assign \\wire:missing_16  = wire32_16;\n  assign \\wire:missing_edge  = wire32_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:3.1-98.10\" *)\nmodule postsynth(wire0_7_9_10, wire1_18, wire24_34);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:5.9-5.21\" *)\n  input wire0_7_9_10;\n  wire wire0_7_9_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:8.8-8.19\" *)\n  wire wire13_14_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:9.8-9.17\" *)\n  wire wire18_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:10.10-10.18\" *)\n  output wire1_18;\n  wire wire1_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:12.8-12.17\" *)\n  wire wire20_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:14.10-14.19\" *)\n  output wire24_34;\n  wire wire24_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:16.8-16.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:18.8-18.24\" *)\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:23.8-23.17\" *)\n  wire wire32_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:24.8-24.17\" *)\n  wire wire32_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:26.8-26.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:27.8-27.17\" *)\n  wire wire32_34;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:28.8-28.17\" *)\n  wire wire32_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:41.8-41.26\" *)\n  wire \\wire3_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:45.8-45.19\" *)\n  wire wire6_14_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:49.8-49.27\" *)\n  wire \\wire:missing_12_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:52.8-52.23\" *)\n  wire \\wire:missing_2 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A6236B33.v:57.8-57.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_8 = 1'hx;\n  assign wire18_22 = 1'hx;\n  assign wire1_18 = 1'hx;\n  assign wire20_23 = 1'h1;\n  assign wire24_34 = 1'hx;\n  assign wire25 = 1'h0;\n  assign \\wire27_:missing  = 1'h0;\n  assign wire32_14 = 1'hx;\n  assign wire32_15 = 1'h1;\n  assign wire32_33 = 1'h1;\n  assign wire32_34 = 1'hx;\n  assign wire32_39 = 1'h1;\n  assign \\wire3_:missing_19  = 1'h1;\n  assign wire6_14_22 = 1'hx;\n  assign \\wire:missing_12_23  = 1'h1;\n  assign \\wire:missing_2  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt/src/top.v'.\nSBY  2:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] Copy '/tmp/fuzzmount2DDF5D8C/A6236B33.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt/src/A6236B33.v'.\nSBY  2:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] Copy '/tmp/fuzzmount2DDF5D8C/A6236B33.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt/src/A6236B33.post.v'.\nSBY  2:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] engine_0: abc pdr\nSBY  2:40:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] base: Warning: Wire presynth.\\wire24_34 is used but has no driver.\nSBY  2:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] base: Warning: Wire presynth.\\wire13_14_8 is used but has no driver.\nSBY  2:40:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] base: Warning: Wire presynth.\\wire32_14 is used but has no driver.\nSBY  2:40:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] base: finished (returncode=0)\nSBY  2:40:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] aig: Warning: Wire presynth.\\wire24_34 is used but has no driver.\nSBY  2:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] aig: Warning: Wire presynth.\\wire13_14_8 is used but has no driver.\nSBY  2:40:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] aig: Warning: Wire presynth.\\wire32_14 is used but has no driver.\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] aig: finished (returncode=0)\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] engine_0: Warning: The network has no constraints.\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] engine_0: finished (returncode=0)\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] engine_0: Status returned by engine: FAIL\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt'.\nSBY  2:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpanuusbtt] DONE (FAIL, rc=2)\n", :err ""}}}