//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Sep 21 19:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_35
.address_size 64

	.file	1 "/tmp/tmpxft_00001e52_00000000-9_jacobi.w2c.cpp3.i"
	.file	2 "/opt/cuda/5.0/bin/../include/cuda_device_runtime_api.h"
	.file	3 "/home/rengan/openacc/uh_libopenacc/benchmarks/jacobi/jacobi.w2c.cu"

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 66 3
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 71 3
	ret;
}

.visible .entry __accrg_jacobi__1_1(
	.param .u32 __accrg_jacobi__1_1_param_0,
	.param .u32 __accrg_jacobi__1_1_param_1,
	.param .u64 __accrg_jacobi__1_1_param_2,
	.param .f64 __accrg_jacobi__1_1_param_3,
	.param .f64 __accrg_jacobi__1_1_param_4,
	.param .f64 __accrg_jacobi__1_1_param_5,
	.param .u64 __accrg_jacobi__1_1_param_6
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<27>;
	.reg .s64 	%rd<8>;
	.reg .f64 	%fd<20>;


	ld.param.u32 	%r14, [__accrg_jacobi__1_1_param_0];
	ld.param.u32 	%r13, [__accrg_jacobi__1_1_param_1];
	ld.param.u64 	%rd3, [__accrg_jacobi__1_1_param_2];
	ld.param.f64 	%fd1, [__accrg_jacobi__1_1_param_3];
	ld.param.f64 	%fd2, [__accrg_jacobi__1_1_param_4];
	ld.param.f64 	%fd3, [__accrg_jacobi__1_1_param_5];
	ld.param.u64 	%rd4, [__accrg_jacobi__1_1_param_6];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	.loc 3 38 1
	mov.u32 	%r15, %nctaid.x;
	mov.u32 	%r1, %ntid.x;
	mul.lo.s32 	%r2, %r15, %r1;
	.loc 3 39 1
	add.s32 	%r3, %r14, -1;
	.loc 3 37 1
	mov.u32 	%r25, %ctaid.y;
	.loc 3 39 1
	setp.ge.s32 	%p1, %r25, %r3;
	@%p1 bra 	BB2_8;

	.loc 3 41 1
	mov.u32 	%r16, %ctaid.x;
	.loc 3 42 1
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r5, %r1, %r16, %r17;
	.loc 3 43 1
	add.s32 	%r6, %r13, -1;
	.loc 3 60 1
	mov.u32 	%r7, %nctaid.y;

BB2_2:
	.loc 3 43 1
	setp.ge.s32 	%p2, %r5, %r6;
	@%p2 bra 	BB2_7;

	.loc 3 47 1
	mul.lo.s32 	%r9, %r25, %r13;
	mov.u32 	%r26, %r5;

BB2_4:
	.loc 3 45 1
	mov.u32 	%r10, %r26;
	setp.gt.s32 	%p3, %r10, 0;
	setp.gt.s32 	%p4, %r25, 0;
	.loc 3 45 1
	and.pred  	%p5, %p4, %p3;
	@!%p5 bra 	BB2_6;
	bra.uni 	BB2_5;

BB2_5:
	.loc 3 47 1
	add.s32 	%r18, %r10, %r9;
	.loc 3 56 1
	mul.wide.s32 	%rd5, %r18, 8;
	add.s64 	%rd6, %rd5, %rd2;
	ld.global.f64 	%fd4, [%rd6];
	mul.rn.f64 	%fd5, %fd4, %fd1;
	ld.global.f64 	%fd6, [%rd6+-8];
	add.rn.f64 	%fd7, %fd6, %fd6;
	ld.global.f64 	%fd8, [%rd6+8];
	add.rn.f64 	%fd9, %fd8, %fd7;
	add.rn.f64 	%fd10, %fd8, %fd9;
	mul.rn.f64 	%fd11, %fd10, %fd2;
	add.rn.f64 	%fd12, %fd5, %fd11;
	ld.global.f64 	%fd13, [%rd6+-16];
	add.rn.f64 	%fd14, %fd13, %fd4;
	add.rn.f64 	%fd15, %fd4, %fd14;
	ld.global.f64 	%fd16, [%rd6+16];
	add.rn.f64 	%fd17, %fd16, %fd15;
	mul.rn.f64 	%fd18, %fd17, %fd3;
	add.rn.f64 	%fd19, %fd12, %fd18;
	add.s64 	%rd7, %rd1, %rd5;
	st.global.f64 	[%rd7], %fd19;

BB2_6:
	.loc 3 58 1
	add.s32 	%r11, %r10, %r2;
	.loc 3 43 1
	setp.lt.s32 	%p6, %r11, %r6;
	mov.u32 	%r26, %r11;
	@%p6 bra 	BB2_4;

BB2_7:
	.loc 3 60 1
	add.s32 	%r25, %r7, %r25;
	.loc 3 39 1
	setp.lt.s32 	%p7, %r25, %r3;
	@%p7 bra 	BB2_2;

BB2_8:
	.loc 3 62 2
	ret;
}


