

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_64_12'
================================================================
* Date:           Tue Jul 23 11:39:02 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_12  |       68|       68|        42|          3|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     141|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1065|    1047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     390|    -|
|Register         |        -|     -|    1419|     256|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    2484|    1834|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U89  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U90  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U91  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U92   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U93   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U94   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  15| 1065| 1047|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_296_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln70_1_fu_389_p2              |         +|   0|  0|  13|           6|           5|
    |add_ln70_fu_365_p2                |         +|   0|  0|  13|           6|           5|
    |empty_103_fu_325_p2               |         +|   0|  0|  13|           6|           1|
    |empty_104_fu_375_p2               |         +|   0|  0|  13|           6|           2|
    |empty_102_fu_314_p2               |         -|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_372                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_791                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op108_read_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op118_read_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op94_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_290_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln73_fu_342_p2               |      icmp|   0|  0|   9|           4|           1|
    |notlhs_fu_336_p2                  |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln73_1_fu_354_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln73_fu_348_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_399_p2                |       xor|   0|  0|   7|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 141|          67|          52|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  20|          4|    1|          4|
    |ap_done_int                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_window_buf_load_2_0_reg_218  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_window_buf_load_2_1_reg_230  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_window_buf_load_2_2_reg_242  |   9|          2|   32|         64|
    |ap_sig_allocacmp_px_1                             |   9|          2|    4|          8|
    |depth1_o75_blk_n                                  |   9|          2|    1|          2|
    |grp_fu_254_p0                                     |  20|          4|   32|        128|
    |grp_fu_254_p1                                     |  20|          4|   32|        128|
    |grp_fu_259_p0                                     |  20|          4|   32|        128|
    |grp_fu_259_p1                                     |  20|          4|   32|        128|
    |grp_fu_263_p0                                     |  20|          4|   32|        128|
    |grp_fu_263_p1                                     |  20|          4|   32|        128|
    |grp_fu_267_p0                                     |  20|          4|   32|        128|
    |grp_fu_267_p1                                     |  20|          4|   32|        128|
    |grp_fu_271_p0                                     |  20|          4|   32|        128|
    |grp_fu_271_p1                                     |  20|          4|   32|        128|
    |grp_fu_275_p0                                     |  20|          4|   32|        128|
    |grp_fu_275_p1                                     |  20|          4|   32|        128|
    |input74_blk_n                                     |   9|          2|    1|          2|
    |line_buf_0_address0                               |  20|          4|    6|         24|
    |line_buf_0_address1                               |  20|          4|    6|         24|
    |px_fu_84                                          |   9|          2|    4|          8|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 390|         80|  506|       1806|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   3|   0|    3|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_window_buf_load_2_0_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_window_buf_load_2_1_reg_230  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_window_buf_load_2_2_reg_242  |  32|   0|   32|          0|
    |empty_102_reg_481                                 |   6|   0|    6|          0|
    |icmp_ln64_reg_477                                 |   1|   0|    1|          0|
    |line_buf_0_load_1_reg_517                         |  32|   0|   32|          0|
    |line_buf_0_load_2_reg_542                         |  32|   0|   32|          0|
    |line_buf_0_load_3_reg_547                         |  32|   0|   32|          0|
    |line_buf_0_load_4_reg_557                         |  32|   0|   32|          0|
    |line_buf_0_load_5_reg_562                         |  32|   0|   32|          0|
    |line_buf_0_load_reg_512                           |  32|   0|   32|          0|
    |mul_0_1_reg_577                                   |  32|   0|   32|          0|
    |mul_0_2_reg_587                                   |  32|   0|   32|          0|
    |mul_1_1_reg_602                                   |  32|   0|   32|          0|
    |mul_1_2_reg_607                                   |  32|   0|   32|          0|
    |mul_1_reg_592                                     |  32|   0|   32|          0|
    |mul_2_1_reg_597                                   |  32|   0|   32|          0|
    |mul_2_2_reg_612                                   |  32|   0|   32|          0|
    |mul_2_reg_582                                     |  32|   0|   32|          0|
    |mul_reg_572                                       |  32|   0|   32|          0|
    |or_ln73_1_reg_503                                 |   1|   0|    1|          0|
    |or_ln73_reg_499                                   |   1|   0|    1|          0|
    |out_3_0_1_reg_622                                 |  32|   0|   32|          0|
    |out_3_0_2_reg_627                                 |  32|   0|   32|          0|
    |out_3_1_1_reg_637                                 |  32|   0|   32|          0|
    |out_3_1_2_reg_642                                 |  32|   0|   32|          0|
    |out_3_1_reg_632                                   |  32|   0|   32|          0|
    |out_3_2_1_reg_652                                 |  32|   0|   32|          0|
    |out_3_2_2_reg_657                                 |  32|   0|   32|          0|
    |out_3_2_reg_647                                   |  32|   0|   32|          0|
    |out_3_reg_617                                     |  32|   0|   32|          0|
    |px_fu_84                                          |   4|   0|    4|          0|
    |mul_0_1_reg_577                                   |  64|  32|   32|          0|
    |mul_0_2_reg_587                                   |  64|  32|   32|          0|
    |mul_1_1_reg_602                                   |  64|  32|   32|          0|
    |mul_1_2_reg_607                                   |  64|  32|   32|          0|
    |mul_1_reg_592                                     |  64|  32|   32|          0|
    |mul_2_1_reg_597                                   |  64|  32|   32|          0|
    |mul_2_2_reg_612                                   |  64|  32|   32|          0|
    |mul_2_reg_582                                     |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1419| 256| 1163|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_64_12|  return value|
|input74_dout               |   in|   32|     ap_fifo|                                                  input74|       pointer|
|input74_num_data_valid     |   in|    2|     ap_fifo|                                                  input74|       pointer|
|input74_fifo_cap           |   in|    2|     ap_fifo|                                                  input74|       pointer|
|input74_empty_n            |   in|    1|     ap_fifo|                                                  input74|       pointer|
|input74_read               |  out|    1|     ap_fifo|                                                  input74|       pointer|
|depth1_o75_din             |  out|   32|     ap_fifo|                                               depth1_o75|       pointer|
|depth1_o75_num_data_valid  |   in|    2|     ap_fifo|                                               depth1_o75|       pointer|
|depth1_o75_fifo_cap        |   in|    2|     ap_fifo|                                               depth1_o75|       pointer|
|depth1_o75_full_n          |   in|    1|     ap_fifo|                                               depth1_o75|       pointer|
|depth1_o75_write           |  out|    1|     ap_fifo|                                               depth1_o75|       pointer|
|weights_load               |   in|   32|     ap_none|                                             weights_load|        scalar|
|weights_load_63            |   in|   32|     ap_none|                                          weights_load_63|        scalar|
|weights_load_64            |   in|   32|     ap_none|                                          weights_load_64|        scalar|
|weights_load_65            |   in|   32|     ap_none|                                          weights_load_65|        scalar|
|weights_load_66            |   in|   32|     ap_none|                                          weights_load_66|        scalar|
|weights_load_67            |   in|   32|     ap_none|                                          weights_load_67|        scalar|
|weights_load_68            |   in|   32|     ap_none|                                          weights_load_68|        scalar|
|weights_load_69            |   in|   32|     ap_none|                                          weights_load_69|        scalar|
|weights_load_70            |   in|   32|     ap_none|                                          weights_load_70|        scalar|
|cmp162                     |   in|    1|     ap_none|                                                   cmp162|        scalar|
|line_buf_0_address0        |  out|    6|   ap_memory|                                               line_buf_0|         array|
|line_buf_0_ce0             |  out|    1|   ap_memory|                                               line_buf_0|         array|
|line_buf_0_q0              |   in|   32|   ap_memory|                                               line_buf_0|         array|
|line_buf_0_address1        |  out|    6|   ap_memory|                                               line_buf_0|         array|
|line_buf_0_ce1             |  out|    1|   ap_memory|                                               line_buf_0|         array|
|line_buf_0_q1              |   in|   32|   ap_memory|                                               line_buf_0|         array|
+---------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

