
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007979                       # Number of seconds simulated (Second)
simTicks                                   7979394000                       # Number of ticks simulated (Tick)
finalTick                                  7979394000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.93                       # Real time elapsed on the host (Second)
hostTickRate                               1150938764                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     833112                       # Number of bytes of host memory used (Byte)
simInsts                                      1787895                       # Number of instructions simulated (Count)
simOps                                        3313351                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   257881                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     477908                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      3052428                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000015                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000011                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.003924                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     3052381    100.00%    100.00% |          47      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3052428                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      3052428                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.625051                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.036505                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       7.380113                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3038423     99.54%     99.54% |       13290      0.44%     99.98% |         283      0.01%     99.99% |         132      0.00%     99.99% |         211      0.01%    100.00% |          86      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3052428                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      3026846                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     3026846    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      3026846                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        25582                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.580682                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    72.109240                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    31.356535                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       11577     45.25%     45.25% |       13290     51.95%     97.21% |         283      1.11%     98.31% |         132      0.52%     98.83% |         211      0.82%     99.65% |          86      0.34%     99.99% |           1      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        25582                       (Unspecified)
system.caches.L1Cache_Controller.Load    |     2854526     99.68%     99.68% |        9163      0.32%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Load::total      2863689                       (Unspecified)
system.caches.L1Cache_Controller.Store   |      187498     99.34%     99.34% |        1241      0.66%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Store::total       188739                       (Unspecified)
system.caches.L1Cache_Controller.Replacement |     7778380     99.09%     99.09% |       71712      0.91%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement::total      7850092                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetS |          12     66.67%     66.67% |           6     33.33%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetS::total           18                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetM |          10     76.92%     76.92% |           3     23.08%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetM::total           13                       (Unspecified)
system.caches.L1Cache_Controller.Inv     |           7     63.64%     63.64% |           4     36.36%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Inv::total           11                       (Unspecified)
system.caches.L1Cache_Controller.PutAck  |       24307     99.09%     99.09% |         224      0.91%    100.00% (Unspecified)
system.caches.L1Cache_Controller.PutAck::total        24531                       (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks |       25078     98.15%     98.15% |         473      1.85%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks::total        25551                       (Unspecified)
system.caches.L1Cache_Controller.DataOwner |           9     29.03%     29.03% |          22     70.97%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataOwner::total           31                       (Unspecified)
system.caches.L1Cache_Controller.InvAck  |           4     36.36%     36.36% |           7     63.64%    100.00% (Unspecified)
system.caches.L1Cache_Controller.InvAck::total           11                       (Unspecified)
system.caches.L1Cache_Controller.I.Load  |       21509     98.20%     98.20% |         394      1.80%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load::total        21903                       (Unspecified)
system.caches.L1Cache_Controller.I.Store |        3071     97.21%     97.21% |          88      2.79%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store::total         3159                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks |       21503     98.25%     98.25% |         382      1.75%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks::total        21885                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner |           6     33.33%     33.33% |          12     66.67%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner::total           18                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks |        3068     97.52%     97.52% |          78      2.48%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks::total         3146                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner |           3     23.08%     23.08% |          10     76.92%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner::total           13                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.InvAck::total            2                       (Unspecified)
system.caches.L1Cache_Controller.S.Load  |     2645529     99.72%     99.72% |        7462      0.28%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Load::total      2652991                       (Unspecified)
system.caches.L1Cache_Controller.S.Store |         507     97.50%     97.50% |          13      2.50%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Store::total          520                       (Unspecified)
system.caches.L1Cache_Controller.S.Replacement |       20803     99.05%     99.05% |         199      0.95%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Replacement::total        21002                       (Unspecified)
system.caches.L1Cache_Controller.S.Inv   |           7     63.64%     63.64% |           4     36.36%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Inv::total           11                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks |         507     97.50%     97.50% |          13      2.50%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks::total          520                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck |           2     22.22%     22.22% |           7     77.78%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck::total            9                       (Unspecified)
system.caches.L1Cache_Controller.M.Load  |      187488     99.31%     99.31% |        1307      0.69%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load::total       188795                       (Unspecified)
system.caches.L1Cache_Controller.M.Store |      183920     99.38%     99.38% |        1140      0.62%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store::total       185060                       (Unspecified)
system.caches.L1Cache_Controller.M.Replacement |        3504     99.29%     99.29% |          25      0.71%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement::total         3529                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS |          12     66.67%     66.67% |           6     33.33%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS::total           18                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM |          10     76.92%     76.92% |           3     23.08%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM::total           13                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement |     1117772     99.29%     99.29% |        7975      0.71%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement::total      1125747                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck |        3504     99.29%     99.29% |          25      0.71%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck::total         3529                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement |     6636301     99.05%     99.05% |       63513      0.95%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement::total      6699814                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck |       20803     99.05%     99.05% |         199      0.95%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck::total        21002                       (Unspecified)
system.caches.Directory_Controller.GetS         24239      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GetM          3679      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSNotLast          139      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSLast        20863      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutMOwner         3529      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Data            18      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemData        25551      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemAck         3547      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetS        21736      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetM         3144      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetS          149      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetM          522      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSNotLast          139      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSLast        20863      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetS           18      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetM           13      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PutMOwner         3529      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_D.Data           18      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.GetS         2336      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.MemData        21885      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M_m.MemData         3666      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI_m.MemAck         3529      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.SS_m.MemAck           18      0.00%      0.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::samples           31                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::mean    18.967742                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::gmean    18.492071                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::stdev     4.586094                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          22     70.97%     70.97% |           0      0.00%     70.97% |           9     29.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::total           31                       (Unspecified)
system.caches.MachineType.L1Cache.incomplete_times_seqr           31                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        25551                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.649368                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    72.228395                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    31.313051                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       11546     45.19%     45.19% |       13290     52.01%     97.20% |         283      1.11%     98.31% |         132      0.52%     98.83% |         211      0.83%     99.65% |          86      0.34%     99.99% |           1      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        25551                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        25550                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       469796                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.803768                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.169025                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    15.678440                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      458655     97.63%     97.63% |       10640      2.26%     99.89% |         183      0.04%     99.93% |          98      0.02%     99.95% |         160      0.03%     99.99% |          59      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       469796                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       452817                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      452817    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       452817                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        16979                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    78.578126                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    75.271390                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    31.633242                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        5838     34.38%     34.38% |       10640     62.67%     97.05% |         183      1.08%     98.13% |          98      0.58%     98.70% |         160      0.94%     99.65% |          59      0.35%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        16979                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       181945                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     2.162747                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.075996                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     9.491648                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      180860     99.40%     99.40% |        1004      0.55%     99.96% |          38      0.02%     99.98% |          22      0.01%     99.99% |          15      0.01%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       181945                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       178725                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |      178725    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       178725                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         3220                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    66.700621                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    62.727404                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    29.165740                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2135     66.30%     66.30% |        1004     31.18%     97.48% |          38      1.18%     98.66% |          22      0.68%     99.35% |          15      0.47%     99.81% |           6      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         3220                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      2393893                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.146501                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.008758                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.512230                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     2392171     99.93%     99.93% |        1604      0.07%    100.00% |          51      0.00%    100.00% |           9      0.00%    100.00% |          35      0.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      2393893                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      2388969                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     2388969    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      2388969                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4924                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.224208                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    69.362975                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    30.577622                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3202     65.03%     65.03% |        1604     32.58%     97.60% |          51      1.04%     98.64% |           9      0.18%     98.82% |          35      0.71%     99.53% |          21      0.43%     99.96% |           0      0.00%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4924                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples         6444                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     5.194910                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.315602                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    16.945317                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |        6034     93.64%     93.64% |         362      5.62%     99.26% |          33      0.51%     99.77% |           0      0.00%     99.77% |           4      0.06%     99.83% |           7      0.11%     99.94% |           3      0.05%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total         6444                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples         6013                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        6013    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total         6013                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          431                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    63.719258                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    60.403489                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    24.966817                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |          21      4.87%      4.87% |         362     83.99%     88.86% |          33      7.66%     96.52% |           0      0.00%     96.52% |           4      0.93%     97.45% |           7      1.62%     99.07% |           3      0.70%     99.77% |           0      0.00%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          431                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          175                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.160000                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.847711                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    20.987889                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |         147     84.00%     84.00% |           7      4.00%     88.00% |           4      2.29%     90.29% |           8      4.57%     94.86% |           4      2.29%     97.14% |           5      2.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total          175                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          147                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          147                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           28                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean           52                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    46.394167                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    23.936645                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           7     25.00%     25.00% |           4     14.29%     39.29% |           8     28.57%     67.86% |           4     14.29%     82.14% |           5     17.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           28                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          175                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         175    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total          175                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          175                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         175    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          175                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples           18                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    19.888889                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    19.324956                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.016313                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11     61.11%     61.11% |           0      0.00%     61.11% |           7     38.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::total           18                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        16961                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    78.640410                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    75.380084                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    31.591759                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        5820     34.31%     34.31% |       10640     62.73%     97.05% |         183      1.08%     98.13% |          98      0.58%     98.70% |         160      0.94%     99.65% |          59      0.35%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        16961                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    17.200000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    16.994977                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     3.155243                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9     90.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3210                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    66.854829                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    62.983109                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    29.079266                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2125     66.20%     66.20% |        1004     31.28%     97.48% |          38      1.18%     98.66% |          22      0.69%     99.35% |          15      0.47%     99.81% |           6      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         3210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4924                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.224208                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    69.362975                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    30.577622                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3202     65.03%     65.03% |        1604     32.58%     97.60% |          51      1.04%     98.64% |           9      0.18%     98.82% |          35      0.71%     99.53% |          21      0.43%     99.96% |           0      0.00%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4924                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           19                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean           16                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    16.000000                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          429                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    63.941725                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    60.778745                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    24.810569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |          19      4.43%      4.43% |         362     84.38%     88.81% |          33      7.69%     96.50% |           0      0.00%     96.50% |           4      0.93%     97.44% |           7      1.63%     99.07% |           3      0.70%     99.77% |           0      0.00%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          429                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean           26                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    26.000000                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    52.962963                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    47.399944                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    23.833528                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           6     22.22%     22.22% |           4     14.81%     37.04% |           8     29.63%     66.67% |           4     14.81%     81.48% |           5     18.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.fullyBusyCycles       243075                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardFromDir.m_msg_count        24336                       # Number of messages passed the buffer (Count)
system.caches.controllers0.forwardFromDir.m_buf_msgs     0.003050                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers0.mandatoryQueue.m_msg_count      3042024                       # Number of messages passed the buffer (Count)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.411699                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers0.mandatoryQueue.m_stall_time    243085000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.caches.controllers0.mandatoryQueue.m_avg_stall_time    79.908969                       # Average stall ticks per message ((Tick/Count))
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestToDir.m_msg_count        49394                       # Number of messages passed the buffer (Count)
system.caches.controllers0.requestToDir.m_buf_msgs     0.006190                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers0.responseFromDirOrSibling.m_msg_count        25091                       # Number of messages passed the buffer (Count)
system.caches.controllers0.responseFromDirOrSibling.m_buf_msgs     0.003144                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers0.responseToDirOrSibling.m_msg_count           41                       # Number of messages passed the buffer (Count)
system.caches.controllers0.responseToDirOrSibling.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers1.fullyBusyCycles         2241                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers1.forwardFromDir.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers1.mandatoryQueue.m_msg_count        10404                       # Number of messages passed the buffer (Count)
system.caches.controllers1.mandatoryQueue.m_buf_msgs     0.001585                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers1.mandatoryQueue.m_stall_time      2241000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.caches.controllers1.mandatoryQueue.m_avg_stall_time   215.397924                       # Average stall ticks per message ((Tick/Count))
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_msg_count          719                       # Number of messages passed the buffer (Count)
system.caches.controllers1.requestToDir.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers1.responseFromDirOrSibling.m_msg_count          502                       # Number of messages passed the buffer (Count)
system.caches.controllers1.responseFromDirOrSibling.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers1.responseToDirOrSibling.m_msg_count           19                       # Number of messages passed the buffer (Count)
system.caches.controllers1.responseToDirOrSibling.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers2.fullyBusyCycles           73                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers2.forwardToCache.m_msg_count        25084                       # Number of messages passed the buffer (Count)
system.caches.controllers2.forwardToCache.m_buf_msgs     0.003144                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers2.requestFromCache.m_msg_count        50113                       # Number of messages passed the buffer (Count)
system.caches.controllers2.requestFromCache.m_buf_msgs     0.006289                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers2.requestFromCache.m_stall_time        73000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.caches.controllers2.requestFromCache.m_avg_stall_time     1.456708                       # Average stall ticks per message ((Tick/Count))
system.caches.controllers2.requestToMemory.m_msg_count        29098                       # Number of messages passed the buffer (Count)
system.caches.controllers2.requestToMemory.m_buf_msgs     0.003647                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers2.requestToMemory.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.caches.controllers2.requestToMemory.m_avg_stall_time     0.068733                       # Average stall ticks per message ((Tick/Count))
system.caches.controllers2.responseFromCache.m_msg_count           18                       # Number of messages passed the buffer (Count)
system.caches.controllers2.responseFromCache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers2.responseFromMemory.m_msg_count        29098                       # Number of messages passed the buffer (Count)
system.caches.controllers2.responseFromMemory.m_buf_msgs     0.005001                       # Average number of messages in buffer ((Count/Tick))
system.caches.controllers2.responseToCache.m_msg_count        25551                       # Number of messages passed the buffer (Count)
system.caches.controllers2.responseToCache.m_buf_msgs     0.003202                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.msg_count.Control        142336                       (Unspecified)
system.caches.network.msg_byte.Control        1138688                       (Unspecified)
system.caches.network.msg_count.Data            58258                       (Unspecified)
system.caches.network.msg_byte.Data           4194576                       (Unspecified)
system.caches.network.int_links0.buffers2.m_msg_count           29                       # Number of messages passed the buffer (Count)
system.caches.network.int_links0.buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links1.buffers0.m_msg_count        49394                       # Number of messages passed the buffer (Count)
system.caches.network.int_links1.buffers0.m_buf_msgs     0.006190                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links1.buffers2.m_msg_count           12                       # Number of messages passed the buffer (Count)
system.caches.network.int_links1.buffers2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links2.buffers2.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.caches.network.int_links2.buffers2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links3.buffers0.m_msg_count          719                       # Number of messages passed the buffer (Count)
system.caches.network.int_links3.buffers0.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links3.buffers2.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.caches.network.int_links3.buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links4.buffers1.m_msg_count        24336                       # Number of messages passed the buffer (Count)
system.caches.network.int_links4.buffers1.m_buf_msgs     0.003050                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links4.buffers2.m_msg_count        25078                       # Number of messages passed the buffer (Count)
system.caches.network.int_links4.buffers2.m_buf_msgs     0.003143                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links5.buffers1.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.caches.network.int_links5.buffers1.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.int_links5.buffers2.m_msg_count          473                       # Number of messages passed the buffer (Count)
system.caches.network.int_links5.buffers2.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.684810                       (Unspecified)
system.caches.network.routers0.msg_count.Control::0        45890                       (Unspecified)
system.caches.network.routers0.msg_count.Control::1        24336                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2           11                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::0       367120                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::1       194688                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2           88                       (Unspecified)
system.caches.network.routers0.msg_count.Data::0         3504                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        25121                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::0       252288                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1808712                       (Unspecified)
system.caches.network.routers0.port_buffers1.m_msg_count        24336                       # Number of messages passed the buffer (Count)
system.caches.network.routers0.port_buffers1.m_buf_msgs     0.003050                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers0.port_buffers2.m_msg_count        25091                       # Number of messages passed the buffer (Count)
system.caches.network.routers0.port_buffers2.m_buf_msgs     0.003144                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers0.port_buffers5.m_msg_count           29                       # Number of messages passed the buffer (Count)
system.caches.network.routers0.port_buffers5.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers0.port_buffers6.m_msg_count        49394                       # Number of messages passed the buffer (Count)
system.caches.network.routers0.port_buffers6.m_buf_msgs     0.006191                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers0.port_buffers6.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.caches.network.routers0.port_buffers6.m_avg_stall_time     0.101227                       # Average stall ticks per message ((Tick/Count))
system.caches.network.routers0.port_buffers8.m_msg_count           12                       # Number of messages passed the buffer (Count)
system.caches.network.routers0.port_buffers8.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.acc_link_utilization 125061.500000                       # Accumulated link utilization (Count)
system.caches.network.routers0.throttle00.link_utilization     1.567306                       # Average link utilization (Ratio)
system.caches.network.routers0.throttle00.total_msg_count        49427                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers0.throttle00.total_msg_bytes      2000984                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers0.throttle00.total_data_msg_bytes      1605568                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.caches.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers0.throttle00.total_bw_sat_cy       100348                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers0.throttle00.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers0.throttle00.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers0.throttle00.msg_count.Control::1        24336                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::2            4                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::1       194688                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::2           32                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Data::2        25087                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Data::2      1806264                       (Unspecified)
system.caches.network.routers0.throttle01.acc_link_utilization   102.500000                       # Accumulated link utilization (Count)
system.caches.network.routers0.throttle01.link_utilization     0.001285                       # Average link utilization (Ratio)
system.caches.network.routers0.throttle01.total_msg_count           29                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers0.throttle01.total_msg_bytes         1640                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers0.throttle01.total_data_msg_bytes         1408                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.caches.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers0.throttle01.total_bw_sat_cy           88                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers0.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers0.throttle01.msg_count.Control::2            7                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2           56                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2           22                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2         1584                       (Unspecified)
system.caches.network.routers0.throttle02.acc_link_utilization        38767                       # Accumulated link utilization (Count)
system.caches.network.routers0.throttle02.link_utilization     0.485839                       # Average link utilization (Ratio)
system.caches.network.routers0.throttle02.total_msg_count        49406                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers0.throttle02.total_msg_bytes       620272                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers0.throttle02.total_data_msg_bytes       225024                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers0.throttle02.total_msg_wait_time         5000                       # Total time spend forwarding messages (Tick)
system.caches.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers0.throttle02.total_bw_sat_cy        14064                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers0.throttle02.avg_msg_wait_time     0.101202                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers0.throttle02.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers0.throttle02.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers0.throttle02.msg_count.Control::0        45890                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Control::0       367120                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Data::0         3504                       (Unspecified)
system.caches.network.routers0.throttle02.msg_count.Data::2           12                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Data::0       252288                       (Unspecified)
system.caches.network.routers0.throttle02.msg_bytes.Data::2          864                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.012025                       (Unspecified)
system.caches.network.routers1.msg_count.Control::0          694                       (Unspecified)
system.caches.network.routers1.msg_count.Control::1          237                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2           11                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::0         5552                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::1         1896                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2           88                       (Unspecified)
system.caches.network.routers1.msg_count.Data::0           25                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2          510                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::0         1800                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2        36720                       (Unspecified)
system.caches.network.routers1.port_buffers1.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.caches.network.routers1.port_buffers1.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers1.port_buffers2.m_msg_count          502                       # Number of messages passed the buffer (Count)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers1.port_buffers5.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.caches.network.routers1.port_buffers5.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers1.port_buffers6.m_msg_count          719                       # Number of messages passed the buffer (Count)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers1.port_buffers8.m_msg_count            6                       # Number of messages passed the buffer (Count)
system.caches.network.routers1.port_buffers8.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.acc_link_utilization  2349.500000                       # Accumulated link utilization (Count)
system.caches.network.routers1.throttle00.link_utilization     0.029445                       # Average link utilization (Ratio)
system.caches.network.routers1.throttle00.total_msg_count          739                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers1.throttle00.total_msg_bytes        37592                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers1.throttle00.total_data_msg_bytes        31680                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.caches.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers1.throttle00.total_bw_sat_cy         1980                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers1.throttle00.msg_count.Control::1          237                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2            7                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::1         1896                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2           56                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2          495                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2        35640                       (Unspecified)
system.caches.network.routers1.throttle01.acc_link_utilization    42.500000                       # Accumulated link utilization (Count)
system.caches.network.routers1.throttle01.link_utilization     0.000533                       # Average link utilization (Ratio)
system.caches.network.routers1.throttle01.total_msg_count           13                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers1.throttle01.total_msg_bytes          680                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers1.throttle01.total_data_msg_bytes          576                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.caches.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers1.throttle01.total_bw_sat_cy           36                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers1.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers1.throttle01.msg_count.Control::2            4                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Control::2           32                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Data::2            9                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Data::2          648                       (Unspecified)
system.caches.network.routers1.throttle02.acc_link_utilization   486.500000                       # Accumulated link utilization (Count)
system.caches.network.routers1.throttle02.link_utilization     0.006097                       # Average link utilization (Ratio)
system.caches.network.routers1.throttle02.total_msg_count          725                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers1.throttle02.total_msg_bytes         7784                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers1.throttle02.total_data_msg_bytes         1984                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers1.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.caches.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers1.throttle02.total_bw_sat_cy          124                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers1.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers1.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers1.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers1.throttle02.msg_count.Control::0          694                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Control::0         5552                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Data::0           25                       (Unspecified)
system.caches.network.routers1.throttle02.msg_count.Data::2            6                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Data::0         1800                       (Unspecified)
system.caches.network.routers1.throttle02.msg_bytes.Data::2          432                       (Unspecified)
system.caches.network.routers2.percent_links_utilized     0.695623                       (Unspecified)
system.caches.network.routers2.msg_count.Control::0        46584                       (Unspecified)
system.caches.network.routers2.msg_count.Control::1        24573                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::0       372672                       (Unspecified)
system.caches.network.routers2.msg_bytes.Control::1       196584                       (Unspecified)
system.caches.network.routers2.msg_count.Data::0         3529                       (Unspecified)
system.caches.network.routers2.msg_count.Data::2        25569                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::0       254088                       (Unspecified)
system.caches.network.routers2.msg_bytes.Data::2      1840968                       (Unspecified)
system.caches.network.routers2.port_buffers0.m_msg_count        50113                       # Number of messages passed the buffer (Count)
system.caches.network.routers2.port_buffers0.m_buf_msgs     0.006281                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers2.port_buffers0.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.caches.network.routers2.port_buffers0.m_avg_stall_time     0.079820                       # Average stall ticks per message ((Tick/Count))
system.caches.network.routers2.port_buffers2.m_msg_count           18                       # Number of messages passed the buffer (Count)
system.caches.network.routers2.port_buffers2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers2.port_buffers4.m_msg_count        24336                       # Number of messages passed the buffer (Count)
system.caches.network.routers2.port_buffers4.m_buf_msgs     0.003050                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers2.port_buffers4.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.caches.network.routers2.port_buffers4.m_avg_stall_time     0.082183                       # Average stall ticks per message ((Tick/Count))
system.caches.network.routers2.port_buffers5.m_msg_count        25078                       # Number of messages passed the buffer (Count)
system.caches.network.routers2.port_buffers5.m_buf_msgs     0.003143                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers2.port_buffers7.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.caches.network.routers2.port_buffers7.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers2.port_buffers8.m_msg_count          473                       # Number of messages passed the buffer (Count)
system.caches.network.routers2.port_buffers8.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.caches.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers2.throttle00.acc_link_utilization 39253.500000                       # Accumulated link utilization (Count)
system.caches.network.routers2.throttle00.link_utilization     0.491936                       # Average link utilization (Ratio)
system.caches.network.routers2.throttle00.total_msg_count        50131                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers2.throttle00.total_msg_bytes       628056                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers2.throttle00.total_data_msg_bytes       227008                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers2.throttle00.total_msg_wait_time         4000                       # Total time spend forwarding messages (Tick)
system.caches.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers2.throttle00.total_bw_sat_cy        14188                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers2.throttle00.avg_msg_wait_time     0.079791                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers2.throttle00.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers2.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers2.throttle00.msg_count.Control::0        46584                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Control::0       372672                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Data::0         3529                       (Unspecified)
system.caches.network.routers2.throttle00.msg_count.Data::2           18                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Data::0       254088                       (Unspecified)
system.caches.network.routers2.throttle00.msg_bytes.Data::2         1296                       (Unspecified)
system.caches.network.routers2.throttle01.acc_link_utilization       125019                       # Accumulated link utilization (Count)
system.caches.network.routers2.throttle01.link_utilization     1.566773                       # Average link utilization (Ratio)
system.caches.network.routers2.throttle01.total_msg_count        49414                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers2.throttle01.total_msg_bytes      2000304                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers2.throttle01.total_data_msg_bytes      1604992                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers2.throttle01.total_msg_wait_time         2000                       # Total time spend forwarding messages (Tick)
system.caches.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers2.throttle01.total_bw_sat_cy       100312                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers2.throttle01.avg_msg_wait_time     0.040474                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers2.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers2.throttle01.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers2.throttle01.msg_count.Control::1        24336                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Control::1       194688                       (Unspecified)
system.caches.network.routers2.throttle01.msg_count.Data::2        25078                       (Unspecified)
system.caches.network.routers2.throttle01.msg_bytes.Data::2      1805616                       (Unspecified)
system.caches.network.routers2.throttle02.acc_link_utilization         2247                       # Accumulated link utilization (Count)
system.caches.network.routers2.throttle02.link_utilization     0.028160                       # Average link utilization (Ratio)
system.caches.network.routers2.throttle02.total_msg_count          710                       # Total number of messages forwarded by this switch (Count)
system.caches.network.routers2.throttle02.total_msg_bytes        35952                       # Total number of bytes forwarded by this switch (Byte)
system.caches.network.routers2.throttle02.total_data_msg_bytes        30272                       # Total number of data bytes forwarded by this switch (Byte)
system.caches.network.routers2.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.caches.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.caches.network.routers2.throttle02.total_bw_sat_cy         1892                       # Total time bandwidth was saturated on any output link (Cycle)
system.caches.network.routers2.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.caches.network.routers2.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.caches.network.routers2.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.caches.network.routers2.throttle02.msg_count.Control::1          237                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Control::1         1896                       (Unspecified)
system.caches.network.routers2.throttle02.msg_count.Data::2          473                       (Unspecified)
system.caches.network.routers2.throttle02.msg_bytes.Data::2        34056                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                         7979394                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              4.477134                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.223357                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             1782255                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               3302915                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 4.477134                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.223357                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             71675                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          3242987                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          474836                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         180969                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass        14932      0.45%      0.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      2518712     76.26%     76.71% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult        39178      1.19%     77.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        31199      0.94%     78.84% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd         4757      0.14%     78.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     78.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt         1232      0.04%     79.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd         5254      0.16%     79.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu        10346      0.31%     79.49% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     79.49% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt        10474      0.32%     79.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc        10093      0.31%     80.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          933      0.03%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     80.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       461146     13.96%     94.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       168889      5.11%     99.22% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead        13690      0.41%     99.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite        12080      0.37%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      3302915                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       322746                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       306976                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl        15647                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       285575                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl        37048                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall        10290                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn        10285                       # Class of control type instructions committed (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns        20575                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 19067.000998                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 7960326.999002                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.997610                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.002390                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        655805                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses        71675                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         99735                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        52967                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      3242987                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      4187672                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      2529972                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           655805                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads      1286503                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              1782255                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                3302915                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.223357                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            322746                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.040447                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                 474871                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 180980                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     1592                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      107                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                2386557                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      492                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean     19067000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value     19067000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     19067000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   7960327000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     19067000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   78                       # Number of system calls (Count)
system.cpu1.numCycles                         7877901                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                           1355.221228                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.000738                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts                5813                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                 10783                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi              1355.221228                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.000738                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts               870                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts            10154                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts            1771                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts           1171                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass          139      1.29%      1.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu         7297     67.67%     68.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            5      0.05%     69.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           30      0.28%     69.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          139      1.29%     70.57% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     70.57% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           16      0.15%     70.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     70.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     70.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     70.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            4      0.04%     70.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu           23      0.21%     70.97% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     70.97% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt           28      0.26%     71.23% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          157      1.46%     72.69% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     72.69% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.69% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.69% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            3      0.03%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead         1712     15.88%     88.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite          869      8.06%     96.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead           59      0.55%     97.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          302      2.80%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total        10783                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl         1032                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl          895                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl          137                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl          738                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl          294                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          119                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          118                       # Class of control type instructions committed (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns          237                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 7826267.211225                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 51633.788775                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.006554                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.993446                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts          2942                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses          870                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads           917                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites          537                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses        10154                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads        11908                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites         7279                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs             2942                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads         4814                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                 5813                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                  10783                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.000738                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches              1032                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.000131                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                   1771                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                   1172                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       51                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                   7479                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       69                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.mem_ctrl.avgPriority_caches.controllers2::samples     28446.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000968018500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           213                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           213                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                55365                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3210                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        25551                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3547                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      25551                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3547                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     555                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     97                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  25551                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3547                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    24867                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      129                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      116.727700                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      92.127839                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      83.055057                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31             12      5.63%      5.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47             25     11.74%     17.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63             25     11.74%     29.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79             30     14.08%     43.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-95             27     12.68%     55.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-111            11      5.16%     61.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127           12      5.63%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-143           12      5.63%     72.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::144-159            9      4.23%     76.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-175            7      3.29%     79.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::176-191            6      2.82%     82.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-207            6      2.82%     85.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::208-223            7      3.29%     88.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-239            2      0.94%     89.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::240-255            3      1.41%     91.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-271            4      1.88%     92.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::272-287            2      0.94%     93.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-303            4      1.88%     95.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::304-319            4      1.88%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-367            1      0.47%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::368-383            3      1.41%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::400-415            1      0.47%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          213                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.051643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.048866                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.310446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               207     97.18%     97.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.47%     97.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      2.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            213                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    35520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1635264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                227008                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               204935863.55054030                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               28449278.22839679                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     7979319000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      274222.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers2      1599744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers2       218816                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers2 200484397.687343150377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers2 27422633.849136911333                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers2        25551                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers2         3547                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers2    839162500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers2 195109948500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers2     32842.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers2  55007033.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers2      1635264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1635264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers2       227008                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       227008                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers2        25551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            25551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers2         3547                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3547                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers2    204935864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          204935864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers2     28449278                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          28449278                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers2    233385142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         233385142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 24996                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 3419                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           811                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2622                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2523                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1792                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1837                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          951                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1860                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            89                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           221                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           65                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                370487500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              124980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           839162500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14821.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33571.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                11116                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2962                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             44.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        14328                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   126.776103                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    93.387485                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   156.232787                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         9561     66.73%     66.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3316     23.14%     89.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          600      4.19%     94.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          281      1.96%     96.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          158      1.10%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           93      0.65%     97.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           88      0.61%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           62      0.43%     98.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          169      1.18%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        14328                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1599744                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          218816                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               200.484398                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                27.422634                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                49.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         56741580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         30143685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       100267020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       12653280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 629391360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3381566610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    216452640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4427216175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    554.831128                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    533133750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    266240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   7180020250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         45624600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         24231075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        78204420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        5193900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 629391360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3202434420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    367300800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4352380575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    545.452521                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    926719000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    266240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   6786435000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   7979394000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
