Analysis & Synthesis report for rc4
Sun Jun 18 22:57:08 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for initializer:S_INIT
 18. Source assignments for shuffle:SHUFFLE
 19. Source assignments for encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated
 20. Source assignments for s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
 21. Source assignments for d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1
 22. Source assignments for main_fsm:MAIN
 23. Source assignments for sld_signaltap:compute
 24. Source assignments for sld_signaltap:initializer
 25. Source assignments for sld_signaltap:main_fsm
 26. Source assignments for sld_signaltap:shuffle
 27. Parameter Settings for User Entity Instance: initializer:S_INIT
 28. Parameter Settings for User Entity Instance: shuffle:SHUFFLE
 29. Parameter Settings for User Entity Instance: computeEncryptedByte:COMPUTE
 30. Parameter Settings for User Entity Instance: encrypted_rom:E|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: s_memory:S|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: d_memory:D|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: main_fsm:MAIN
 34. Parameter Settings for Inferred Entity Instance: sld_signaltap:compute
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:initializer
 36. Parameter Settings for Inferred Entity Instance: sld_signaltap:main_fsm
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:shuffle
 38. Parameter Settings for Inferred Entity Instance: shuffle:SHUFFLE|lpm_divide:Mod0
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "d_memory:D"
 41. SignalTap II Logic Analyzer Settings
 42. In-System Memory Content Editor Settings
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Post-Synthesis Netlist Statistics for Partition sld_signaltap:main_fsm
 45. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 46. Elapsed Time Per Partition
 47. Connections to In-System Debugging Instance "compute"
 48. Connections to In-System Debugging Instance "initializer"
 49. Connections to In-System Debugging Instance "shuffle"
 50. Connections to In-System Debugging Instance "main_fsm"
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 18 22:57:07 2023       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa2                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4316                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 130,432                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa2               ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; SevenSegmentDisplayDecoder.v                                       ; yes             ; User Verilog HDL File                        ; E:/CPEN311/311Labs/Lab4/rtl/SevenSegmentDisplayDecoder.v                                       ;             ;
; s_memory.vhd                                                       ; yes             ; User Wizard-Generated File                   ; E:/CPEN311/311Labs/Lab4/rtl/s_memory.vhd                                                       ;             ;
; ksa2.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv                                                            ;             ;
; initializer.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; E:/CPEN311/311Labs/Lab4/rtl/initializer.sv                                                     ;             ;
; d_memory.vhd                                                       ; yes             ; User Wizard-Generated File                   ; E:/CPEN311/311Labs/Lab4/rtl/d_memory.vhd                                                       ;             ;
; encrypted_rom.vhd                                                  ; yes             ; User Wizard-Generated File                   ; E:/CPEN311/311Labs/Lab4/rtl/encrypted_rom.vhd                                                  ;             ;
; main_fsm.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv                                                        ;             ;
; shuffle.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/CPEN311/311Labs/Lab4/rtl/shuffle.sv                                                         ;             ;
; computeencryptedbyte.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/CPEN311/311Labs/Lab4/rtl/computeencryptedbyte.sv                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_mux.inc                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_decode.inc                        ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/aglobal161.inc                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/a_rdenreg.inc                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/altrom.inc                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/altram.inc                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/altdpram.inc                          ;             ;
; db/altsyncram_hkb4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_hkb4.tdf                                             ;             ;
; ../message.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; E:/CPEN311/311Labs/Lab4/rtl/message.mif                                                        ;             ;
; db/altsyncram_m5b4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_m5b4.tdf                                             ;             ;
; db/altsyncram_kq83.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_kq83.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_rom_sr.vhd                        ;             ;
; db/altsyncram_75b4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_75b4.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_signaltap.vhd                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_ela_control.vhd                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_shiftreg.tdf                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_constant.inc                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/dffeea.inc                            ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_ela_trigger.tdf                   ;             ;
; db/sld_ela_trigger_1cn.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/sld_ela_trigger_1cn.tdf                                         ;             ;
; db/sld_reserved_rc4_compute_1_b8c9.v                               ; yes             ; Encrypted Auto-Generated Megafunction        ; E:/CPEN311/311Labs/Lab4/rtl/db/sld_reserved_rc4_compute_1_b8c9.v                               ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_alt_reduction.vhd                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_mbpmg.vhd                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_buffer_manager.vhd                ;             ;
; db/altsyncram_1sh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_1sh4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/altdpram.tdf                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/others/maxplus2/memmodes.inc                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/a_hdffe.inc                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/alt_le_rden_reg.inc                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/altsyncram.inc                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_mux.tdf                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/muxlut.inc                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/bypassff.inc                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/altshift.inc                          ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_decode.tdf                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/declut.inc                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_compare.inc                       ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_counter.tdf                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/cmpconst.inc                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_counter.inc                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/alt_counter_stratix.inc               ;             ;
; db/cntr_mai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_mai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_99c.tdf                                                    ;             ;
; db/altsyncram_loh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_loh4.tdf                                             ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_d9c.tdf                                                    ;             ;
; db/altsyncram_vuh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_vuh4.tdf                                             ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/mux_dlc.tdf                                                     ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_19i.tdf                                                    ;             ;
; db/altsyncram_fph4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_fph4.tdf                                             ;             ;
; db/cntr_d9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/cntr_d9i.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_hub.vhd                           ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_jtag_hub.vhd                      ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/lpm_divide.tdf                        ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/abs_divider.inc                       ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; e:/quartus/quartus_prime/quartus/libraries/megafunctions/sign_div_unsign.inc                   ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/CPEN311/311Labs/Lab4/rtl/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2393           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1673           ;
;     -- 7 input functions                    ; 8              ;
;     -- 6 input functions                    ; 371            ;
;     -- 5 input functions                    ; 348            ;
;     -- 4 input functions                    ; 204            ;
;     -- <=3 input functions                  ; 742            ;
;                                             ;                ;
; Dedicated logic registers                   ; 4316           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 130432         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2838           ;
; Total fan-out                               ; 26626          ;
; Average fan-out                             ; 4.14           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa2                                                                                                                                   ; 1673 (20)           ; 4316 (0)                  ; 130432            ; 0          ; 67   ; 0            ; |ksa2                                                                                                                                                                                                                                                                                                                                                               ; ksa2                              ; work         ;
;    |SevenSegmentDisplayDecoder:HEX_0|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|SevenSegmentDisplayDecoder:HEX_0                                                                                                                                                                                                                                                                                                                              ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:HEX_1|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|SevenSegmentDisplayDecoder:HEX_1                                                                                                                                                                                                                                                                                                                              ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:HEX_2|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|SevenSegmentDisplayDecoder:HEX_2                                                                                                                                                                                                                                                                                                                              ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:HEX_3|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|SevenSegmentDisplayDecoder:HEX_3                                                                                                                                                                                                                                                                                                                              ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:HEX_4|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|SevenSegmentDisplayDecoder:HEX_4                                                                                                                                                                                                                                                                                                                              ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:HEX_5|                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|SevenSegmentDisplayDecoder:HEX_5                                                                                                                                                                                                                                                                                                                              ; SevenSegmentDisplayDecoder        ; work         ;
;    |computeEncryptedByte:COMPUTE|                                                                                                       ; 93 (93)             ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|computeEncryptedByte:COMPUTE                                                                                                                                                                                                                                                                                                                                  ; computeEncryptedByte              ; work         ;
;    |d_memory:D|                                                                                                                         ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa2|d_memory:D                                                                                                                                                                                                                                                                                                                                                    ; d_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa2|d_memory:D|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_75b4:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated                                                                                                                                                                                                                                                                                     ; altsyncram_75b4                   ; work         ;
;             |altsyncram_kq83:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                                                         ; altsyncram_kq83                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |encrypted_rom:E|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa2|encrypted_rom:E                                                                                                                                                                                                                                                                                                                                               ; encrypted_rom                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa2|encrypted_rom:E|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_hkb4:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa2|encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_hkb4                   ; work         ;
;    |initializer:S_INIT|                                                                                                                 ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|initializer:S_INIT                                                                                                                                                                                                                                                                                                                                            ; initializer                       ; work         ;
;    |main_fsm:MAIN|                                                                                                                      ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|main_fsm:MAIN                                                                                                                                                                                                                                                                                                                                                 ; main_fsm                          ; work         ;
;    |s_memory:S|                                                                                                                         ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa2|s_memory:S                                                                                                                                                                                                                                                                                                                                                    ; s_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa2|s_memory:S|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_m5b4:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                                                                                                                                                                                                                                     ; altsyncram_m5b4                   ; work         ;
;             |altsyncram_kq83:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                                                                                                                                                                                                                         ; altsyncram_kq83                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |shuffle:SHUFFLE|                                                                                                                    ; 167 (128)           ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|shuffle:SHUFFLE                                                                                                                                                                                                                                                                                                                                               ; shuffle                           ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|shuffle:SHUFFLE|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                               ; lpm_divide                        ; work         ;
;          |lpm_divide_62m:auto_generated|                                                                                                ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|shuffle:SHUFFLE|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                                                                 ; lpm_divide_62m                    ; work         ;
;             |sign_div_unsign_9kh:divider|                                                                                               ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|shuffle:SHUFFLE|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                                     ; sign_div_unsign_9kh               ; work         ;
;                |alt_u_div_ose:divider|                                                                                                  ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|shuffle:SHUFFLE|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                                                               ; alt_u_div_ose                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 154 (1)             ; 203 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                              ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 153 (0)             ; 203 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 153 (0)             ; 203 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                           ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 153 (1)             ; 203 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                       ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 152 (0)             ; 193 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 152 (114)           ; 193 (164)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                              ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                      ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                    ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:compute|                                                                                                              ; 213 (2)             ; 986 (118)                 ; 14976             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 211 (0)             ; 868 (0)                   ; 14976             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 211 (67)            ; 868 (542)                 ; 14976             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 14976             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_1sh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 14976             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1sh4:auto_generated                                                                                                                                                                             ; altsyncram_1sh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 25 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                     ; sld_ela_trigger                   ; work         ;
;                   |sld_ela_trigger_1cn:auto_generated|                                                                                  ; 2 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated                                                                                                                  ; sld_ela_trigger_1cn               ; work         ;
;                      |sld_reserved_rc4_compute_1_b8c9:mgl_prim1|                                                                        ; 2 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1                                                                        ; sld_reserved_rc4_compute_1_b8c9   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                         ; lpm_shiftreg                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                         ; lpm_shiftreg                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                         ; lpm_shiftreg                      ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1|sld_alt_reduction:unary_1                                              ; sld_alt_reduction                 ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1|sld_mbpmg:mbpm_2                                                       ; sld_mbpmg                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (12)             ; 166 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_mai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mai:auto_generated                                                                                         ; cntr_mai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                  ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                        ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 117 (117)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:initializer|                                                                                                          ; 244 (2)             ; 632 (60)                  ; 3840              ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 242 (0)             ; 572 (0)                   ; 3840              ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 242 (67)            ; 572 (194)                 ; 3840              ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                        ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                         ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                     ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                           ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_loh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated                                                                                                                                                                         ; altsyncram_loh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                             ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 38 (1)              ; 166 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                            ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 30 (0)              ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                     ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                          ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 30 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                      ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                               ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                              ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                       ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_u8i:auto_generated                                                                                     ; cntr_u8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                      ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                              ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                            ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                    ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                       ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                      ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:main_fsm|                                                                                                             ; 292 (2)             ; 902 (92)                  ; 94208             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 290 (0)             ; 810 (0)                   ; 94208             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 290 (67)            ; 810 (266)                 ; 94208             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                           ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                            ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                        ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                              ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 94208             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_vuh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 94208             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vuh4:auto_generated                                                                                                                                                                            ; altsyncram_vuh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                              ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                   ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 58 (1)              ; 246 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                               ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 46 (0)              ; 230 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                        ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                             ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 46 (0)              ; 92 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                         ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                   ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                 ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (11)             ; 115 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                          ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_69i:auto_generated                                                                                        ; cntr_69i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                                                 ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                                                       ; cntr_19i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                          ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                         ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:shuffle|                                                                                                              ; 315 (2)             ; 1330 (176)                ; 11264             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 313 (0)             ; 1154 (0)                  ; 11264             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 313 (67)            ; 1154 (426)                ; 11264             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 11264             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_fph4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 11264             ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fph4:auto_generated                                                                                                                                                                             ; altsyncram_fph4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 108 (1)             ; 456 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 88 (0)              ; 440 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                         ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 264 (264)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 88 (0)              ; 176 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                          ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                    ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 137 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_d9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_d9i:auto_generated                                                                                         ; cntr_d9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                  ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                        ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa2|sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                             ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                                                 ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None           ;
; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|ALTSYNCRAM                                                                                                        ; M10K block ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; ../message.mif ;
; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM                                                                                 ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None           ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1sh4:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 128          ; 117          ; 128          ; 117          ; 14976 ; None           ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 30           ; 128          ; 30           ; 3840  ; None           ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vuh4:auto_generated|ALTSYNCRAM    ; AUTO       ; Simple Dual Port ; 2048         ; 46           ; 2048         ; 46           ; 94208 ; None           ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fph4:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 128          ; 88           ; 128          ; 88           ; 11264 ; None           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                              ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ksa2|d_memory:D                                                                                                                                                                                                                                                                             ; d_memory.vhd      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ksa2|encrypted_rom:E                                                                                                                                                                                                                                                                        ; encrypted_rom.vhd ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa2|s_memory:S                                                                                                                                                                                                                                                                             ; s_memory.vhd      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                    ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                      ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                    ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                      ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa2|sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_1cn:auto_generated|sld_reserved_rc4_compute_1_b8c9:mgl_prim1 ;                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; main_fsm:MAIN|state[2]                    ; yes                                                              ; yes                                        ;
; initializer:S_INIT|state[0]               ; yes                                                              ; yes                                        ;
; main_fsm:MAIN|state[0]                    ; yes                                                              ; yes                                        ;
; initializer:S_INIT|state[1]               ; yes                                                              ; yes                                        ;
; shuffle:SHUFFLE|state[0]                  ; yes                                                              ; yes                                        ;
; main_fsm:MAIN|state[1]                    ; yes                                                              ; yes                                        ;
; main_fsm:MAIN|state[3]                    ; yes                                                              ; yes                                        ;
; shuffle:SHUFFLE|state[1]                  ; yes                                                              ; yes                                        ;
; shuffle:SHUFFLE|state[2]                  ; yes                                                              ; yes                                        ;
; shuffle:SHUFFLE|state[3]                  ; yes                                                              ; yes                                        ;
; shuffle:SHUFFLE|state[4]                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 11 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; initializer:S_INIT|data[0]                                                                                                                                                      ; Merged with initializer:S_INIT|address[0]                                                                                                                                                   ;
; initializer:S_INIT|data[1]                                                                                                                                                      ; Merged with initializer:S_INIT|address[1]                                                                                                                                                   ;
; initializer:S_INIT|data[2]                                                                                                                                                      ; Merged with initializer:S_INIT|address[2]                                                                                                                                                   ;
; initializer:S_INIT|data[3]                                                                                                                                                      ; Merged with initializer:S_INIT|address[3]                                                                                                                                                   ;
; initializer:S_INIT|data[4]                                                                                                                                                      ; Merged with initializer:S_INIT|address[4]                                                                                                                                                   ;
; initializer:S_INIT|data[5]                                                                                                                                                      ; Merged with initializer:S_INIT|address[5]                                                                                                                                                   ;
; initializer:S_INIT|data[6]                                                                                                                                                      ; Merged with initializer:S_INIT|address[6]                                                                                                                                                   ;
; initializer:S_INIT|data[7]                                                                                                                                                      ; Merged with initializer:S_INIT|address[7]                                                                                                                                                   ;
; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; Total Number of Removed Registers = 10                                                                                                                                          ;                                                                                                                                                                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; Total Number of Removed Registers = 26                                                                                                                                          ;                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                      ; due to stuck port data_in ; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4316  ;
; Number of registers using Synchronous Clear  ; 510   ;
; Number of registers using Synchronous Load   ; 897   ;
; Number of registers using Asynchronous Clear ; 1413  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1777  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                            ; 1       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                            ; 1       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                            ; 1       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                            ; 1       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                            ; 1       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                            ; 1       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                            ; 1       ;
; sld_signaltap:compute|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                            ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                        ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                        ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                        ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                        ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                        ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                        ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                        ; 1       ;
; sld_signaltap:initializer|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                        ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                          ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                          ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                           ; 1       ;
; sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                           ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                            ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                            ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                            ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                            ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                            ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                            ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                            ; 1       ;
; sld_signaltap:shuffle|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                            ; 1       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|initializer:S_INIT|address[0]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |ksa2|computeEncryptedByte:COMPUTE|d_data[3]                                                                                                                                                                                                                                                                                                                   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |ksa2|computeEncryptedByte:COMPUTE|s_data[6]                                                                                                                                                                                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa2|shuffle:SHUFFLE|temp_addr_i[7]                                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |ksa2|shuffle:SHUFFLE|temp_val_j[2]                                                                                                                                                                                                                                                                                                                            ;
; 66:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |ksa2|computeEncryptedByte:COMPUTE|i[0]                                                                                                                                                                                                                                                                                                                        ;
; 66:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |ksa2|computeEncryptedByte:COMPUTE|d_address[7]                                                                                                                                                                                                                                                                                                                ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |ksa2|shuffle:SHUFFLE|address[3]                                                                                                                                                                                                                                                                                                                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa2|s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 36 LEs               ; 32 LEs                 ; Yes        ; |ksa2|d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                        ;
; 67:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |ksa2|computeEncryptedByte:COMPUTE|j[0]                                                                                                                                                                                                                                                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa2|shuffle:SHUFFLE|temp_val_i[1]                                                                                                                                                                                                                                                                                                                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa2|shuffle:SHUFFLE|temp_addr_j[1]                                                                                                                                                                                                                                                                                                                           ;
; 68:1               ; 8 bits    ; 360 LEs       ; 0 LEs                ; 360 LEs                ; Yes        ; |ksa2|computeEncryptedByte:COMPUTE|k[5]                                                                                                                                                                                                                                                                                                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa2|shuffle:SHUFFLE|data[5]                                                                                                                                                                                                                                                                                                                                  ;
; 69:1               ; 8 bits    ; 368 LEs       ; 16 LEs               ; 352 LEs                ; Yes        ; |ksa2|computeEncryptedByte:COMPUTE|s_address[7]                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ksa2|shuffle:SHUFFLE|Selector13                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                                ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ksa2|sld_signaltap:main_fsm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][7]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 60:1               ; 4 bits    ; 160 LEs       ; 100 LEs              ; 60 LEs                 ; Yes        ; |ksa2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Source assignments for initializer:S_INIT   ;
+-------------------+-------+------+----------+
; Assignment        ; Value ; From ; To       ;
+-------------------+-------+------+----------+
; PRESERVE_REGISTER ; on    ; -    ; state[1] ;
; PRESERVE_REGISTER ; on    ; -    ; state[0] ;
+-------------------+-------+------+----------+


+---------------------------------------------+
; Source assignments for shuffle:SHUFFLE      ;
+-------------------+-------+------+----------+
; Assignment        ; Value ; From ; To       ;
+-------------------+-------+------+----------+
; PRESERVE_REGISTER ; on    ; -    ; state[4] ;
; PRESERVE_REGISTER ; on    ; -    ; state[3] ;
; PRESERVE_REGISTER ; on    ; -    ; state[2] ;
; PRESERVE_REGISTER ; on    ; -    ; state[1] ;
; PRESERVE_REGISTER ; on    ; -    ; state[0] ;
+-------------------+-------+------+----------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------+
; Source assignments for main_fsm:MAIN        ;
+-------------------+-------+------+----------+
; Assignment        ; Value ; From ; To       ;
+-------------------+-------+------+----------+
; PRESERVE_REGISTER ; on    ; -    ; state[3] ;
; PRESERVE_REGISTER ; on    ; -    ; state[2] ;
; PRESERVE_REGISTER ; on    ; -    ; state[1] ;
; PRESERVE_REGISTER ; on    ; -    ; state[0] ;
+-------------------+-------+------+----------+


+----------------------------------------------+
; Source assignments for sld_signaltap:compute ;
+-----------------+-------+------+-------------+
; Assignment      ; Value ; From ; To          ;
+-----------------+-------+------+-------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -           ;
+-----------------+-------+------+-------------+


+--------------------------------------------------+
; Source assignments for sld_signaltap:initializer ;
+-----------------+-------+------+-----------------+
; Assignment      ; Value ; From ; To              ;
+-----------------+-------+------+-----------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -               ;
+-----------------+-------+------+-----------------+


+-----------------------------------------------+
; Source assignments for sld_signaltap:main_fsm ;
+-----------------+-------+------+--------------+
; Assignment      ; Value ; From ; To           ;
+-----------------+-------+------+--------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -            ;
+-----------------+-------+------+--------------+


+----------------------------------------------+
; Source assignments for sld_signaltap:shuffle ;
+-----------------+-------+------+-------------+
; Assignment      ; Value ; From ; To          ;
+-----------------+-------+------+-------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -           ;
+-----------------+-------+------+-------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: initializer:S_INIT ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; idle           ; 00    ; Unsigned Binary                        ;
; writing        ; 10    ; Unsigned Binary                        ;
; done           ; 01    ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shuffle:SHUFFLE ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; idle           ; 00000 ; Unsigned Binary                     ;
; wait_s_i       ; 00100 ; Unsigned Binary                     ;
; read_s_i       ; 01000 ; Unsigned Binary                     ;
; wait_s_j       ; 01100 ; Unsigned Binary                     ;
; read_s_j       ; 10000 ; Unsigned Binary                     ;
; write_s_ij     ; 00010 ; Unsigned Binary                     ;
; counting       ; 01010 ; Unsigned Binary                     ;
; done           ; 00001 ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: computeEncryptedByte:COMPUTE ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; message_length ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: encrypted_rom:E|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ../message.mif       ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_hkb4      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:S|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5b4      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_memory:D|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_75b4      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_fsm:MAIN ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; idle           ; 0000  ; Unsigned Binary                   ;
; task1          ; 0001  ; Unsigned Binary                   ;
; task2a         ; 0010  ; Unsigned Binary                   ;
; task2b         ; 0100  ; Unsigned Binary                   ;
; done           ; 1000  ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:compute                              ;
+-------------------------------------------------+----------------------------------+----------------+
; Parameter Name                                  ; Value                            ; Type           ;
+-------------------------------------------------+----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                    ; String         ;
; sld_node_info                                   ; 805334528                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                ; Signed Integer ;
; sld_data_bits                                   ; 117                              ; Untyped        ;
; sld_trigger_bits                                ; 1                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                ; Untyped        ;
; sld_sample_depth                                ; 128                              ; Untyped        ;
; sld_segment_size                                ; 128                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                             ; Untyped        ;
; sld_state_bits                                  ; 11                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_rc4_compute_1_b8c9, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                             ; String         ;
; sld_inversion_mask_length                       ; 21                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000            ; Untyped        ;
; sld_power_up_trigger                            ; 0                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd        ; String         ;
; sld_state_flow_use_generated                    ; 0                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 117                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:initializer                                                                                                         ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                   ; String         ;
; sld_node_info                                   ; 805334530                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 30                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 111                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 30                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:main_fsm                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334531                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 46                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 46                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 163                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 46                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:shuffle                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 88                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 88                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 285                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 88                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: shuffle:SHUFFLE|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 3                                               ;
; Entity Instance                           ; encrypted_rom:E|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; s_memory:S|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; d_memory:D|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "d_memory:D"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; compute       ; 1                   ; 117              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
; 1              ; shuffle       ; 88                  ; 88               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 2              ; initializer   ; 30                  ; 30               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 3              ; main_fsm      ; 46                  ; 46               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated ;
; 1              ; D           ; 8     ; 256   ; Read/Write ; d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 263                         ;
;     CLR               ; 30                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 50                          ;
;     ENA CLR           ; 37                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 64                          ;
;     ENA SCLR SLD      ; 48                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 459                         ;
;     arith             ; 146                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 78                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 5                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 310                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 86                          ;
;         5 data inputs ; 58                          ;
;         6 data inputs ; 52                          ;
; boundary_port         ; 403                         ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 11.40                       ;
; Average LUT depth     ; 2.84                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:main_fsm ;
+-----------------------+------------------------------------------------+
; Type                  ; Count                                          ;
+-----------------------+------------------------------------------------+
; arriav_ff             ; 902                                            ;
;     CLR               ; 6                                              ;
;     CLR SLD           ; 90                                             ;
;     ENA               ; 75                                             ;
;     ENA CLR           ; 181                                            ;
;     ENA CLR SCLR      ; 34                                             ;
;     ENA SCLR          ; 35                                             ;
;     ENA SCLR SLD      ; 33                                             ;
;     ENA SLD           ; 36                                             ;
;     SCLR SLD          ; 11                                             ;
;     plain             ; 401                                            ;
; arriav_lcell_comb     ; 292                                            ;
;     arith             ; 92                                             ;
;         0 data inputs ; 4                                              ;
;         1 data inputs ; 87                                             ;
;         2 data inputs ; 1                                              ;
;     normal            ; 200                                            ;
;         0 data inputs ; 2                                              ;
;         1 data inputs ; 12                                             ;
;         2 data inputs ; 9                                              ;
;         3 data inputs ; 10                                             ;
;         4 data inputs ; 22                                             ;
;         5 data inputs ; 73                                             ;
;         6 data inputs ; 72                                             ;
; boundary_port         ; 314                                            ;
; stratixv_ram_block    ; 46                                             ;
;                       ;                                                ;
; Max LUT depth         ; 4.10                                           ;
; Average LUT depth     ; 1.16                                           ;
+-----------------------+------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 203                                      ;
;     CLR               ; 2                                        ;
;     ENA               ; 32                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 114                                      ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 154                                      ;
;     extend            ; 5                                        ;
;         7 data inputs ; 5                                        ;
;     normal            ; 149                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 21                                       ;
;         4 data inputs ; 22                                       ;
;         5 data inputs ; 22                                       ;
;         6 data inputs ; 55                                       ;
; boundary_port         ; 437                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+---------------------------------------+
; Elapsed Time Per Partition            ;
+------------------------+--------------+
; Partition Name         ; Elapsed Time ;
+------------------------+--------------+
; sld_signaltap:main_fsm ; 00:00:00     ;
; Top                    ; 00:00:01     ;
; sld_hub:auto_hub       ; 00:00:00     ;
+------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "compute"                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------+---------------+-----------+-----------------------+-------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                       ; Type          ; Status    ; Partition Name        ; Netlist Type Used ; Actual Connection                                                                                            ; Details                                                                                                                                             ;
+--------------------------------------------+---------------+-----------+-----------------------+-------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; computeEncryptedByte:COMPUTE|d_address[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[0]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_address[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[1]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_address[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[2]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_address[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[3]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_address[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[4]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_address[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[5]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_address[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[6]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_address[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_address[7]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[0]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[0]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[1]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[1]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[2]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[2]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[3]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[3]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[4]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[4]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[5]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[5]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[6]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[6]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_data[7]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|d_data[7]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|d_wren        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[2]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[0]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[1]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[2]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[3]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[4]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[5]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[6]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|data_at_i[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|data_at_i[7]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[0]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[1]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[2]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[3]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[4]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[5]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[6]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_address[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|e_address[7]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[0]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[0]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[1]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[1]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[2]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[2]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[3]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[3]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[4]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[4]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[5]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[5]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[6]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[6]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|e_q[7]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated|q_a[7]                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[0]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[0]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[1]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[1]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[2]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[2]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[3]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[3]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[4]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[4]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[5]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[5]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[6]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[6]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|f[7]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|f[7]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|finish        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[0]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[0]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[0]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[1]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[1]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[2]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[2]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[3]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[3]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[4]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[4]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[5]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[5]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[6]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[6]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|i[7]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|i[7]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|invalid_ascii ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|invalid_ascii                                                                   ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[0]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[0]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[1]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[1]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[2]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[2]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[3]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[3]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[4]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[4]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[5]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[5]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[6]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[6]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|j[7]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|j[7]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[0]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[0]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[1]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[1]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[2]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[2]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[3]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[3]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[4]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[4]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[5]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[5]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[6]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[6]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|k[7]          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|k[7]                                                                            ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[0]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[1]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[2]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[3]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[4]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[5]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[6]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_address[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_address[7]                                                                    ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[0]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[0]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[1]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[1]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[2]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[2]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[3]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[3]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[4]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[4]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[5]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[5]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[6]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[6]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_data[7]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|s_data[7]                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[0]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[1]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[2]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[3]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[4]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[5]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[6]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_q[7]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|s_wren        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[1]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|start         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|state[2]                                                                                       ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|state[0]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[0]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|state[1]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[1]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|state[2]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[2]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|state[3]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[3]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|state[4]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[4]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|state[5]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[5]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|state[6]      ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[6]                                                                        ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[0]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[0]                                                                         ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[1]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[1]                                                                         ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[2]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[2]                                                                         ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[3]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[3]                                                                         ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[4]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[4]                                                                         ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[5]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[5]                                                                         ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[6]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[6]                                                                         ; N/A                                                                                                                                                 ;
; computeEncryptedByte:COMPUTE|temp[7]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; computeEncryptedByte:COMPUTE|temp[7]                                                                         ; N/A                                                                                                                                                 ;
; start_compute                              ; pre-synthesis ; missing   ; Top                   ; post-synthesis    ; GND                                                                                                          ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; start_compute                              ; pre-synthesis ; missing   ; Top                   ; post-synthesis    ; GND                                                                                                          ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; CLOCK_50~inputCLKENA0                      ; post-fitting  ; connected ; Top                   ; post-synthesis    ; CLOCK_50                                                                                                     ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|gnd                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~GND                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
; compute|vcc                                ; post-fitting  ; connected ; sld_signaltap:compute ; post-synthesis    ; sld_signaltap:compute|~VCC                                                                                   ; N/A                                                                                                                                                 ;
+--------------------------------------------+---------------+-----------+-----------------------+-------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "initializer"                                                                                                                                                                          ;
+-------------------------------+---------------+-----------+---------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name            ; Netlist Type Used ; Actual Connection                                                                                            ; Details ;
+-------------------------------+---------------+-----------+---------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; initializer:S_INIT|address[0] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[0]                                                                                ; N/A     ;
; initializer:S_INIT|address[0] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[0]                                                                                ; N/A     ;
; initializer:S_INIT|address[1] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[1]                                                                                ; N/A     ;
; initializer:S_INIT|address[1] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[1]                                                                                ; N/A     ;
; initializer:S_INIT|address[2] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[2]                                                                                ; N/A     ;
; initializer:S_INIT|address[2] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[2]                                                                                ; N/A     ;
; initializer:S_INIT|address[3] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[3]                                                                                ; N/A     ;
; initializer:S_INIT|address[3] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[3]                                                                                ; N/A     ;
; initializer:S_INIT|address[4] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[4]                                                                                ; N/A     ;
; initializer:S_INIT|address[4] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[4]                                                                                ; N/A     ;
; initializer:S_INIT|address[5] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[5]                                                                                ; N/A     ;
; initializer:S_INIT|address[5] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[5]                                                                                ; N/A     ;
; initializer:S_INIT|address[6] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[6]                                                                                ; N/A     ;
; initializer:S_INIT|address[6] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[6]                                                                                ; N/A     ;
; initializer:S_INIT|address[7] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[7]                                                                                ; N/A     ;
; initializer:S_INIT|address[7] ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[7]                                                                                ; N/A     ;
; initializer:S_INIT|clk        ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; CLOCK_50                                                                                                     ; N/A     ;
; initializer:S_INIT|data[0]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[0]                                                                                ; N/A     ;
; initializer:S_INIT|data[0]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[0]                                                                                ; N/A     ;
; initializer:S_INIT|data[1]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[1]                                                                                ; N/A     ;
; initializer:S_INIT|data[1]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[1]                                                                                ; N/A     ;
; initializer:S_INIT|data[2]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[2]                                                                                ; N/A     ;
; initializer:S_INIT|data[2]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[2]                                                                                ; N/A     ;
; initializer:S_INIT|data[3]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[3]                                                                                ; N/A     ;
; initializer:S_INIT|data[3]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[3]                                                                                ; N/A     ;
; initializer:S_INIT|data[4]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[4]                                                                                ; N/A     ;
; initializer:S_INIT|data[4]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[4]                                                                                ; N/A     ;
; initializer:S_INIT|data[5]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[5]                                                                                ; N/A     ;
; initializer:S_INIT|data[5]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[5]                                                                                ; N/A     ;
; initializer:S_INIT|data[6]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[6]                                                                                ; N/A     ;
; initializer:S_INIT|data[6]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[6]                                                                                ; N/A     ;
; initializer:S_INIT|data[7]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[7]                                                                                ; N/A     ;
; initializer:S_INIT|data[7]    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|address[7]                                                                                ; N/A     ;
; initializer:S_INIT|finish     ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[0]                                                                                  ; N/A     ;
; initializer:S_INIT|finish     ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[0]                                                                                  ; N/A     ;
; initializer:S_INIT|q[0]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; initializer:S_INIT|q[0]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; initializer:S_INIT|q[1]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; initializer:S_INIT|q[1]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; initializer:S_INIT|q[2]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; initializer:S_INIT|q[2]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; initializer:S_INIT|q[3]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; initializer:S_INIT|q[3]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; initializer:S_INIT|q[4]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; initializer:S_INIT|q[4]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; initializer:S_INIT|q[5]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; initializer:S_INIT|q[5]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; initializer:S_INIT|q[6]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; initializer:S_INIT|q[6]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; initializer:S_INIT|q[7]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; initializer:S_INIT|q[7]       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; initializer:S_INIT|reset_n    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; KEY[3]                                                                                                       ; N/A     ;
; initializer:S_INIT|reset_n    ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; KEY[3]                                                                                                       ; N/A     ;
; initializer:S_INIT|start      ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; main_fsm:MAIN|state[0]                                                                                       ; N/A     ;
; initializer:S_INIT|start      ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; main_fsm:MAIN|state[0]                                                                                       ; N/A     ;
; initializer:S_INIT|state[0]   ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[0]                                                                                  ; N/A     ;
; initializer:S_INIT|state[0]   ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[0]                                                                                  ; N/A     ;
; initializer:S_INIT|state[1]   ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[1]                                                                                  ; N/A     ;
; initializer:S_INIT|state[1]   ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[1]                                                                                  ; N/A     ;
; initializer:S_INIT|wren       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[1]                                                                                  ; N/A     ;
; initializer:S_INIT|wren       ; pre-synthesis ; connected ; Top                       ; post-synthesis    ; initializer:S_INIT|state[1]                                                                                  ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|gnd               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~GND                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
; initializer|vcc               ; post-fitting  ; connected ; sld_signaltap:initializer ; post-synthesis    ; sld_signaltap:initializer|~VCC                                                                               ; N/A     ;
+-------------------------------+---------------+-----------+---------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "shuffle"                                                                                                                                                                           ;
+--------------------------------+---------------+-----------+-----------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; Name                           ; Type          ; Status    ; Partition Name        ; Netlist Type Used ; Actual Connection                                                                                            ; Details ;
+--------------------------------+---------------+-----------+-----------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; CLOCK_50                                                                                                     ; N/A     ;
; shuffle:SHUFFLE|address[0]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[0]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[0]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[0]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[1]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[1]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[1]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[1]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[2]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[2]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[2]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[2]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[3]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[3]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[3]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[3]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[4]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[4]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[4]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[4]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[5]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[5]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[5]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[5]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[6]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[6]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[6]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[6]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[7]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[7]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|address[7]     ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|address[7]                                                                                   ; N/A     ;
; shuffle:SHUFFLE|data[0]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[0]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[0]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[0]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[1]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[1]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[1]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[1]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[2]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[2]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[2]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[2]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[3]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[3]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[3]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[3]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[4]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[4]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[4]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[4]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[5]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[5]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[5]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[5]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[6]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[6]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[6]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[6]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[7]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[7]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|data[7]        ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|data[7]                                                                                      ; N/A     ;
; shuffle:SHUFFLE|finish         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[0]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|finish         ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[0]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|q[0]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; shuffle:SHUFFLE|q[0]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0] ; N/A     ;
; shuffle:SHUFFLE|q[1]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; shuffle:SHUFFLE|q[1]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1] ; N/A     ;
; shuffle:SHUFFLE|q[2]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; shuffle:SHUFFLE|q[2]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2] ; N/A     ;
; shuffle:SHUFFLE|q[3]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; shuffle:SHUFFLE|q[3]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3] ; N/A     ;
; shuffle:SHUFFLE|q[4]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; shuffle:SHUFFLE|q[4]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4] ; N/A     ;
; shuffle:SHUFFLE|q[5]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; shuffle:SHUFFLE|q[5]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5] ; N/A     ;
; shuffle:SHUFFLE|q[6]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; shuffle:SHUFFLE|q[6]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6] ; N/A     ;
; shuffle:SHUFFLE|q[7]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; shuffle:SHUFFLE|q[7]           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7] ; N/A     ;
; shuffle:SHUFFLE|secret_key[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[0]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[0]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[10] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[10]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[10] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[10]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[11] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[11]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[11] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[11]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[12] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[12]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[12] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[12]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[13] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[13]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[13] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[13]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[14] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[14]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[14] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[14]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[15] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[15]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[15] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[15]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[16] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[16]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[16] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[16]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[17] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[17]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[17] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[17]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[18] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[18]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[18] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[18]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[19] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[19]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[19] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[19]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[1]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[1]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[20] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[20]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[20] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[20]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[21] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[21]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[21] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[21]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[22] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[22]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[22] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[22]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[23] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[23]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[23] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[23]                                                                                 ; N/A     ;
; shuffle:SHUFFLE|secret_key[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[2]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[2]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[3]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[3]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[4]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[4]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[5]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[5]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[6]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[6]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[7]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[7]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[8]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[8]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[8]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[8]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[9]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[9]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|secret_key[9]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|secret_key[9]                                                                                  ; N/A     ;
; shuffle:SHUFFLE|start          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|state[1]                                                                                       ; N/A     ;
; shuffle:SHUFFLE|start          ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; main_fsm:MAIN|state[1]                                                                                       ; N/A     ;
; shuffle:SHUFFLE|state[0]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[0]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[0]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[0]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[1]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[1]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[1]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[1]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[2]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[2]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[2]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[2]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[3]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[3]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[3]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[3]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[4]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[4]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|state[4]       ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[4]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[0] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[0]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[0] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[0]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[1] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[1]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[1] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[1]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[2] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[2]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[2] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[2]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[3] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[3]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[3] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[3]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[4] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[4]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[4] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[4]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[5] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[5]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[5] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[5]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[6] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[6]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[6] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[6]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[7] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[7]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_i[7] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_i[7]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[0] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[0]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[0] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[0]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[1] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[1]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[1] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[1]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[2] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[2]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[2] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[2]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[3] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[3]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[3] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[3]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[4] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[4]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[4] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[4]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[5] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[5]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[5] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[5]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[6] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[6]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[6] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[6]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[7] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[7]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_addr_j[7] ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_addr_j[7]                                                                               ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[0]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[0]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[1]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[1]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[2]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[2]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[3]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[3]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[4]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[4]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[5]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[5]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[6]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[6]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[7]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_i[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_i[7]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[0]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[0]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[0]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[1]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[1]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[1]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[2]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[2]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[2]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[3]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[3]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[3]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[4]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[4]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[4]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[5]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[5]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[5]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[6]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[6]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[6]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[7]                                                                                ; N/A     ;
; shuffle:SHUFFLE|temp_val_j[7]  ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|temp_val_j[7]                                                                                ; N/A     ;
; shuffle:SHUFFLE|wren           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[1]                                                                                     ; N/A     ;
; shuffle:SHUFFLE|wren           ; pre-synthesis ; connected ; Top                   ; post-synthesis    ; shuffle:SHUFFLE|state[1]                                                                                     ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|gnd                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~GND                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
; shuffle|vcc                    ; post-fitting  ; connected ; sld_signaltap:shuffle ; post-synthesis    ; sld_signaltap:shuffle|~VCC                                                                                   ; N/A     ;
+--------------------------------+---------------+-----------+-----------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "main_fsm"                                                                                                       ;
+------------------------------+---------------+-----------+------------------------+-------------------+--------------------------------------------+---------+
; Name                         ; Type          ; Status    ; Partition Name         ; Netlist Type Used ; Actual Connection                          ; Details ;
+------------------------------+---------------+-----------+------------------------+-------------------+--------------------------------------------+---------+
; main_fsm:MAIN|LEDR[0]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|LEDR[0]                      ; N/A     ;
; main_fsm:MAIN|LEDR[0]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|LEDR[0]                      ; N/A     ;
; main_fsm:MAIN|LEDR[1]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|LEDR[1]                      ; N/A     ;
; main_fsm:MAIN|LEDR[1]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|LEDR[1]                      ; N/A     ;
; main_fsm:MAIN|LEDR[2]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[2]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[3]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[3]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[4]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[4]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[5]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[5]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[6]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[6]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[7]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[7]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[8]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[8]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[9]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|LEDR[9]        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; GND                                        ; N/A     ;
; main_fsm:MAIN|clk            ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; CLOCK_50                                   ; N/A     ;
; main_fsm:MAIN|finish_compute ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[0]      ; N/A     ;
; main_fsm:MAIN|finish_compute ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; computeEncryptedByte:COMPUTE|state[0]      ; N/A     ;
; main_fsm:MAIN|finish_init    ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; initializer:S_INIT|state[0]                ; N/A     ;
; main_fsm:MAIN|finish_init    ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; initializer:S_INIT|state[0]                ; N/A     ;
; main_fsm:MAIN|finish_shuffle ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; shuffle:SHUFFLE|state[0]                   ; N/A     ;
; main_fsm:MAIN|finish_shuffle ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; shuffle:SHUFFLE|state[0]                   ; N/A     ;
; main_fsm:MAIN|invalid_ascii  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; computeEncryptedByte:COMPUTE|invalid_ascii ; N/A     ;
; main_fsm:MAIN|invalid_ascii  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; computeEncryptedByte:COMPUTE|invalid_ascii ; N/A     ;
; main_fsm:MAIN|reset_n        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; KEY[3]                                     ; N/A     ;
; main_fsm:MAIN|reset_n        ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; KEY[3]                                     ; N/A     ;
; main_fsm:MAIN|secret_key[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[0]                ; N/A     ;
; main_fsm:MAIN|secret_key[0]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[0]                ; N/A     ;
; main_fsm:MAIN|secret_key[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[10]               ; N/A     ;
; main_fsm:MAIN|secret_key[10] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[10]               ; N/A     ;
; main_fsm:MAIN|secret_key[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[11]               ; N/A     ;
; main_fsm:MAIN|secret_key[11] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[11]               ; N/A     ;
; main_fsm:MAIN|secret_key[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[12]               ; N/A     ;
; main_fsm:MAIN|secret_key[12] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[12]               ; N/A     ;
; main_fsm:MAIN|secret_key[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[13]               ; N/A     ;
; main_fsm:MAIN|secret_key[13] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[13]               ; N/A     ;
; main_fsm:MAIN|secret_key[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[14]               ; N/A     ;
; main_fsm:MAIN|secret_key[14] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[14]               ; N/A     ;
; main_fsm:MAIN|secret_key[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[15]               ; N/A     ;
; main_fsm:MAIN|secret_key[15] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[15]               ; N/A     ;
; main_fsm:MAIN|secret_key[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[16]               ; N/A     ;
; main_fsm:MAIN|secret_key[16] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[16]               ; N/A     ;
; main_fsm:MAIN|secret_key[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[17]               ; N/A     ;
; main_fsm:MAIN|secret_key[17] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[17]               ; N/A     ;
; main_fsm:MAIN|secret_key[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[18]               ; N/A     ;
; main_fsm:MAIN|secret_key[18] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[18]               ; N/A     ;
; main_fsm:MAIN|secret_key[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[19]               ; N/A     ;
; main_fsm:MAIN|secret_key[19] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[19]               ; N/A     ;
; main_fsm:MAIN|secret_key[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[1]                ; N/A     ;
; main_fsm:MAIN|secret_key[1]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[1]                ; N/A     ;
; main_fsm:MAIN|secret_key[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[20]               ; N/A     ;
; main_fsm:MAIN|secret_key[20] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[20]               ; N/A     ;
; main_fsm:MAIN|secret_key[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[21]               ; N/A     ;
; main_fsm:MAIN|secret_key[21] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[21]               ; N/A     ;
; main_fsm:MAIN|secret_key[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[22]               ; N/A     ;
; main_fsm:MAIN|secret_key[22] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[22]               ; N/A     ;
; main_fsm:MAIN|secret_key[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[23]               ; N/A     ;
; main_fsm:MAIN|secret_key[23] ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[23]               ; N/A     ;
; main_fsm:MAIN|secret_key[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[2]                ; N/A     ;
; main_fsm:MAIN|secret_key[2]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[2]                ; N/A     ;
; main_fsm:MAIN|secret_key[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[3]                ; N/A     ;
; main_fsm:MAIN|secret_key[3]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[3]                ; N/A     ;
; main_fsm:MAIN|secret_key[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[4]                ; N/A     ;
; main_fsm:MAIN|secret_key[4]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[4]                ; N/A     ;
; main_fsm:MAIN|secret_key[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[5]                ; N/A     ;
; main_fsm:MAIN|secret_key[5]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[5]                ; N/A     ;
; main_fsm:MAIN|secret_key[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[6]                ; N/A     ;
; main_fsm:MAIN|secret_key[6]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[6]                ; N/A     ;
; main_fsm:MAIN|secret_key[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[7]                ; N/A     ;
; main_fsm:MAIN|secret_key[7]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[7]                ; N/A     ;
; main_fsm:MAIN|secret_key[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[8]                ; N/A     ;
; main_fsm:MAIN|secret_key[8]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[8]                ; N/A     ;
; main_fsm:MAIN|secret_key[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[9]                ; N/A     ;
; main_fsm:MAIN|secret_key[9]  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|secret_key[9]                ; N/A     ;
; main_fsm:MAIN|start_compute  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[2]                     ; N/A     ;
; main_fsm:MAIN|start_compute  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[2]                     ; N/A     ;
; main_fsm:MAIN|start_init     ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[0]                     ; N/A     ;
; main_fsm:MAIN|start_init     ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[0]                     ; N/A     ;
; main_fsm:MAIN|start_shuffle  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[1]                     ; N/A     ;
; main_fsm:MAIN|start_shuffle  ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[1]                     ; N/A     ;
; main_fsm:MAIN|state[0]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[0]                     ; N/A     ;
; main_fsm:MAIN|state[0]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[0]                     ; N/A     ;
; main_fsm:MAIN|state[1]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[1]                     ; N/A     ;
; main_fsm:MAIN|state[1]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[1]                     ; N/A     ;
; main_fsm:MAIN|state[2]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[2]                     ; N/A     ;
; main_fsm:MAIN|state[2]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[2]                     ; N/A     ;
; main_fsm:MAIN|state[3]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[3]                     ; N/A     ;
; main_fsm:MAIN|state[3]       ; pre-synthesis ; connected ; Top                    ; post-synthesis    ; main_fsm:MAIN|state[3]                     ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|gnd                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~GND                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
; main_fsm|vcc                 ; post-fitting  ; connected ; sld_signaltap:main_fsm ; post-synthesis    ; sld_signaltap:main_fsm|~VCC                ; N/A     ;
+------------------------------+---------------+-----------+------------------------+-------------------+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 18 22:56:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file swap.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: E:/CPEN311/311Labs/Lab4/rtl/SevenSegmentDisplayDecoder.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ksa.vhd
    Info (12022): Found design unit 1: ksa-rtl File: E:/CPEN311/311Labs/Lab4/rtl/ksa.vhd Line: 19
    Info (12023): Found entity 1: ksa File: E:/CPEN311/311Labs/Lab4/rtl/ksa.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file s_memory.vhd
    Info (12022): Found design unit 1: s_memory-SYN File: E:/CPEN311/311Labs/Lab4/rtl/s_memory.vhd Line: 55
    Info (12023): Found entity 1: s_memory File: E:/CPEN311/311Labs/Lab4/rtl/s_memory.vhd Line: 43
Warning (10238): Verilog Module Declaration warning at ksa2.sv(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ksa2" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ksa2.sv
    Info (12023): Found entity 1: ksa2 File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file initializer.sv
    Info (12023): Found entity 1: initializer File: E:/CPEN311/311Labs/Lab4/rtl/initializer.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file d_memory.vhd
    Info (12022): Found design unit 1: d_memory-SYN File: E:/CPEN311/311Labs/Lab4/rtl/d_memory.vhd Line: 54
    Info (12023): Found entity 1: d_memory File: E:/CPEN311/311Labs/Lab4/rtl/d_memory.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file encrypted_rom.vhd
    Info (12022): Found design unit 1: encrypted_rom-SYN File: E:/CPEN311/311Labs/Lab4/rtl/encrypted_rom.vhd Line: 52
    Info (12023): Found entity 1: encrypted_rom File: E:/CPEN311/311Labs/Lab4/rtl/encrypted_rom.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file main_fsm.sv
    Info (12023): Found entity 1: main_fsm File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 1
Info (12127): Elaborating entity "ksa2" for the top level hierarchy
Info (12128): Elaborating entity "initializer" for hierarchy "initializer:S_INIT" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 70
Warning (12125): Using design file shuffle.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shuffle File: E:/CPEN311/311Labs/Lab4/rtl/shuffle.sv Line: 1
Info (12128): Elaborating entity "shuffle" for hierarchy "shuffle:SHUFFLE" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 84
Warning (10230): Verilog HDL assignment warning at shuffle.sv(63): truncated value with size 32 to match size of target (8) File: E:/CPEN311/311Labs/Lab4/rtl/shuffle.sv Line: 63
Warning (10230): Verilog HDL assignment warning at shuffle.sv(64): truncated value with size 32 to match size of target (8) File: E:/CPEN311/311Labs/Lab4/rtl/shuffle.sv Line: 64
Warning (12125): Using design file computeencryptedbyte.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: computeEncryptedByte File: E:/CPEN311/311Labs/Lab4/rtl/computeencryptedbyte.sv Line: 1
Info (12128): Elaborating entity "computeEncryptedByte" for hierarchy "computeEncryptedByte:COMPUTE" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 105
Warning (10036): Verilog HDL or VHDL warning at computeencryptedbyte.sv(33): object "data_at_j" assigned a value but never read File: E:/CPEN311/311Labs/Lab4/rtl/computeencryptedbyte.sv Line: 33
Warning (10230): Verilog HDL assignment warning at computeencryptedbyte.sv(61): truncated value with size 32 to match size of target (8) File: E:/CPEN311/311Labs/Lab4/rtl/computeencryptedbyte.sv Line: 61
Warning (10230): Verilog HDL assignment warning at computeencryptedbyte.sv(138): truncated value with size 32 to match size of target (8) File: E:/CPEN311/311Labs/Lab4/rtl/computeencryptedbyte.sv Line: 138
Info (12128): Elaborating entity "encrypted_rom" for hierarchy "encrypted_rom:E" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "encrypted_rom:E|altsyncram:altsyncram_component" File: E:/CPEN311/311Labs/Lab4/rtl/encrypted_rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "encrypted_rom:E|altsyncram:altsyncram_component" File: E:/CPEN311/311Labs/Lab4/rtl/encrypted_rom.vhd Line: 59
Info (12133): Instantiated megafunction "encrypted_rom:E|altsyncram:altsyncram_component" with the following parameter: File: E:/CPEN311/311Labs/Lab4/rtl/encrypted_rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../message.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hkb4.tdf
    Info (12023): Found entity 1: altsyncram_hkb4 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_hkb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hkb4" for hierarchy "encrypted_rom:E|altsyncram:altsyncram_component|altsyncram_hkb4:auto_generated" File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "E:/CPEN311/311Labs/Lab4/rtl/message.mif" -- setting initial value for remaining addresses to 0 File: E:/CPEN311/311Labs/Lab4/rtl/encrypted_rom.vhd Line: 59
Info (12128): Elaborating entity "s_memory" for hierarchy "s_memory:S" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 126
Info (12128): Elaborating entity "altsyncram" for hierarchy "s_memory:S|altsyncram:altsyncram_component" File: E:/CPEN311/311Labs/Lab4/rtl/s_memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "s_memory:S|altsyncram:altsyncram_component" File: E:/CPEN311/311Labs/Lab4/rtl/s_memory.vhd Line: 62
Info (12133): Instantiated megafunction "s_memory:S|altsyncram:altsyncram_component" with the following parameter: File: E:/CPEN311/311Labs/Lab4/rtl/s_memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b4.tdf
    Info (12023): Found entity 1: altsyncram_m5b4 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_m5b4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m5b4" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated" File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kq83.tdf
    Info (12023): Found entity 1: altsyncram_kq83 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_kq83.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kq83" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1" File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_m5b4.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_m5b4.tdf Line: 38
Info (12133): Instantiated megafunction "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_m5b4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "s_memory:S|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "d_memory" for hierarchy "d_memory:D" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "d_memory:D|altsyncram:altsyncram_component" File: E:/CPEN311/311Labs/Lab4/rtl/d_memory.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "d_memory:D|altsyncram:altsyncram_component" File: E:/CPEN311/311Labs/Lab4/rtl/d_memory.vhd Line: 61
Info (12133): Instantiated megafunction "d_memory:D|altsyncram:altsyncram_component" with the following parameter: File: E:/CPEN311/311Labs/Lab4/rtl/d_memory.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75b4.tdf
    Info (12023): Found entity 1: altsyncram_75b4 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_75b4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_75b4" for hierarchy "d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated" File: e:/quartus/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_75b4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_75b4.tdf Line: 38
Info (12133): Instantiated megafunction "d_memory:D|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_75b4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "main_fsm" for hierarchy "main_fsm:MAIN" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 151
Warning (10230): Verilog HDL assignment warning at main_fsm.sv(35): truncated value with size 32 to match size of target (24) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 35
Warning (10240): Verilog HDL Always Construct warning at main_fsm.sv(19): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[2]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[3]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[4]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[5]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[6]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[7]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[8]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (10041): Inferred latch for "LEDR[9]" at main_fsm.sv(19) File: E:/CPEN311/311Labs/Lab4/rtl/main_fsm.sv Line: 19
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:HEX_0" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_1cn.tdf
    Info (12023): Found entity 1: sld_ela_trigger_1cn File: E:/CPEN311/311Labs/Lab4/rtl/db/sld_ela_trigger_1cn.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_rc4_compute_1_b8c9.v
    Info (12023): Found entity 1: sld_reserved_rc4_compute_1_b8c9 File: E:/CPEN311/311Labs/Lab4/rtl/db/sld_reserved_rc4_compute_1_b8c9.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sh4.tdf
    Info (12023): Found entity 1: altsyncram_1sh4 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_1sh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: E:/CPEN311/311Labs/Lab4/rtl/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/CPEN311/311Labs/Lab4/rtl/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mai.tdf
    Info (12023): Found entity 1: cntr_mai File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_mai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_99c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_loh4.tdf
    Info (12023): Found entity 1: altsyncram_loh4 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_loh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vuh4.tdf
    Info (12023): Found entity 1: altsyncram_vuh4 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_vuh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: E:/CPEN311/311Labs/Lab4/rtl/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: E:/CPEN311/311Labs/Lab4/rtl/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fph4.tdf
    Info (12023): Found entity 1: altsyncram_fph4 File: E:/CPEN311/311Labs/Lab4/rtl/db/altsyncram_fph4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d9i.tdf
    Info (12023): Found entity 1: cntr_d9i File: E:/CPEN311/311Labs/Lab4/rtl/db/cntr_d9i.tdf Line: 28
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "compute"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "initializer"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "main_fsm"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "shuffle"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.18.22:56:52 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/CPEN311/311Labs/Lab4/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "shuffle:SHUFFLE|Mod0" File: E:/CPEN311/311Labs/Lab4/rtl/shuffle.sv Line: 49
Info (12130): Elaborated megafunction instantiation "shuffle:SHUFFLE|lpm_divide:Mod0" File: E:/CPEN311/311Labs/Lab4/rtl/shuffle.sv Line: 49
Info (12133): Instantiated megafunction "shuffle:SHUFFLE|lpm_divide:Mod0" with the following parameter: File: E:/CPEN311/311Labs/Lab4/rtl/shuffle.sv Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: E:/CPEN311/311Labs/Lab4/rtl/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: E:/CPEN311/311Labs/Lab4/rtl/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: E:/CPEN311/311Labs/Lab4/rtl/db/alt_u_div_ose.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:main_fsm"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "compute" to 149 of its 151 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35024): Successfully connected in-system debug instance "initializer" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "shuffle" to all 209 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "main_fsm" to all 125 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 37
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 37
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 37
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/CPEN311/311Labs/Lab4/rtl/ksa2.sv Line: 40
Info (21057): Implemented 5538 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 5161 logic cells
    Info (21064): Implemented 305 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4973 megabytes
    Info: Processing ended: Sun Jun 18 22:57:08 2023
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:26


