## System Verilog 断言生成
- Hybrid Rule-based and Machine Learning System for Assertion Generation from Natural Language Specifications