
Lab05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003574  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000044c  20000000  00403574  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002cc  2000044c  004039c0  0002044c  2**2
                  ALLOC
  3 .stack        00003000  20000718  00403c8c  0002044c  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001a021  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003745  00000000  00000000  0003a4f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007ef8  00000000  00000000  0003dc39  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ac8  00000000  00000000  00045b31  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bb8  00000000  00000000  000465f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00019494  00000000  00000000  000471b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ca6a  00000000  00000000  00060645  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006a715  00000000  00000000  0006d0af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001cc0  00000000  00000000  000d77c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 37 00 20 59 2c 40 00 55 2c 40 00 55 2c 40 00     .7. Y,@.U,@.U,@.
  400010:	55 2c 40 00 55 2c 40 00 55 2c 40 00 00 00 00 00     U,@.U,@.U,@.....
	...
  40002c:	a1 06 40 00 55 2c 40 00 00 00 00 00 41 07 40 00     ..@.U,@.....A.@.
  40003c:	a5 07 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     ..@.U,@.U,@.U,@.
  40004c:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  40005c:	f5 29 40 00 55 2c 40 00 4d 04 40 00 61 04 40 00     .)@.U,@.M.@.a.@.
  40006c:	75 04 40 00 89 04 40 00 9d 04 40 00 55 2c 40 00     u.@...@...@.U,@.
  40007c:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  40008c:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  40009c:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  4000ac:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  4000bc:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  4000cc:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  4000dc:	55 2c 40 00 55 2c 40 00 55 2c 40 00 55 2c 40 00     U,@.U,@.U,@.U,@.
  4000ec:	55 2c 40 00 55 2c 40 00 55 2c 40 00                 U,@.U,@.U,@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	2000044c 	.word	0x2000044c
  400114:	00000000 	.word	0x00000000
  400118:	00403574 	.word	0x00403574

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00403574 	.word	0x00403574
  400158:	20000450 	.word	0x20000450
  40015c:	00403574 	.word	0x00403574
  400160:	00000000 	.word	0x00000000

00400164 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400164:	b90a      	cbnz	r2, 40016a <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400166:	6601      	str	r1, [r0, #96]	; 0x60
  400168:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40016a:	6641      	str	r1, [r0, #100]	; 0x64
  40016c:	4770      	bx	lr

0040016e <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40016e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400172:	0053      	lsls	r3, r2, #1
  400174:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400178:	fbb2 f2f3 	udiv	r2, r2, r3
  40017c:	3a01      	subs	r2, #1
  40017e:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400182:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400186:	4770      	bx	lr

00400188 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400188:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40018a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40018e:	d039      	beq.n	400204 <pio_set_peripheral+0x7c>
  400190:	d813      	bhi.n	4001ba <pio_set_peripheral+0x32>
  400192:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400196:	d025      	beq.n	4001e4 <pio_set_peripheral+0x5c>
  400198:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40019c:	d10a      	bne.n	4001b4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40019e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4001a0:	4313      	orrs	r3, r2
  4001a2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4001a4:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4001a6:	6f43      	ldr	r3, [r0, #116]	; 0x74
  4001a8:	ea21 0102 	bic.w	r1, r1, r2
  4001ac:	400b      	ands	r3, r1
  4001ae:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4001b0:	6042      	str	r2, [r0, #4]
  4001b2:	4770      	bx	lr
	switch (ul_type) {
  4001b4:	2900      	cmp	r1, #0
  4001b6:	d1fb      	bne.n	4001b0 <pio_set_peripheral+0x28>
  4001b8:	4770      	bx	lr
  4001ba:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4001be:	d020      	beq.n	400202 <pio_set_peripheral+0x7a>
  4001c0:	d809      	bhi.n	4001d6 <pio_set_peripheral+0x4e>
  4001c2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4001c6:	d1f3      	bne.n	4001b0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4001c8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4001ca:	4313      	orrs	r3, r2
  4001cc:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4001ce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4001d0:	4313      	orrs	r3, r2
  4001d2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4001d4:	e7ec      	b.n	4001b0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4001d6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4001da:	d012      	beq.n	400202 <pio_set_peripheral+0x7a>
  4001dc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4001e0:	d00f      	beq.n	400202 <pio_set_peripheral+0x7a>
  4001e2:	e7e5      	b.n	4001b0 <pio_set_peripheral+0x28>
{
  4001e4:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4001e6:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4001e8:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4001ea:	43d3      	mvns	r3, r2
  4001ec:	401c      	ands	r4, r3
  4001ee:	4021      	ands	r1, r4
  4001f0:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4001f2:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4001f4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4001f6:	4023      	ands	r3, r4
  4001f8:	400b      	ands	r3, r1
  4001fa:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4001fc:	6042      	str	r2, [r0, #4]
}
  4001fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  400202:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400204:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400206:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400208:	ea21 0102 	bic.w	r1, r1, r2
  40020c:	400b      	ands	r3, r1
  40020e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400210:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400212:	4313      	orrs	r3, r2
  400214:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400216:	e7cb      	b.n	4001b0 <pio_set_peripheral+0x28>

00400218 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400218:	f012 0f10 	tst.w	r2, #16
  40021c:	d012      	beq.n	400244 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40021e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400222:	f012 0f20 	tst.w	r2, #32
  400226:	d007      	beq.n	400238 <pio_configure_interrupt+0x20>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400228:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40022c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400230:	d005      	beq.n	40023e <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400232:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400236:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400238:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  40023c:	e7f6      	b.n	40022c <pio_configure_interrupt+0x14>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40023e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400242:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400244:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400248:	4770      	bx	lr

0040024a <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  40024a:	6401      	str	r1, [r0, #64]	; 0x40
  40024c:	4770      	bx	lr

0040024e <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40024e:	6441      	str	r1, [r0, #68]	; 0x44
  400250:	4770      	bx	lr
	...

00400254 <pio_set_input>:
{
  400254:	b570      	push	{r4, r5, r6, lr}
  400256:	4604      	mov	r4, r0
  400258:	460d      	mov	r5, r1
  40025a:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
  40025c:	4b0d      	ldr	r3, [pc, #52]	; (400294 <pio_set_input+0x40>)
  40025e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400260:	f006 0201 	and.w	r2, r6, #1
  400264:	4629      	mov	r1, r5
  400266:	4620      	mov	r0, r4
  400268:	4b0b      	ldr	r3, [pc, #44]	; (400298 <pio_set_input+0x44>)
  40026a:	4798      	blx	r3
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40026c:	f016 0f0a 	tst.w	r6, #10
  400270:	d009      	beq.n	400286 <pio_set_input+0x32>
		p_pio->PIO_IFER = ul_mask;
  400272:	6225      	str	r5, [r4, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400274:	f016 0f02 	tst.w	r6, #2
  400278:	d107      	bne.n	40028a <pio_set_input+0x36>
		if (ul_attribute & PIO_DEBOUNCE) {
  40027a:	f016 0f08 	tst.w	r6, #8
  40027e:	d006      	beq.n	40028e <pio_set_input+0x3a>
			p_pio->PIO_IFSCER = ul_mask;
  400280:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  400284:	e003      	b.n	40028e <pio_set_input+0x3a>
		p_pio->PIO_IFDR = ul_mask;
  400286:	6265      	str	r5, [r4, #36]	; 0x24
  400288:	e7f4      	b.n	400274 <pio_set_input+0x20>
		p_pio->PIO_IFSCDR = ul_mask;
  40028a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40028e:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
  400290:	6025      	str	r5, [r4, #0]
  400292:	bd70      	pop	{r4, r5, r6, pc}
  400294:	0040024f 	.word	0x0040024f
  400298:	00400165 	.word	0x00400165

0040029c <pio_set_output>:
{
  40029c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40029e:	4604      	mov	r4, r0
  4002a0:	460d      	mov	r5, r1
  4002a2:	4616      	mov	r6, r2
  4002a4:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
  4002a6:	4b09      	ldr	r3, [pc, #36]	; (4002cc <pio_set_output+0x30>)
  4002a8:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4002aa:	9a06      	ldr	r2, [sp, #24]
  4002ac:	4629      	mov	r1, r5
  4002ae:	4620      	mov	r0, r4
  4002b0:	4b07      	ldr	r3, [pc, #28]	; (4002d0 <pio_set_output+0x34>)
  4002b2:	4798      	blx	r3
	if (ul_multidrive_enable) {
  4002b4:	b12f      	cbz	r7, 4002c2 <pio_set_output+0x26>
		p_pio->PIO_MDER = ul_mask;
  4002b6:	6525      	str	r5, [r4, #80]	; 0x50
	if (ul_default_level) {
  4002b8:	b92e      	cbnz	r6, 4002c6 <pio_set_output+0x2a>
		p_pio->PIO_CODR = ul_mask;
  4002ba:	6365      	str	r5, [r4, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4002bc:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
  4002be:	6025      	str	r5, [r4, #0]
  4002c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p_pio->PIO_MDDR = ul_mask;
  4002c2:	6565      	str	r5, [r4, #84]	; 0x54
  4002c4:	e7f8      	b.n	4002b8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4002c6:	6325      	str	r5, [r4, #48]	; 0x30
  4002c8:	e7f8      	b.n	4002bc <pio_set_output+0x20>
  4002ca:	bf00      	nop
  4002cc:	0040024f 	.word	0x0040024f
  4002d0:	00400165 	.word	0x00400165

004002d4 <pio_configure>:
{
  4002d4:	b570      	push	{r4, r5, r6, lr}
  4002d6:	b082      	sub	sp, #8
  4002d8:	4604      	mov	r4, r0
  4002da:	4615      	mov	r5, r2
  4002dc:	461e      	mov	r6, r3
	switch (ul_type) {
  4002de:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002e2:	d014      	beq.n	40030e <pio_configure+0x3a>
  4002e4:	d90a      	bls.n	4002fc <pio_configure+0x28>
  4002e6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002ea:	d023      	beq.n	400334 <pio_configure+0x60>
  4002ec:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002f0:	d020      	beq.n	400334 <pio_configure+0x60>
  4002f2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002f6:	d017      	beq.n	400328 <pio_configure+0x54>
		return 0;
  4002f8:	2000      	movs	r0, #0
  4002fa:	e013      	b.n	400324 <pio_configure+0x50>
	switch (ul_type) {
  4002fc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400300:	d005      	beq.n	40030e <pio_configure+0x3a>
  400302:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400306:	d002      	beq.n	40030e <pio_configure+0x3a>
  400308:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40030c:	d1f4      	bne.n	4002f8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40030e:	462a      	mov	r2, r5
  400310:	4620      	mov	r0, r4
  400312:	4b10      	ldr	r3, [pc, #64]	; (400354 <pio_configure+0x80>)
  400314:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  400316:	f006 0201 	and.w	r2, r6, #1
  40031a:	4629      	mov	r1, r5
  40031c:	4620      	mov	r0, r4
  40031e:	4b0e      	ldr	r3, [pc, #56]	; (400358 <pio_configure+0x84>)
  400320:	4798      	blx	r3
	return 1;
  400322:	2001      	movs	r0, #1
}
  400324:	b002      	add	sp, #8
  400326:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400328:	461a      	mov	r2, r3
  40032a:	4629      	mov	r1, r5
  40032c:	4b0b      	ldr	r3, [pc, #44]	; (40035c <pio_configure+0x88>)
  40032e:	4798      	blx	r3
	return 1;
  400330:	2001      	movs	r0, #1
		break;
  400332:	e7f7      	b.n	400324 <pio_configure+0x50>
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  400334:	f006 0301 	and.w	r3, r6, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400338:	9300      	str	r3, [sp, #0]
  40033a:	f3c6 0380 	ubfx	r3, r6, #2, #1
  40033e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400342:	bf14      	ite	ne
  400344:	2200      	movne	r2, #0
  400346:	2201      	moveq	r2, #1
  400348:	4629      	mov	r1, r5
  40034a:	4620      	mov	r0, r4
  40034c:	4c04      	ldr	r4, [pc, #16]	; (400360 <pio_configure+0x8c>)
  40034e:	47a0      	blx	r4
	return 1;
  400350:	2001      	movs	r0, #1
		break;
  400352:	e7e7      	b.n	400324 <pio_configure+0x50>
  400354:	00400189 	.word	0x00400189
  400358:	00400165 	.word	0x00400165
  40035c:	00400255 	.word	0x00400255
  400360:	0040029d 	.word	0x0040029d

00400364 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400364:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400366:	4770      	bx	lr

00400368 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400368:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40036a:	4770      	bx	lr

0040036c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40036c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400370:	4607      	mov	r7, r0
  400372:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400374:	4b16      	ldr	r3, [pc, #88]	; (4003d0 <pio_handler_process+0x64>)
  400376:	4798      	blx	r3
  400378:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40037a:	4638      	mov	r0, r7
  40037c:	4b15      	ldr	r3, [pc, #84]	; (4003d4 <pio_handler_process+0x68>)
  40037e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400380:	4005      	ands	r5, r0
  400382:	d122      	bne.n	4003ca <pio_handler_process+0x5e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400384:	4b14      	ldr	r3, [pc, #80]	; (4003d8 <pio_handler_process+0x6c>)
  400386:	681b      	ldr	r3, [r3, #0]
  400388:	b123      	cbz	r3, 400394 <pio_handler_process+0x28>
		if (pio_capture_handler) {
  40038a:	4b14      	ldr	r3, [pc, #80]	; (4003dc <pio_handler_process+0x70>)
  40038c:	681b      	ldr	r3, [r3, #0]
  40038e:	b10b      	cbz	r3, 400394 <pio_handler_process+0x28>
			pio_capture_handler(p_pio);
  400390:	4638      	mov	r0, r7
  400392:	4798      	blx	r3
  400394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			i++;
  400398:	3401      	adds	r4, #1
			if (i >= MAX_INTERRUPT_SOURCES) {
  40039a:	2c06      	cmp	r4, #6
  40039c:	d8f2      	bhi.n	400384 <pio_handler_process+0x18>
		while (status != 0) {
  40039e:	2d00      	cmp	r5, #0
  4003a0:	d0f0      	beq.n	400384 <pio_handler_process+0x18>
			if (gs_interrupt_sources[i].id == ul_id) {
  4003a2:	0123      	lsls	r3, r4, #4
  4003a4:	4a0e      	ldr	r2, [pc, #56]	; (4003e0 <pio_handler_process+0x74>)
  4003a6:	58d0      	ldr	r0, [r2, r3]
  4003a8:	42b0      	cmp	r0, r6
  4003aa:	d1f5      	bne.n	400398 <pio_handler_process+0x2c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4003ac:	eb02 1304 	add.w	r3, r2, r4, lsl #4
  4003b0:	6859      	ldr	r1, [r3, #4]
  4003b2:	420d      	tst	r5, r1
  4003b4:	d0f0      	beq.n	400398 <pio_handler_process+0x2c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4003b6:	eb02 1804 	add.w	r8, r2, r4, lsl #4
  4003ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
  4003be:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4003c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4003c4:	ea25 0503 	bic.w	r5, r5, r3
  4003c8:	e7e6      	b.n	400398 <pio_handler_process+0x2c>
  4003ca:	2400      	movs	r4, #0
  4003cc:	e7e7      	b.n	40039e <pio_handler_process+0x32>
  4003ce:	bf00      	nop
  4003d0:	00400365 	.word	0x00400365
  4003d4:	00400369 	.word	0x00400369
  4003d8:	20000694 	.word	0x20000694
  4003dc:	200004dc 	.word	0x200004dc
  4003e0:	20000468 	.word	0x20000468

004003e4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4003e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4003e6:	4c16      	ldr	r4, [pc, #88]	; (400440 <pio_handler_set+0x5c>)
  4003e8:	6827      	ldr	r7, [r4, #0]
  4003ea:	2f06      	cmp	r7, #6
  4003ec:	d826      	bhi.n	40043c <pio_handler_set+0x58>
  4003ee:	2400      	movs	r4, #0
  4003f0:	e001      	b.n	4003f6 <pio_handler_set+0x12>
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4003f2:	3401      	adds	r4, #1
  4003f4:	b2e4      	uxtb	r4, r4
  4003f6:	46a4      	mov	ip, r4
  4003f8:	42a7      	cmp	r7, r4
  4003fa:	d30a      	bcc.n	400412 <pio_handler_set+0x2e>
		pSource = &(gs_interrupt_sources[i]);
  4003fc:	4e11      	ldr	r6, [pc, #68]	; (400444 <pio_handler_set+0x60>)
  4003fe:	0125      	lsls	r5, r4, #4
  400400:	eb06 0e05 	add.w	lr, r6, r5
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400404:	5975      	ldr	r5, [r6, r5]
  400406:	428d      	cmp	r5, r1
  400408:	d1f3      	bne.n	4003f2 <pio_handler_set+0xe>
  40040a:	f8de 5004 	ldr.w	r5, [lr, #4]
  40040e:	4295      	cmp	r5, r2
  400410:	d1ef      	bne.n	4003f2 <pio_handler_set+0xe>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400412:	f8ce 1000 	str.w	r1, [lr]
	pSource->mask = ul_mask;
  400416:	f8ce 2004 	str.w	r2, [lr, #4]
	pSource->attr = ul_attr;
  40041a:	f8ce 3008 	str.w	r3, [lr, #8]
	pSource->handler = p_handler;
  40041e:	9906      	ldr	r1, [sp, #24]
  400420:	f8ce 100c 	str.w	r1, [lr, #12]
	if (i == gs_ul_nb_sources + 1) {
  400424:	3701      	adds	r7, #1
  400426:	45bc      	cmp	ip, r7
  400428:	d005      	beq.n	400436 <pio_handler_set+0x52>
  40042a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40042c:	461a      	mov	r2, r3
  40042e:	4b06      	ldr	r3, [pc, #24]	; (400448 <pio_handler_set+0x64>)
  400430:	4798      	blx	r3

	return 0;
  400432:	2000      	movs	r0, #0
  400434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400436:	4902      	ldr	r1, [pc, #8]	; (400440 <pio_handler_set+0x5c>)
  400438:	600f      	str	r7, [r1, #0]
  40043a:	e7f6      	b.n	40042a <pio_handler_set+0x46>
		return 1;
  40043c:	2001      	movs	r0, #1
}
  40043e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400440:	200004d8 	.word	0x200004d8
  400444:	20000468 	.word	0x20000468
  400448:	00400219 	.word	0x00400219

0040044c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40044c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40044e:	2109      	movs	r1, #9
  400450:	4801      	ldr	r0, [pc, #4]	; (400458 <PIOA_Handler+0xc>)
  400452:	4b02      	ldr	r3, [pc, #8]	; (40045c <PIOA_Handler+0x10>)
  400454:	4798      	blx	r3
  400456:	bd08      	pop	{r3, pc}
  400458:	400e0e00 	.word	0x400e0e00
  40045c:	0040036d 	.word	0x0040036d

00400460 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400460:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400462:	210a      	movs	r1, #10
  400464:	4801      	ldr	r0, [pc, #4]	; (40046c <PIOB_Handler+0xc>)
  400466:	4b02      	ldr	r3, [pc, #8]	; (400470 <PIOB_Handler+0x10>)
  400468:	4798      	blx	r3
  40046a:	bd08      	pop	{r3, pc}
  40046c:	400e1000 	.word	0x400e1000
  400470:	0040036d 	.word	0x0040036d

00400474 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400474:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400476:	210b      	movs	r1, #11
  400478:	4801      	ldr	r0, [pc, #4]	; (400480 <PIOC_Handler+0xc>)
  40047a:	4b02      	ldr	r3, [pc, #8]	; (400484 <PIOC_Handler+0x10>)
  40047c:	4798      	blx	r3
  40047e:	bd08      	pop	{r3, pc}
  400480:	400e1200 	.word	0x400e1200
  400484:	0040036d 	.word	0x0040036d

00400488 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400488:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40048a:	210c      	movs	r1, #12
  40048c:	4801      	ldr	r0, [pc, #4]	; (400494 <PIOD_Handler+0xc>)
  40048e:	4b02      	ldr	r3, [pc, #8]	; (400498 <PIOD_Handler+0x10>)
  400490:	4798      	blx	r3
  400492:	bd08      	pop	{r3, pc}
  400494:	400e1400 	.word	0x400e1400
  400498:	0040036d 	.word	0x0040036d

0040049c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40049c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40049e:	210d      	movs	r1, #13
  4004a0:	4801      	ldr	r0, [pc, #4]	; (4004a8 <PIOE_Handler+0xc>)
  4004a2:	4b02      	ldr	r3, [pc, #8]	; (4004ac <PIOE_Handler+0x10>)
  4004a4:	4798      	blx	r3
  4004a6:	bd08      	pop	{r3, pc}
  4004a8:	400e1600 	.word	0x400e1600
  4004ac:	0040036d 	.word	0x0040036d

004004b0 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  4004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4004b2:	4606      	mov	r6, r0
  4004b4:	460c      	mov	r4, r1
  4004b6:	4615      	mov	r5, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  4004b8:	4b22      	ldr	r3, [pc, #136]	; (400544 <pio_handler_set_priority+0x94>)
  4004ba:	4798      	blx	r3
  4004bc:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  4004be:	f04f 31ff 	mov.w	r1, #4294967295
  4004c2:	4630      	mov	r0, r6
  4004c4:	4b20      	ldr	r3, [pc, #128]	; (400548 <pio_handler_set_priority+0x98>)
  4004c6:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  4004c8:	4630      	mov	r0, r6
  4004ca:	4b20      	ldr	r3, [pc, #128]	; (40054c <pio_handler_set_priority+0x9c>)
  4004cc:	4798      	blx	r3
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  4004ce:	2c00      	cmp	r4, #0
  4004d0:	db0c      	blt.n	4004ec <pio_handler_set_priority+0x3c>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004d2:	0963      	lsrs	r3, r4, #5
  4004d4:	f004 011f 	and.w	r1, r4, #31
  4004d8:	2201      	movs	r2, #1
  4004da:	408a      	lsls	r2, r1
  4004dc:	3320      	adds	r3, #32
  4004de:	491c      	ldr	r1, [pc, #112]	; (400550 <pio_handler_set_priority+0xa0>)
  4004e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4004e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4004e8:	f3bf 8f6f 	isb	sy
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  4004ec:	2c00      	cmp	r4, #0
  4004ee:	db08      	blt.n	400502 <pio_handler_set_priority+0x52>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004f0:	0963      	lsrs	r3, r4, #5
  4004f2:	f004 011f 	and.w	r1, r4, #31
  4004f6:	2201      	movs	r2, #1
  4004f8:	408a      	lsls	r2, r1
  4004fa:	3360      	adds	r3, #96	; 0x60
  4004fc:	4914      	ldr	r1, [pc, #80]	; (400550 <pio_handler_set_priority+0xa0>)
  4004fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  400502:	2c00      	cmp	r4, #0
  400504:	db17      	blt.n	400536 <pio_handler_set_priority+0x86>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400506:	012d      	lsls	r5, r5, #4
  400508:	b2ed      	uxtb	r5, r5
  40050a:	f104 4360 	add.w	r3, r4, #3758096384	; 0xe0000000
  40050e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  400512:	f883 5300 	strb.w	r5, [r3, #768]	; 0x300
  if ((int32_t)(IRQn) >= 0)
  400516:	2c00      	cmp	r4, #0
  400518:	db08      	blt.n	40052c <pio_handler_set_priority+0x7c>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40051a:	0962      	lsrs	r2, r4, #5
  40051c:	f004 041f 	and.w	r4, r4, #31
  400520:	2301      	movs	r3, #1
  400522:	fa03 f404 	lsl.w	r4, r3, r4
  400526:	4b0a      	ldr	r3, [pc, #40]	; (400550 <pio_handler_set_priority+0xa0>)
  400528:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  40052c:	4639      	mov	r1, r7
  40052e:	4630      	mov	r0, r6
  400530:	4b08      	ldr	r3, [pc, #32]	; (400554 <pio_handler_set_priority+0xa4>)
  400532:	4798      	blx	r3
  400534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400536:	f004 020f 	and.w	r2, r4, #15
  40053a:	012d      	lsls	r5, r5, #4
  40053c:	b2ed      	uxtb	r5, r5
  40053e:	4b06      	ldr	r3, [pc, #24]	; (400558 <pio_handler_set_priority+0xa8>)
  400540:	549d      	strb	r5, [r3, r2]
  400542:	e7e8      	b.n	400516 <pio_handler_set_priority+0x66>
  400544:	00400369 	.word	0x00400369
  400548:	0040024f 	.word	0x0040024f
  40054c:	00400365 	.word	0x00400365
  400550:	e000e100 	.word	0xe000e100
  400554:	0040024b 	.word	0x0040024b
  400558:	e000ed14 	.word	0xe000ed14

0040055c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40055c:	f100 0308 	add.w	r3, r0, #8
  400560:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400562:	f04f 32ff 	mov.w	r2, #4294967295
  400566:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400568:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40056a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  40056c:	2300      	movs	r3, #0
  40056e:	6003      	str	r3, [r0, #0]
  400570:	4770      	bx	lr

00400572 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
  400572:	2300      	movs	r3, #0
  400574:	6103      	str	r3, [r0, #16]
  400576:	4770      	bx	lr

00400578 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400578:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40057a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  40057c:	689a      	ldr	r2, [r3, #8]
  40057e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400580:	689a      	ldr	r2, [r3, #8]
  400582:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400584:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
  400586:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400588:	6803      	ldr	r3, [r0, #0]
  40058a:	3301      	adds	r3, #1
  40058c:	6003      	str	r3, [r0, #0]
  40058e:	4770      	bx	lr

00400590 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400590:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400592:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400594:	f1b5 3fff 	cmp.w	r5, #4294967295
  400598:	d002      	beq.n	4005a0 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
  40059a:	f100 0208 	add.w	r2, r0, #8
  40059e:	e002      	b.n	4005a6 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4005a0:	6902      	ldr	r2, [r0, #16]
  4005a2:	e004      	b.n	4005ae <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
  4005a4:	461a      	mov	r2, r3
  4005a6:	6853      	ldr	r3, [r2, #4]
  4005a8:	681c      	ldr	r4, [r3, #0]
  4005aa:	42a5      	cmp	r5, r4
  4005ac:	d2fa      	bcs.n	4005a4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4005ae:	6853      	ldr	r3, [r2, #4]
  4005b0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4005b2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4005b4:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  4005b6:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
  4005b8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4005ba:	6803      	ldr	r3, [r0, #0]
  4005bc:	3301      	adds	r3, #1
  4005be:	6003      	str	r3, [r0, #0]
}
  4005c0:	bc30      	pop	{r4, r5}
  4005c2:	4770      	bx	lr

004005c4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
  4005c4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4005c6:	6842      	ldr	r2, [r0, #4]
  4005c8:	6881      	ldr	r1, [r0, #8]
  4005ca:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4005cc:	6882      	ldr	r2, [r0, #8]
  4005ce:	6841      	ldr	r1, [r0, #4]
  4005d0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4005d2:	685a      	ldr	r2, [r3, #4]
  4005d4:	4290      	cmp	r0, r2
  4005d6:	d006      	beq.n	4005e6 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
  4005d8:	2200      	movs	r2, #0
  4005da:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4005dc:	681a      	ldr	r2, [r3, #0]
  4005de:	3a01      	subs	r2, #1
  4005e0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  4005e2:	6818      	ldr	r0, [r3, #0]
}
  4005e4:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4005e6:	6882      	ldr	r2, [r0, #8]
  4005e8:	605a      	str	r2, [r3, #4]
  4005ea:	e7f5      	b.n	4005d8 <uxListRemove+0x14>

004005ec <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
  4005ec:	4808      	ldr	r0, [pc, #32]	; (400610 <prvPortStartFirstTask+0x24>)
  4005ee:	6800      	ldr	r0, [r0, #0]
  4005f0:	6800      	ldr	r0, [r0, #0]
  4005f2:	f380 8808 	msr	MSP, r0
  4005f6:	f04f 0000 	mov.w	r0, #0
  4005fa:	f380 8814 	msr	CONTROL, r0
  4005fe:	b662      	cpsie	i
  400600:	b661      	cpsie	f
  400602:	f3bf 8f4f 	dsb	sy
  400606:	f3bf 8f6f 	isb	sy
  40060a:	df00      	svc	0
  40060c:	bf00      	nop
  40060e:	0000      	.short	0x0000
  400610:	e000ed08 	.word	0xe000ed08

00400614 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400614:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400624 <vPortEnableVFP+0x10>
  400618:	6801      	ldr	r1, [r0, #0]
  40061a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40061e:	6001      	str	r1, [r0, #0]
  400620:	4770      	bx	lr
  400622:	0000      	.short	0x0000
  400624:	e000ed88 	.word	0xe000ed88

00400628 <prvTaskExitError>:
{
  400628:	b500      	push	{lr}
  40062a:	b083      	sub	sp, #12
volatile uint32_t ulDummy = 0;
  40062c:	2300      	movs	r3, #0
  40062e:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
  400630:	4b0b      	ldr	r3, [pc, #44]	; (400660 <prvTaskExitError+0x38>)
  400632:	681b      	ldr	r3, [r3, #0]
  400634:	f1b3 3fff 	cmp.w	r3, #4294967295
  400638:	d003      	beq.n	400642 <prvTaskExitError+0x1a>
  40063a:	21e3      	movs	r1, #227	; 0xe3
  40063c:	4809      	ldr	r0, [pc, #36]	; (400664 <prvTaskExitError+0x3c>)
  40063e:	4b0a      	ldr	r3, [pc, #40]	; (400668 <prvTaskExitError+0x40>)
  400640:	4798      	blx	r3

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400642:	f04f 0350 	mov.w	r3, #80	; 0x50
  400646:	f383 8811 	msr	BASEPRI, r3
  40064a:	f3bf 8f6f 	isb	sy
  40064e:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
  400652:	9b01      	ldr	r3, [sp, #4]
  400654:	2b00      	cmp	r3, #0
  400656:	d0fc      	beq.n	400652 <prvTaskExitError+0x2a>
}
  400658:	b003      	add	sp, #12
  40065a:	f85d fb04 	ldr.w	pc, [sp], #4
  40065e:	bf00      	nop
  400660:	20000000 	.word	0x20000000
  400664:	004033c8 	.word	0x004033c8
  400668:	00403035 	.word	0x00403035

0040066c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  40066c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400670:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
  400674:	f021 0101 	bic.w	r1, r1, #1
  400678:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  40067c:	4b05      	ldr	r3, [pc, #20]	; (400694 <pxPortInitialiseStack+0x28>)
  40067e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400682:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
  400686:	f06f 0302 	mvn.w	r3, #2
  40068a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40068e:	3844      	subs	r0, #68	; 0x44
  400690:	4770      	bx	lr
  400692:	bf00      	nop
  400694:	00400629 	.word	0x00400629
	...

004006a0 <SVC_Handler>:
	__asm volatile (
  4006a0:	4b07      	ldr	r3, [pc, #28]	; (4006c0 <pxCurrentTCBConst2>)
  4006a2:	6819      	ldr	r1, [r3, #0]
  4006a4:	6808      	ldr	r0, [r1, #0]
  4006a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006aa:	f380 8809 	msr	PSP, r0
  4006ae:	f3bf 8f6f 	isb	sy
  4006b2:	f04f 0000 	mov.w	r0, #0
  4006b6:	f380 8811 	msr	BASEPRI, r0
  4006ba:	4770      	bx	lr
  4006bc:	f3af 8000 	nop.w

004006c0 <pxCurrentTCBConst2>:
  4006c0:	20000500 	.word	0x20000500

004006c4 <vPortEnterCritical>:
{
  4006c4:	b508      	push	{r3, lr}
  4006c6:	f04f 0350 	mov.w	r3, #80	; 0x50
  4006ca:	f383 8811 	msr	BASEPRI, r3
  4006ce:	f3bf 8f6f 	isb	sy
  4006d2:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
  4006d6:	4a09      	ldr	r2, [pc, #36]	; (4006fc <vPortEnterCritical+0x38>)
  4006d8:	6813      	ldr	r3, [r2, #0]
  4006da:	3301      	adds	r3, #1
  4006dc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4006de:	2b01      	cmp	r3, #1
  4006e0:	d000      	beq.n	4006e4 <vPortEnterCritical+0x20>
  4006e2:	bd08      	pop	{r3, pc}
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4006e4:	4b06      	ldr	r3, [pc, #24]	; (400700 <vPortEnterCritical+0x3c>)
  4006e6:	681b      	ldr	r3, [r3, #0]
  4006e8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4006ec:	d0f9      	beq.n	4006e2 <vPortEnterCritical+0x1e>
  4006ee:	f240 119f 	movw	r1, #415	; 0x19f
  4006f2:	4804      	ldr	r0, [pc, #16]	; (400704 <vPortEnterCritical+0x40>)
  4006f4:	4b04      	ldr	r3, [pc, #16]	; (400708 <vPortEnterCritical+0x44>)
  4006f6:	4798      	blx	r3
}
  4006f8:	e7f3      	b.n	4006e2 <vPortEnterCritical+0x1e>
  4006fa:	bf00      	nop
  4006fc:	20000000 	.word	0x20000000
  400700:	e000ed04 	.word	0xe000ed04
  400704:	004033c8 	.word	0x004033c8
  400708:	00403035 	.word	0x00403035

0040070c <vPortExitCritical>:
{
  40070c:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
  40070e:	4b08      	ldr	r3, [pc, #32]	; (400730 <vPortExitCritical+0x24>)
  400710:	681b      	ldr	r3, [r3, #0]
  400712:	b13b      	cbz	r3, 400724 <vPortExitCritical+0x18>
	uxCriticalNesting--;
  400714:	4a06      	ldr	r2, [pc, #24]	; (400730 <vPortExitCritical+0x24>)
  400716:	6813      	ldr	r3, [r2, #0]
  400718:	3b01      	subs	r3, #1
  40071a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40071c:	b90b      	cbnz	r3, 400722 <vPortExitCritical+0x16>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  40071e:	f383 8811 	msr	BASEPRI, r3
  400722:	bd08      	pop	{r3, pc}
	configASSERT( uxCriticalNesting );
  400724:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
  400728:	4802      	ldr	r0, [pc, #8]	; (400734 <vPortExitCritical+0x28>)
  40072a:	4b03      	ldr	r3, [pc, #12]	; (400738 <vPortExitCritical+0x2c>)
  40072c:	4798      	blx	r3
  40072e:	e7f1      	b.n	400714 <vPortExitCritical+0x8>
  400730:	20000000 	.word	0x20000000
  400734:	004033c8 	.word	0x004033c8
  400738:	00403035 	.word	0x00403035
  40073c:	00000000 	.word	0x00000000

00400740 <PendSV_Handler>:
	__asm volatile
  400740:	f3ef 8009 	mrs	r0, PSP
  400744:	f3bf 8f6f 	isb	sy
  400748:	4b15      	ldr	r3, [pc, #84]	; (4007a0 <pxCurrentTCBConst>)
  40074a:	681a      	ldr	r2, [r3, #0]
  40074c:	f01e 0f10 	tst.w	lr, #16
  400750:	bf08      	it	eq
  400752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40075a:	6010      	str	r0, [r2, #0]
  40075c:	e92d 0009 	stmdb	sp!, {r0, r3}
  400760:	f04f 0050 	mov.w	r0, #80	; 0x50
  400764:	f380 8811 	msr	BASEPRI, r0
  400768:	f3bf 8f4f 	dsb	sy
  40076c:	f3bf 8f6f 	isb	sy
  400770:	f001 f9ec 	bl	401b4c <vTaskSwitchContext>
  400774:	f04f 0000 	mov.w	r0, #0
  400778:	f380 8811 	msr	BASEPRI, r0
  40077c:	bc09      	pop	{r0, r3}
  40077e:	6819      	ldr	r1, [r3, #0]
  400780:	6808      	ldr	r0, [r1, #0]
  400782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400786:	f01e 0f10 	tst.w	lr, #16
  40078a:	bf08      	it	eq
  40078c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400790:	f380 8809 	msr	PSP, r0
  400794:	f3bf 8f6f 	isb	sy
  400798:	4770      	bx	lr
  40079a:	bf00      	nop
  40079c:	f3af 8000 	nop.w

004007a0 <pxCurrentTCBConst>:
  4007a0:	20000500 	.word	0x20000500

004007a4 <SysTick_Handler>:
{
  4007a4:	b508      	push	{r3, lr}
	__asm volatile
  4007a6:	f04f 0350 	mov.w	r3, #80	; 0x50
  4007aa:	f383 8811 	msr	BASEPRI, r3
  4007ae:	f3bf 8f6f 	isb	sy
  4007b2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
  4007b6:	4b05      	ldr	r3, [pc, #20]	; (4007cc <SysTick_Handler+0x28>)
  4007b8:	4798      	blx	r3
  4007ba:	b118      	cbz	r0, 4007c4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4007bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4007c0:	4b03      	ldr	r3, [pc, #12]	; (4007d0 <SysTick_Handler+0x2c>)
  4007c2:	601a      	str	r2, [r3, #0]
	__asm volatile
  4007c4:	2300      	movs	r3, #0
  4007c6:	f383 8811 	msr	BASEPRI, r3
  4007ca:	bd08      	pop	{r3, pc}
  4007cc:	004018b5 	.word	0x004018b5
  4007d0:	e000ed04 	.word	0xe000ed04

004007d4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
  4007d4:	4a08      	ldr	r2, [pc, #32]	; (4007f8 <vPortSetupTimerInterrupt+0x24>)
  4007d6:	2300      	movs	r3, #0
  4007d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
  4007da:	4908      	ldr	r1, [pc, #32]	; (4007fc <vPortSetupTimerInterrupt+0x28>)
  4007dc:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4007de:	4b08      	ldr	r3, [pc, #32]	; (400800 <vPortSetupTimerInterrupt+0x2c>)
  4007e0:	681b      	ldr	r3, [r3, #0]
  4007e2:	4908      	ldr	r1, [pc, #32]	; (400804 <vPortSetupTimerInterrupt+0x30>)
  4007e4:	fba1 1303 	umull	r1, r3, r1, r3
  4007e8:	099b      	lsrs	r3, r3, #6
  4007ea:	3b01      	subs	r3, #1
  4007ec:	4906      	ldr	r1, [pc, #24]	; (400808 <vPortSetupTimerInterrupt+0x34>)
  4007ee:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4007f0:	2307      	movs	r3, #7
  4007f2:	6013      	str	r3, [r2, #0]
  4007f4:	4770      	bx	lr
  4007f6:	bf00      	nop
  4007f8:	e000e010 	.word	0xe000e010
  4007fc:	e000e018 	.word	0xe000e018
  400800:	20000008 	.word	0x20000008
  400804:	10624dd3 	.word	0x10624dd3
  400808:	e000e014 	.word	0xe000e014

0040080c <xPortStartScheduler>:
{
  40080c:	b510      	push	{r4, lr}
  40080e:	b082      	sub	sp, #8
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
  400810:	4b34      	ldr	r3, [pc, #208]	; (4008e4 <xPortStartScheduler+0xd8>)
  400812:	681a      	ldr	r2, [r3, #0]
  400814:	4b34      	ldr	r3, [pc, #208]	; (4008e8 <xPortStartScheduler+0xdc>)
  400816:	429a      	cmp	r2, r3
  400818:	d018      	beq.n	40084c <xPortStartScheduler+0x40>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
  40081a:	4b32      	ldr	r3, [pc, #200]	; (4008e4 <xPortStartScheduler+0xd8>)
  40081c:	681a      	ldr	r2, [r3, #0]
  40081e:	4b33      	ldr	r3, [pc, #204]	; (4008ec <xPortStartScheduler+0xe0>)
  400820:	429a      	cmp	r2, r3
  400822:	d019      	beq.n	400858 <xPortStartScheduler+0x4c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400824:	4b32      	ldr	r3, [pc, #200]	; (4008f0 <xPortStartScheduler+0xe4>)
  400826:	781a      	ldrb	r2, [r3, #0]
  400828:	b2d2      	uxtb	r2, r2
  40082a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  40082c:	22ff      	movs	r2, #255	; 0xff
  40082e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400830:	781b      	ldrb	r3, [r3, #0]
  400832:	b2db      	uxtb	r3, r3
  400834:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  400838:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40083c:	f003 0350 	and.w	r3, r3, #80	; 0x50
  400840:	4a2c      	ldr	r2, [pc, #176]	; (4008f4 <xPortStartScheduler+0xe8>)
  400842:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400844:	2207      	movs	r2, #7
  400846:	4b2c      	ldr	r3, [pc, #176]	; (4008f8 <xPortStartScheduler+0xec>)
  400848:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40084a:	e015      	b.n	400878 <xPortStartScheduler+0x6c>
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
  40084c:	f44f 7194 	mov.w	r1, #296	; 0x128
  400850:	482a      	ldr	r0, [pc, #168]	; (4008fc <xPortStartScheduler+0xf0>)
  400852:	4b2b      	ldr	r3, [pc, #172]	; (400900 <xPortStartScheduler+0xf4>)
  400854:	4798      	blx	r3
  400856:	e7e0      	b.n	40081a <xPortStartScheduler+0xe>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
  400858:	f240 1129 	movw	r1, #297	; 0x129
  40085c:	4827      	ldr	r0, [pc, #156]	; (4008fc <xPortStartScheduler+0xf0>)
  40085e:	4b28      	ldr	r3, [pc, #160]	; (400900 <xPortStartScheduler+0xf4>)
  400860:	4798      	blx	r3
  400862:	e7df      	b.n	400824 <xPortStartScheduler+0x18>
			ulMaxPRIGROUPValue--;
  400864:	4a24      	ldr	r2, [pc, #144]	; (4008f8 <xPortStartScheduler+0xec>)
  400866:	6813      	ldr	r3, [r2, #0]
  400868:	3b01      	subs	r3, #1
  40086a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  40086c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400870:	005b      	lsls	r3, r3, #1
  400872:	b2db      	uxtb	r3, r3
  400874:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400878:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40087c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400880:	d1f0      	bne.n	400864 <xPortStartScheduler+0x58>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
  400882:	4b1d      	ldr	r3, [pc, #116]	; (4008f8 <xPortStartScheduler+0xec>)
  400884:	681b      	ldr	r3, [r3, #0]
  400886:	2b03      	cmp	r3, #3
  400888:	d004      	beq.n	400894 <xPortStartScheduler+0x88>
  40088a:	f44f 71ad 	mov.w	r1, #346	; 0x15a
  40088e:	481b      	ldr	r0, [pc, #108]	; (4008fc <xPortStartScheduler+0xf0>)
  400890:	4b1b      	ldr	r3, [pc, #108]	; (400900 <xPortStartScheduler+0xf4>)
  400892:	4798      	blx	r3
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  400894:	4a18      	ldr	r2, [pc, #96]	; (4008f8 <xPortStartScheduler+0xec>)
  400896:	6813      	ldr	r3, [r2, #0]
  400898:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40089a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40089e:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4008a0:	9b01      	ldr	r3, [sp, #4]
  4008a2:	b2db      	uxtb	r3, r3
  4008a4:	4a12      	ldr	r2, [pc, #72]	; (4008f0 <xPortStartScheduler+0xe4>)
  4008a6:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4008a8:	4b16      	ldr	r3, [pc, #88]	; (400904 <xPortStartScheduler+0xf8>)
  4008aa:	681a      	ldr	r2, [r3, #0]
  4008ac:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4008b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4008b2:	681a      	ldr	r2, [r3, #0]
  4008b4:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4008b8:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4008ba:	4b13      	ldr	r3, [pc, #76]	; (400908 <xPortStartScheduler+0xfc>)
  4008bc:	4798      	blx	r3
	uxCriticalNesting = 0;
  4008be:	2400      	movs	r4, #0
  4008c0:	4b12      	ldr	r3, [pc, #72]	; (40090c <xPortStartScheduler+0x100>)
  4008c2:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
  4008c4:	4b12      	ldr	r3, [pc, #72]	; (400910 <xPortStartScheduler+0x104>)
  4008c6:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4008c8:	4a12      	ldr	r2, [pc, #72]	; (400914 <xPortStartScheduler+0x108>)
  4008ca:	6813      	ldr	r3, [r2, #0]
  4008cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4008d0:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4008d2:	4b11      	ldr	r3, [pc, #68]	; (400918 <xPortStartScheduler+0x10c>)
  4008d4:	4798      	blx	r3
	vTaskSwitchContext();
  4008d6:	4b11      	ldr	r3, [pc, #68]	; (40091c <xPortStartScheduler+0x110>)
  4008d8:	4798      	blx	r3
	prvTaskExitError();
  4008da:	4b11      	ldr	r3, [pc, #68]	; (400920 <xPortStartScheduler+0x114>)
  4008dc:	4798      	blx	r3
}
  4008de:	4620      	mov	r0, r4
  4008e0:	b002      	add	sp, #8
  4008e2:	bd10      	pop	{r4, pc}
  4008e4:	e000ed00 	.word	0xe000ed00
  4008e8:	410fc271 	.word	0x410fc271
  4008ec:	410fc270 	.word	0x410fc270
  4008f0:	e000e400 	.word	0xe000e400
  4008f4:	200004e0 	.word	0x200004e0
  4008f8:	200004e4 	.word	0x200004e4
  4008fc:	004033c8 	.word	0x004033c8
  400900:	00403035 	.word	0x00403035
  400904:	e000ed20 	.word	0xe000ed20
  400908:	004007d5 	.word	0x004007d5
  40090c:	20000000 	.word	0x20000000
  400910:	00400615 	.word	0x00400615
  400914:	e000ef34 	.word	0xe000ef34
  400918:	004005ed 	.word	0x004005ed
  40091c:	00401b4d 	.word	0x00401b4d
  400920:	00400629 	.word	0x00400629

00400924 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
  400924:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
  400926:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  40092a:	2b0f      	cmp	r3, #15
  40092c:	d906      	bls.n	40093c <vPortValidateInterruptPriority+0x18>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  40092e:	4a0e      	ldr	r2, [pc, #56]	; (400968 <vPortValidateInterruptPriority+0x44>)
  400930:	5c9b      	ldrb	r3, [r3, r2]
  400932:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  400934:	4a0d      	ldr	r2, [pc, #52]	; (40096c <vPortValidateInterruptPriority+0x48>)
  400936:	7812      	ldrb	r2, [r2, #0]
  400938:	4293      	cmp	r3, r2
  40093a:	d308      	bcc.n	40094e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  40093c:	4b0c      	ldr	r3, [pc, #48]	; (400970 <vPortValidateInterruptPriority+0x4c>)
  40093e:	681b      	ldr	r3, [r3, #0]
  400940:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400944:	4a0b      	ldr	r2, [pc, #44]	; (400974 <vPortValidateInterruptPriority+0x50>)
  400946:	6812      	ldr	r2, [r2, #0]
  400948:	4293      	cmp	r3, r2
  40094a:	d806      	bhi.n	40095a <vPortValidateInterruptPriority+0x36>
  40094c:	bd08      	pop	{r3, pc}
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  40094e:	f240 21f2 	movw	r1, #754	; 0x2f2
  400952:	4809      	ldr	r0, [pc, #36]	; (400978 <vPortValidateInterruptPriority+0x54>)
  400954:	4b09      	ldr	r3, [pc, #36]	; (40097c <vPortValidateInterruptPriority+0x58>)
  400956:	4798      	blx	r3
  400958:	e7f0      	b.n	40093c <vPortValidateInterruptPriority+0x18>
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  40095a:	f240 3102 	movw	r1, #770	; 0x302
  40095e:	4806      	ldr	r0, [pc, #24]	; (400978 <vPortValidateInterruptPriority+0x54>)
  400960:	4b06      	ldr	r3, [pc, #24]	; (40097c <vPortValidateInterruptPriority+0x58>)
  400962:	4798      	blx	r3
	}
  400964:	e7f2      	b.n	40094c <vPortValidateInterruptPriority+0x28>
  400966:	bf00      	nop
  400968:	e000e3f0 	.word	0xe000e3f0
  40096c:	200004e0 	.word	0x200004e0
  400970:	e000ed0c 	.word	0xe000ed0c
  400974:	200004e4 	.word	0x200004e4
  400978:	004033c8 	.word	0x004033c8
  40097c:	00403035 	.word	0x00403035

00400980 <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
  400980:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  400982:	4a13      	ldr	r2, [pc, #76]	; (4009d0 <prvInsertBlockIntoFreeList+0x50>)
  400984:	e000      	b.n	400988 <prvInsertBlockIntoFreeList+0x8>
  400986:	461a      	mov	r2, r3
  400988:	6813      	ldr	r3, [r2, #0]
  40098a:	4283      	cmp	r3, r0
  40098c:	d3fb      	bcc.n	400986 <prvInsertBlockIntoFreeList+0x6>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
  40098e:	6851      	ldr	r1, [r2, #4]
  400990:	1854      	adds	r4, r2, r1
  400992:	42a0      	cmp	r0, r4
  400994:	d00a      	beq.n	4009ac <prvInsertBlockIntoFreeList+0x2c>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
  400996:	6841      	ldr	r1, [r0, #4]
  400998:	1844      	adds	r4, r0, r1
  40099a:	42a3      	cmp	r3, r4
  40099c:	d00b      	beq.n	4009b6 <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
  40099e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  4009a0:	4290      	cmp	r0, r2
  4009a2:	d000      	beq.n	4009a6 <prvInsertBlockIntoFreeList+0x26>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  4009a4:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
  4009a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009aa:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  4009ac:	6840      	ldr	r0, [r0, #4]
  4009ae:	4401      	add	r1, r0
  4009b0:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
  4009b2:	4610      	mov	r0, r2
  4009b4:	e7ef      	b.n	400996 <prvInsertBlockIntoFreeList+0x16>
		if( pxIterator->pxNextFreeBlock != pxEnd )
  4009b6:	4c07      	ldr	r4, [pc, #28]	; (4009d4 <prvInsertBlockIntoFreeList+0x54>)
  4009b8:	6824      	ldr	r4, [r4, #0]
  4009ba:	42a3      	cmp	r3, r4
  4009bc:	d006      	beq.n	4009cc <prvInsertBlockIntoFreeList+0x4c>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  4009be:	685b      	ldr	r3, [r3, #4]
  4009c0:	4419      	add	r1, r3
  4009c2:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  4009c4:	6813      	ldr	r3, [r2, #0]
  4009c6:	681b      	ldr	r3, [r3, #0]
  4009c8:	6003      	str	r3, [r0, #0]
  4009ca:	e7e9      	b.n	4009a0 <prvInsertBlockIntoFreeList+0x20>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  4009cc:	6004      	str	r4, [r0, #0]
  4009ce:	e7e7      	b.n	4009a0 <prvInsertBlockIntoFreeList+0x20>
  4009d0:	200004f8 	.word	0x200004f8
  4009d4:	200004e8 	.word	0x200004e8

004009d8 <pvPortMalloc>:
{
  4009d8:	b570      	push	{r4, r5, r6, lr}
  4009da:	4605      	mov	r5, r0
	configASSERT( pxEnd );
  4009dc:	4b2c      	ldr	r3, [pc, #176]	; (400a90 <pvPortMalloc+0xb8>)
  4009de:	681b      	ldr	r3, [r3, #0]
  4009e0:	b1b3      	cbz	r3, 400a10 <pvPortMalloc+0x38>
	vTaskSuspendAll();
  4009e2:	4b2c      	ldr	r3, [pc, #176]	; (400a94 <pvPortMalloc+0xbc>)
  4009e4:	4798      	blx	r3
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
  4009e6:	4b2c      	ldr	r3, [pc, #176]	; (400a98 <pvPortMalloc+0xc0>)
  4009e8:	681b      	ldr	r3, [r3, #0]
  4009ea:	421d      	tst	r5, r3
  4009ec:	d145      	bne.n	400a7a <pvPortMalloc+0xa2>
			if( xWantedSize > 0 )
  4009ee:	b135      	cbz	r5, 4009fe <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
  4009f0:	3508      	adds	r5, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
  4009f2:	f015 0f07 	tst.w	r5, #7
  4009f6:	d002      	beq.n	4009fe <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4009f8:	f025 0507 	bic.w	r5, r5, #7
  4009fc:	3508      	adds	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
  4009fe:	2d00      	cmp	r5, #0
  400a00:	d03d      	beq.n	400a7e <pvPortMalloc+0xa6>
  400a02:	4b26      	ldr	r3, [pc, #152]	; (400a9c <pvPortMalloc+0xc4>)
  400a04:	681b      	ldr	r3, [r3, #0]
  400a06:	429d      	cmp	r5, r3
  400a08:	d83b      	bhi.n	400a82 <pvPortMalloc+0xaa>
				pxBlock = xStart.pxNextFreeBlock;
  400a0a:	4a25      	ldr	r2, [pc, #148]	; (400aa0 <pvPortMalloc+0xc8>)
  400a0c:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400a0e:	e006      	b.n	400a1e <pvPortMalloc+0x46>
	configASSERT( pxEnd );
  400a10:	218b      	movs	r1, #139	; 0x8b
  400a12:	4824      	ldr	r0, [pc, #144]	; (400aa4 <pvPortMalloc+0xcc>)
  400a14:	4b24      	ldr	r3, [pc, #144]	; (400aa8 <pvPortMalloc+0xd0>)
  400a16:	4798      	blx	r3
  400a18:	e7e3      	b.n	4009e2 <pvPortMalloc+0xa>
					pxPreviousBlock = pxBlock;
  400a1a:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
  400a1c:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400a1e:	6863      	ldr	r3, [r4, #4]
  400a20:	429d      	cmp	r5, r3
  400a22:	d902      	bls.n	400a2a <pvPortMalloc+0x52>
  400a24:	6823      	ldr	r3, [r4, #0]
  400a26:	2b00      	cmp	r3, #0
  400a28:	d1f7      	bne.n	400a1a <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
  400a2a:	4b19      	ldr	r3, [pc, #100]	; (400a90 <pvPortMalloc+0xb8>)
  400a2c:	681b      	ldr	r3, [r3, #0]
  400a2e:	429c      	cmp	r4, r3
  400a30:	d029      	beq.n	400a86 <pvPortMalloc+0xae>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
  400a32:	6816      	ldr	r6, [r2, #0]
  400a34:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  400a36:	6823      	ldr	r3, [r4, #0]
  400a38:	6013      	str	r3, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  400a3a:	6863      	ldr	r3, [r4, #4]
  400a3c:	1b5b      	subs	r3, r3, r5
  400a3e:	2b10      	cmp	r3, #16
  400a40:	d815      	bhi.n	400a6e <pvPortMalloc+0x96>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
  400a42:	6862      	ldr	r2, [r4, #4]
  400a44:	4915      	ldr	r1, [pc, #84]	; (400a9c <pvPortMalloc+0xc4>)
  400a46:	680b      	ldr	r3, [r1, #0]
  400a48:	1a9b      	subs	r3, r3, r2
  400a4a:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
  400a4c:	4917      	ldr	r1, [pc, #92]	; (400aac <pvPortMalloc+0xd4>)
  400a4e:	6809      	ldr	r1, [r1, #0]
  400a50:	428b      	cmp	r3, r1
  400a52:	d201      	bcs.n	400a58 <pvPortMalloc+0x80>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
  400a54:	4915      	ldr	r1, [pc, #84]	; (400aac <pvPortMalloc+0xd4>)
  400a56:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
  400a58:	4b0f      	ldr	r3, [pc, #60]	; (400a98 <pvPortMalloc+0xc0>)
  400a5a:	681b      	ldr	r3, [r3, #0]
  400a5c:	4313      	orrs	r3, r2
  400a5e:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
  400a60:	2300      	movs	r3, #0
  400a62:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
  400a64:	4b12      	ldr	r3, [pc, #72]	; (400ab0 <pvPortMalloc+0xd8>)
  400a66:	4798      	blx	r3
		if( pvReturn == NULL )
  400a68:	b17e      	cbz	r6, 400a8a <pvPortMalloc+0xb2>
}
  400a6a:	4630      	mov	r0, r6
  400a6c:	bd70      	pop	{r4, r5, r6, pc}
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
  400a6e:	1960      	adds	r0, r4, r5
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  400a70:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
  400a72:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  400a74:	4b0f      	ldr	r3, [pc, #60]	; (400ab4 <pvPortMalloc+0xdc>)
  400a76:	4798      	blx	r3
  400a78:	e7e3      	b.n	400a42 <pvPortMalloc+0x6a>
void *pvReturn = NULL;
  400a7a:	2600      	movs	r6, #0
  400a7c:	e7f2      	b.n	400a64 <pvPortMalloc+0x8c>
  400a7e:	2600      	movs	r6, #0
  400a80:	e7f0      	b.n	400a64 <pvPortMalloc+0x8c>
  400a82:	2600      	movs	r6, #0
  400a84:	e7ee      	b.n	400a64 <pvPortMalloc+0x8c>
  400a86:	2600      	movs	r6, #0
  400a88:	e7ec      	b.n	400a64 <pvPortMalloc+0x8c>
			vApplicationMallocFailedHook();
  400a8a:	4b0b      	ldr	r3, [pc, #44]	; (400ab8 <pvPortMalloc+0xe0>)
  400a8c:	4798      	blx	r3
	return pvReturn;
  400a8e:	e7ec      	b.n	400a6a <pvPortMalloc+0x92>
  400a90:	200004e8 	.word	0x200004e8
  400a94:	00401899 	.word	0x00401899
  400a98:	200004ec 	.word	0x200004ec
  400a9c:	200004f0 	.word	0x200004f0
  400aa0:	200004f8 	.word	0x200004f8
  400aa4:	004033f8 	.word	0x004033f8
  400aa8:	00403035 	.word	0x00403035
  400aac:	200004f4 	.word	0x200004f4
  400ab0:	004019d9 	.word	0x004019d9
  400ab4:	00400981 	.word	0x00400981
  400ab8:	00403061 	.word	0x00403061

00400abc <vPortFree>:
	if( pv != NULL )
  400abc:	2800      	cmp	r0, #0
  400abe:	d033      	beq.n	400b28 <vPortFree+0x6c>
{
  400ac0:	b538      	push	{r3, r4, r5, lr}
  400ac2:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
  400ac4:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
  400ac8:	f850 2c04 	ldr.w	r2, [r0, #-4]
  400acc:	4b17      	ldr	r3, [pc, #92]	; (400b2c <vPortFree+0x70>)
  400ace:	681b      	ldr	r3, [r3, #0]
  400ad0:	421a      	tst	r2, r3
  400ad2:	d011      	beq.n	400af8 <vPortFree+0x3c>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
  400ad4:	f854 3c08 	ldr.w	r3, [r4, #-8]
  400ad8:	b123      	cbz	r3, 400ae4 <vPortFree+0x28>
  400ada:	f44f 7190 	mov.w	r1, #288	; 0x120
  400ade:	4814      	ldr	r0, [pc, #80]	; (400b30 <vPortFree+0x74>)
  400ae0:	4b14      	ldr	r3, [pc, #80]	; (400b34 <vPortFree+0x78>)
  400ae2:	4798      	blx	r3
		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
  400ae4:	f854 3c04 	ldr.w	r3, [r4, #-4]
  400ae8:	4a10      	ldr	r2, [pc, #64]	; (400b2c <vPortFree+0x70>)
  400aea:	6812      	ldr	r2, [r2, #0]
  400aec:	4213      	tst	r3, r2
  400aee:	d002      	beq.n	400af6 <vPortFree+0x3a>
			if( pxLink->pxNextFreeBlock == NULL )
  400af0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  400af4:	b131      	cbz	r1, 400b04 <vPortFree+0x48>
  400af6:	bd38      	pop	{r3, r4, r5, pc}
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
  400af8:	f240 111f 	movw	r1, #287	; 0x11f
  400afc:	480c      	ldr	r0, [pc, #48]	; (400b30 <vPortFree+0x74>)
  400afe:	4b0d      	ldr	r3, [pc, #52]	; (400b34 <vPortFree+0x78>)
  400b00:	4798      	blx	r3
  400b02:	e7e7      	b.n	400ad4 <vPortFree+0x18>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
  400b04:	ea23 0302 	bic.w	r3, r3, r2
  400b08:	f844 3c04 	str.w	r3, [r4, #-4]
				vTaskSuspendAll();
  400b0c:	4b0a      	ldr	r3, [pc, #40]	; (400b38 <vPortFree+0x7c>)
  400b0e:	4798      	blx	r3
					xFreeBytesRemaining += pxLink->xBlockSize;
  400b10:	f854 1c04 	ldr.w	r1, [r4, #-4]
  400b14:	4a09      	ldr	r2, [pc, #36]	; (400b3c <vPortFree+0x80>)
  400b16:	6813      	ldr	r3, [r2, #0]
  400b18:	440b      	add	r3, r1
  400b1a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
  400b1c:	4628      	mov	r0, r5
  400b1e:	4b08      	ldr	r3, [pc, #32]	; (400b40 <vPortFree+0x84>)
  400b20:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400b22:	4b08      	ldr	r3, [pc, #32]	; (400b44 <vPortFree+0x88>)
  400b24:	4798      	blx	r3
}
  400b26:	e7e6      	b.n	400af6 <vPortFree+0x3a>
  400b28:	4770      	bx	lr
  400b2a:	bf00      	nop
  400b2c:	200004ec 	.word	0x200004ec
  400b30:	004033f8 	.word	0x004033f8
  400b34:	00403035 	.word	0x00403035
  400b38:	00401899 	.word	0x00401899
  400b3c:	200004f0 	.word	0x200004f0
  400b40:	00400981 	.word	0x00400981
  400b44:	004019d9 	.word	0x004019d9

00400b48 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
  400b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b4c:	4680      	mov	r8, r0
BaseType_t xDefinedRegions = 0;
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
  400b4e:	4b2c      	ldr	r3, [pc, #176]	; (400c00 <vPortDefineHeapRegions+0xb8>)
  400b50:	681b      	ldr	r3, [r3, #0]
  400b52:	b123      	cbz	r3, 400b5e <vPortDefineHeapRegions+0x16>
  400b54:	f240 1193 	movw	r1, #403	; 0x193
  400b58:	482a      	ldr	r0, [pc, #168]	; (400c04 <vPortDefineHeapRegions+0xbc>)
  400b5a:	4b2b      	ldr	r3, [pc, #172]	; (400c08 <vPortDefineHeapRegions+0xc0>)
  400b5c:	4798      	blx	r3
		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400b5e:	4643      	mov	r3, r8
  400b60:	2600      	movs	r6, #0
  400b62:	4637      	mov	r7, r6
  400b64:	e01b      	b.n	400b9e <vPortDefineHeapRegions+0x56>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
  400b66:	4b26      	ldr	r3, [pc, #152]	; (400c00 <vPortDefineHeapRegions+0xb8>)
  400b68:	681b      	ldr	r3, [r3, #0]
  400b6a:	b35b      	cbz	r3, 400bc4 <vPortDefineHeapRegions+0x7c>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
  400b6c:	4b24      	ldr	r3, [pc, #144]	; (400c00 <vPortDefineHeapRegions+0xb8>)
  400b6e:	681b      	ldr	r3, [r3, #0]
  400b70:	429d      	cmp	r5, r3
  400b72:	d92d      	bls.n	400bd0 <vPortDefineHeapRegions+0x88>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
  400b74:	4a22      	ldr	r2, [pc, #136]	; (400c00 <vPortDefineHeapRegions+0xb8>)
  400b76:	6811      	ldr	r1, [r2, #0]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
  400b78:	1963      	adds	r3, r4, r5
		xAddress -= xHeapStructSize;
  400b7a:	3b08      	subs	r3, #8
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400b7c:	f023 0307 	bic.w	r3, r3, #7
		pxEnd = ( BlockLink_t * ) xAddress;
  400b80:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
  400b82:	2200      	movs	r2, #0
  400b84:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
  400b86:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
  400b88:	462a      	mov	r2, r5
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
  400b8a:	1b58      	subs	r0, r3, r5
  400b8c:	6068      	str	r0, [r5, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
  400b8e:	602b      	str	r3, [r5, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
  400b90:	b101      	cbz	r1, 400b94 <vPortDefineHeapRegions+0x4c>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
  400b92:	600d      	str	r5, [r1, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
  400b94:	6853      	ldr	r3, [r2, #4]
  400b96:	441f      	add	r7, r3

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
  400b98:	3601      	adds	r6, #1
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
  400b9a:	eb08 03c6 	add.w	r3, r8, r6, lsl #3
	while( pxHeapRegion->xSizeInBytes > 0 )
  400b9e:	685c      	ldr	r4, [r3, #4]
  400ba0:	b1e4      	cbz	r4, 400bdc <vPortDefineHeapRegions+0x94>
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
  400ba2:	681d      	ldr	r5, [r3, #0]
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
  400ba4:	f015 0f07 	tst.w	r5, #7
  400ba8:	d005      	beq.n	400bb6 <vPortDefineHeapRegions+0x6e>
			xAddress += ( portBYTE_ALIGNMENT - 1 );
  400baa:	1deb      	adds	r3, r5, #7
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400bac:	f023 0307 	bic.w	r3, r3, #7
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
  400bb0:	1aed      	subs	r5, r5, r3
  400bb2:	442c      	add	r4, r5
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400bb4:	461d      	mov	r5, r3
		if( xDefinedRegions == 0 )
  400bb6:	2e00      	cmp	r6, #0
  400bb8:	d1d5      	bne.n	400b66 <vPortDefineHeapRegions+0x1e>
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
  400bba:	4b14      	ldr	r3, [pc, #80]	; (400c0c <vPortDefineHeapRegions+0xc4>)
  400bbc:	601d      	str	r5, [r3, #0]
			xStart.xBlockSize = ( size_t ) 0;
  400bbe:	2200      	movs	r2, #0
  400bc0:	605a      	str	r2, [r3, #4]
  400bc2:	e7d7      	b.n	400b74 <vPortDefineHeapRegions+0x2c>
			configASSERT( pxEnd != NULL );
  400bc4:	f44f 71da 	mov.w	r1, #436	; 0x1b4
  400bc8:	480e      	ldr	r0, [pc, #56]	; (400c04 <vPortDefineHeapRegions+0xbc>)
  400bca:	4b0f      	ldr	r3, [pc, #60]	; (400c08 <vPortDefineHeapRegions+0xc0>)
  400bcc:	4798      	blx	r3
  400bce:	e7cd      	b.n	400b6c <vPortDefineHeapRegions+0x24>
			configASSERT( xAddress > ( size_t ) pxEnd );
  400bd0:	f240 11b7 	movw	r1, #439	; 0x1b7
  400bd4:	480b      	ldr	r0, [pc, #44]	; (400c04 <vPortDefineHeapRegions+0xbc>)
  400bd6:	4b0c      	ldr	r3, [pc, #48]	; (400c08 <vPortDefineHeapRegions+0xc0>)
  400bd8:	4798      	blx	r3
  400bda:	e7cb      	b.n	400b74 <vPortDefineHeapRegions+0x2c>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
  400bdc:	4b0c      	ldr	r3, [pc, #48]	; (400c10 <vPortDefineHeapRegions+0xc8>)
  400bde:	601f      	str	r7, [r3, #0]
	xFreeBytesRemaining = xTotalHeapSize;
  400be0:	4b0c      	ldr	r3, [pc, #48]	; (400c14 <vPortDefineHeapRegions+0xcc>)
  400be2:	601f      	str	r7, [r3, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
  400be4:	b12f      	cbz	r7, 400bf2 <vPortDefineHeapRegions+0xaa>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
  400be6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400bea:	4b0b      	ldr	r3, [pc, #44]	; (400c18 <vPortDefineHeapRegions+0xd0>)
  400bec:	601a      	str	r2, [r3, #0]
  400bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( xTotalHeapSize );
  400bf2:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
  400bf6:	4803      	ldr	r0, [pc, #12]	; (400c04 <vPortDefineHeapRegions+0xbc>)
  400bf8:	4b03      	ldr	r3, [pc, #12]	; (400c08 <vPortDefineHeapRegions+0xc0>)
  400bfa:	4798      	blx	r3
  400bfc:	e7f3      	b.n	400be6 <vPortDefineHeapRegions+0x9e>
  400bfe:	bf00      	nop
  400c00:	200004e8 	.word	0x200004e8
  400c04:	004033f8 	.word	0x004033f8
  400c08:	00403035 	.word	0x00403035
  400c0c:	200004f8 	.word	0x200004f8
  400c10:	200004f4 	.word	0x200004f4
  400c14:	200004f0 	.word	0x200004f0
  400c18:	200004ec 	.word	0x200004ec

00400c1c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
  400c1c:	b510      	push	{r4, lr}
  400c1e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
  400c20:	4b06      	ldr	r3, [pc, #24]	; (400c3c <prvIsQueueFull+0x20>)
  400c22:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  400c24:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400c26:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400c28:	429a      	cmp	r2, r3
  400c2a:	d004      	beq.n	400c36 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
  400c2c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
  400c2e:	4b04      	ldr	r3, [pc, #16]	; (400c40 <prvIsQueueFull+0x24>)
  400c30:	4798      	blx	r3

	return xReturn;
}
  400c32:	4620      	mov	r0, r4
  400c34:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
  400c36:	2401      	movs	r4, #1
  400c38:	e7f9      	b.n	400c2e <prvIsQueueFull+0x12>
  400c3a:	bf00      	nop
  400c3c:	004006c5 	.word	0x004006c5
  400c40:	0040070d 	.word	0x0040070d

00400c44 <prvIsQueueEmpty>:
{
  400c44:	b510      	push	{r4, lr}
  400c46:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  400c48:	4b05      	ldr	r3, [pc, #20]	; (400c60 <prvIsQueueEmpty+0x1c>)
  400c4a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  400c4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400c4e:	b123      	cbz	r3, 400c5a <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
  400c50:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  400c52:	4b04      	ldr	r3, [pc, #16]	; (400c64 <prvIsQueueEmpty+0x20>)
  400c54:	4798      	blx	r3
}
  400c56:	4620      	mov	r0, r4
  400c58:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
  400c5a:	2401      	movs	r4, #1
  400c5c:	e7f9      	b.n	400c52 <prvIsQueueEmpty+0xe>
  400c5e:	bf00      	nop
  400c60:	004006c5 	.word	0x004006c5
  400c64:	0040070d 	.word	0x0040070d

00400c68 <prvCopyDataToQueue>:
{
  400c68:	b570      	push	{r4, r5, r6, lr}
  400c6a:	4604      	mov	r4, r0
  400c6c:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
  400c6e:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  400c70:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400c72:	b95a      	cbnz	r2, 400c8c <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400c74:	6803      	ldr	r3, [r0, #0]
  400c76:	b11b      	cbz	r3, 400c80 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
  400c78:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
  400c7a:	3501      	adds	r5, #1
  400c7c:	63a5      	str	r5, [r4, #56]	; 0x38
}
  400c7e:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
  400c80:	6880      	ldr	r0, [r0, #8]
  400c82:	4b17      	ldr	r3, [pc, #92]	; (400ce0 <prvCopyDataToQueue+0x78>)
  400c84:	4798      	blx	r3
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
  400c86:	2300      	movs	r3, #0
  400c88:	60a3      	str	r3, [r4, #8]
  400c8a:	e7f6      	b.n	400c7a <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
  400c8c:	b96e      	cbnz	r6, 400caa <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
  400c8e:	6840      	ldr	r0, [r0, #4]
  400c90:	4b14      	ldr	r3, [pc, #80]	; (400ce4 <prvCopyDataToQueue+0x7c>)
  400c92:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
  400c94:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400c96:	6863      	ldr	r3, [r4, #4]
  400c98:	4413      	add	r3, r2
  400c9a:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400c9c:	68a2      	ldr	r2, [r4, #8]
  400c9e:	4293      	cmp	r3, r2
  400ca0:	d319      	bcc.n	400cd6 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400ca2:	6823      	ldr	r3, [r4, #0]
  400ca4:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
  400ca6:	2000      	movs	r0, #0
  400ca8:	e7e7      	b.n	400c7a <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
  400caa:	68c0      	ldr	r0, [r0, #12]
  400cac:	4b0d      	ldr	r3, [pc, #52]	; (400ce4 <prvCopyDataToQueue+0x7c>)
  400cae:	4798      	blx	r3
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
  400cb0:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400cb2:	4252      	negs	r2, r2
  400cb4:	68e3      	ldr	r3, [r4, #12]
  400cb6:	4413      	add	r3, r2
  400cb8:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400cba:	6821      	ldr	r1, [r4, #0]
  400cbc:	428b      	cmp	r3, r1
  400cbe:	d202      	bcs.n	400cc6 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
  400cc0:	68a3      	ldr	r3, [r4, #8]
  400cc2:	441a      	add	r2, r3
  400cc4:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
  400cc6:	2e02      	cmp	r6, #2
  400cc8:	d001      	beq.n	400cce <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
  400cca:	2000      	movs	r0, #0
  400ccc:	e7d5      	b.n	400c7a <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
  400cce:	b125      	cbz	r5, 400cda <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
  400cd0:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
  400cd2:	2000      	movs	r0, #0
  400cd4:	e7d1      	b.n	400c7a <prvCopyDataToQueue+0x12>
  400cd6:	2000      	movs	r0, #0
  400cd8:	e7cf      	b.n	400c7a <prvCopyDataToQueue+0x12>
  400cda:	2000      	movs	r0, #0
  400cdc:	e7cd      	b.n	400c7a <prvCopyDataToQueue+0x12>
  400cde:	bf00      	nop
  400ce0:	00401e09 	.word	0x00401e09
  400ce4:	004030d9 	.word	0x004030d9

00400ce8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  400ce8:	b570      	push	{r4, r5, r6, lr}
  400cea:	b082      	sub	sp, #8
  400cec:	9001      	str	r0, [sp, #4]
  400cee:	460e      	mov	r6, r1
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  400cf0:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  400cf2:	b15c      	cbz	r4, 400d0c <prvNotifyQueueSetContainer+0x24>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  400cf4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400cf6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400cf8:	429a      	cmp	r2, r3
  400cfa:	d20d      	bcs.n	400d18 <prvNotifyQueueSetContainer+0x30>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  400cfc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400cfe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400d00:	429a      	cmp	r2, r3
  400d02:	d30f      	bcc.n	400d24 <prvNotifyQueueSetContainer+0x3c>
	BaseType_t xReturn = pdFALSE;
  400d04:	2600      	movs	r6, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400d06:	4630      	mov	r0, r6
  400d08:	b002      	add	sp, #8
  400d0a:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxQueueSetContainer );
  400d0c:	f640 3145 	movw	r1, #2885	; 0xb45
  400d10:	4812      	ldr	r0, [pc, #72]	; (400d5c <prvNotifyQueueSetContainer+0x74>)
  400d12:	4b13      	ldr	r3, [pc, #76]	; (400d60 <prvNotifyQueueSetContainer+0x78>)
  400d14:	4798      	blx	r3
  400d16:	e7ed      	b.n	400cf4 <prvNotifyQueueSetContainer+0xc>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  400d18:	f640 3146 	movw	r1, #2886	; 0xb46
  400d1c:	480f      	ldr	r0, [pc, #60]	; (400d5c <prvNotifyQueueSetContainer+0x74>)
  400d1e:	4b10      	ldr	r3, [pc, #64]	; (400d60 <prvNotifyQueueSetContainer+0x78>)
  400d20:	4798      	blx	r3
  400d22:	e7eb      	b.n	400cfc <prvNotifyQueueSetContainer+0x14>
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
  400d24:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
  400d28:	b26d      	sxtb	r5, r5
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  400d2a:	4632      	mov	r2, r6
  400d2c:	a901      	add	r1, sp, #4
  400d2e:	4620      	mov	r0, r4
  400d30:	4b0c      	ldr	r3, [pc, #48]	; (400d64 <prvNotifyQueueSetContainer+0x7c>)
  400d32:	4798      	blx	r3
  400d34:	4606      	mov	r6, r0
			if( cTxLock == queueUNLOCKED )
  400d36:	f1b5 3fff 	cmp.w	r5, #4294967295
  400d3a:	d004      	beq.n	400d46 <prvNotifyQueueSetContainer+0x5e>
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
  400d3c:	3501      	adds	r5, #1
  400d3e:	b26d      	sxtb	r5, r5
  400d40:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
  400d44:	e7df      	b.n	400d06 <prvNotifyQueueSetContainer+0x1e>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400d46:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400d48:	2b00      	cmp	r3, #0
  400d4a:	d0dc      	beq.n	400d06 <prvNotifyQueueSetContainer+0x1e>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  400d4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400d50:	4b05      	ldr	r3, [pc, #20]	; (400d68 <prvNotifyQueueSetContainer+0x80>)
  400d52:	4798      	blx	r3
  400d54:	2800      	cmp	r0, #0
  400d56:	d0d6      	beq.n	400d06 <prvNotifyQueueSetContainer+0x1e>
						xReturn = pdTRUE;
  400d58:	2601      	movs	r6, #1
		return xReturn;
  400d5a:	e7d4      	b.n	400d06 <prvNotifyQueueSetContainer+0x1e>
  400d5c:	00403424 	.word	0x00403424
  400d60:	00403035 	.word	0x00403035
  400d64:	00400c69 	.word	0x00400c69
  400d68:	00401ca9 	.word	0x00401ca9

00400d6c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400d6c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400d6e:	b172      	cbz	r2, 400d8e <prvCopyDataFromQueue+0x22>
{
  400d70:	b510      	push	{r4, lr}
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
  400d72:	68c3      	ldr	r3, [r0, #12]
  400d74:	4413      	add	r3, r2
  400d76:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400d78:	6884      	ldr	r4, [r0, #8]
  400d7a:	42a3      	cmp	r3, r4
  400d7c:	d301      	bcc.n	400d82 <prvCopyDataFromQueue+0x16>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
  400d7e:	6803      	ldr	r3, [r0, #0]
  400d80:	60c3      	str	r3, [r0, #12]
  400d82:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
  400d84:	68c1      	ldr	r1, [r0, #12]
  400d86:	4620      	mov	r0, r4
  400d88:	4b01      	ldr	r3, [pc, #4]	; (400d90 <prvCopyDataFromQueue+0x24>)
  400d8a:	4798      	blx	r3
  400d8c:	bd10      	pop	{r4, pc}
  400d8e:	4770      	bx	lr
  400d90:	004030d9 	.word	0x004030d9

00400d94 <prvUnlockQueue>:
{
  400d94:	b538      	push	{r3, r4, r5, lr}
  400d96:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
  400d98:	4b1f      	ldr	r3, [pc, #124]	; (400e18 <prvUnlockQueue+0x84>)
  400d9a:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
  400d9c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
  400da0:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
  400da2:	e008      	b.n	400db6 <prvUnlockQueue+0x22>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400da4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  400da6:	b1bb      	cbz	r3, 400dd8 <prvUnlockQueue+0x44>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400da8:	f105 0024 	add.w	r0, r5, #36	; 0x24
  400dac:	4b1b      	ldr	r3, [pc, #108]	; (400e1c <prvUnlockQueue+0x88>)
  400dae:	4798      	blx	r3
  400db0:	b978      	cbnz	r0, 400dd2 <prvUnlockQueue+0x3e>
			--cTxLock;
  400db2:	3c01      	subs	r4, #1
  400db4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
  400db6:	2c00      	cmp	r4, #0
  400db8:	dd0e      	ble.n	400dd8 <prvUnlockQueue+0x44>
				if( pxQueue->pxQueueSetContainer != NULL )
  400dba:	6cab      	ldr	r3, [r5, #72]	; 0x48
  400dbc:	2b00      	cmp	r3, #0
  400dbe:	d0f1      	beq.n	400da4 <prvUnlockQueue+0x10>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
  400dc0:	2100      	movs	r1, #0
  400dc2:	4628      	mov	r0, r5
  400dc4:	4b16      	ldr	r3, [pc, #88]	; (400e20 <prvUnlockQueue+0x8c>)
  400dc6:	4798      	blx	r3
  400dc8:	2800      	cmp	r0, #0
  400dca:	d0f2      	beq.n	400db2 <prvUnlockQueue+0x1e>
						vTaskMissedYield();
  400dcc:	4b15      	ldr	r3, [pc, #84]	; (400e24 <prvUnlockQueue+0x90>)
  400dce:	4798      	blx	r3
  400dd0:	e7ef      	b.n	400db2 <prvUnlockQueue+0x1e>
							vTaskMissedYield();
  400dd2:	4b14      	ldr	r3, [pc, #80]	; (400e24 <prvUnlockQueue+0x90>)
  400dd4:	4798      	blx	r3
  400dd6:	e7ec      	b.n	400db2 <prvUnlockQueue+0x1e>
		pxQueue->cTxLock = queueUNLOCKED;
  400dd8:	23ff      	movs	r3, #255	; 0xff
  400dda:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
  400dde:	4b12      	ldr	r3, [pc, #72]	; (400e28 <prvUnlockQueue+0x94>)
  400de0:	4798      	blx	r3
	taskENTER_CRITICAL();
  400de2:	4b0d      	ldr	r3, [pc, #52]	; (400e18 <prvUnlockQueue+0x84>)
  400de4:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
  400de6:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
  400dea:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
  400dec:	e001      	b.n	400df2 <prvUnlockQueue+0x5e>
				--cRxLock;
  400dee:	3c01      	subs	r4, #1
  400df0:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
  400df2:	2c00      	cmp	r4, #0
  400df4:	dd0a      	ble.n	400e0c <prvUnlockQueue+0x78>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400df6:	692b      	ldr	r3, [r5, #16]
  400df8:	b143      	cbz	r3, 400e0c <prvUnlockQueue+0x78>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400dfa:	f105 0010 	add.w	r0, r5, #16
  400dfe:	4b07      	ldr	r3, [pc, #28]	; (400e1c <prvUnlockQueue+0x88>)
  400e00:	4798      	blx	r3
  400e02:	2800      	cmp	r0, #0
  400e04:	d0f3      	beq.n	400dee <prvUnlockQueue+0x5a>
					vTaskMissedYield();
  400e06:	4b07      	ldr	r3, [pc, #28]	; (400e24 <prvUnlockQueue+0x90>)
  400e08:	4798      	blx	r3
  400e0a:	e7f0      	b.n	400dee <prvUnlockQueue+0x5a>
		pxQueue->cRxLock = queueUNLOCKED;
  400e0c:	23ff      	movs	r3, #255	; 0xff
  400e0e:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
  400e12:	4b05      	ldr	r3, [pc, #20]	; (400e28 <prvUnlockQueue+0x94>)
  400e14:	4798      	blx	r3
  400e16:	bd38      	pop	{r3, r4, r5, pc}
  400e18:	004006c5 	.word	0x004006c5
  400e1c:	00401ca9 	.word	0x00401ca9
  400e20:	00400ce9 	.word	0x00400ce9
  400e24:	00401ddd 	.word	0x00401ddd
  400e28:	0040070d 	.word	0x0040070d

00400e2c <xQueueGenericReset>:
{
  400e2c:	b538      	push	{r3, r4, r5, lr}
  400e2e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
  400e30:	4604      	mov	r4, r0
  400e32:	b1d0      	cbz	r0, 400e6a <xQueueGenericReset+0x3e>
	taskENTER_CRITICAL();
  400e34:	4b1b      	ldr	r3, [pc, #108]	; (400ea4 <xQueueGenericReset+0x78>)
  400e36:	4798      	blx	r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
  400e38:	6821      	ldr	r1, [r4, #0]
  400e3a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  400e3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400e3e:	fb03 1002 	mla	r0, r3, r2, r1
  400e42:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  400e44:	2000      	movs	r0, #0
  400e46:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  400e48:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
  400e4a:	3a01      	subs	r2, #1
  400e4c:	fb02 1303 	mla	r3, r2, r3, r1
  400e50:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
  400e52:	23ff      	movs	r3, #255	; 0xff
  400e54:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
  400e58:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
  400e5c:	b9d5      	cbnz	r5, 400e94 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400e5e:	6923      	ldr	r3, [r4, #16]
  400e60:	b94b      	cbnz	r3, 400e76 <xQueueGenericReset+0x4a>
	taskEXIT_CRITICAL();
  400e62:	4b11      	ldr	r3, [pc, #68]	; (400ea8 <xQueueGenericReset+0x7c>)
  400e64:	4798      	blx	r3
}
  400e66:	2001      	movs	r0, #1
  400e68:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxQueue );
  400e6a:	f240 1103 	movw	r1, #259	; 0x103
  400e6e:	480f      	ldr	r0, [pc, #60]	; (400eac <xQueueGenericReset+0x80>)
  400e70:	4b0f      	ldr	r3, [pc, #60]	; (400eb0 <xQueueGenericReset+0x84>)
  400e72:	4798      	blx	r3
  400e74:	e7de      	b.n	400e34 <xQueueGenericReset+0x8>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400e76:	f104 0010 	add.w	r0, r4, #16
  400e7a:	4b0e      	ldr	r3, [pc, #56]	; (400eb4 <xQueueGenericReset+0x88>)
  400e7c:	4798      	blx	r3
  400e7e:	2800      	cmp	r0, #0
  400e80:	d0ef      	beq.n	400e62 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
  400e82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e86:	4b0c      	ldr	r3, [pc, #48]	; (400eb8 <xQueueGenericReset+0x8c>)
  400e88:	601a      	str	r2, [r3, #0]
  400e8a:	f3bf 8f4f 	dsb	sy
  400e8e:	f3bf 8f6f 	isb	sy
  400e92:	e7e6      	b.n	400e62 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  400e94:	f104 0010 	add.w	r0, r4, #16
  400e98:	4d08      	ldr	r5, [pc, #32]	; (400ebc <xQueueGenericReset+0x90>)
  400e9a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  400e9c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400ea0:	47a8      	blx	r5
  400ea2:	e7de      	b.n	400e62 <xQueueGenericReset+0x36>
  400ea4:	004006c5 	.word	0x004006c5
  400ea8:	0040070d 	.word	0x0040070d
  400eac:	00403424 	.word	0x00403424
  400eb0:	00403035 	.word	0x00403035
  400eb4:	00401ca9 	.word	0x00401ca9
  400eb8:	e000ed04 	.word	0xe000ed04
  400ebc:	0040055d 	.word	0x0040055d

00400ec0 <prvInitialiseNewQueue>:
{
  400ec0:	b510      	push	{r4, lr}
  400ec2:	9c02      	ldr	r4, [sp, #8]
	if( uxItemSize == ( UBaseType_t ) 0 )
  400ec4:	460b      	mov	r3, r1
  400ec6:	b149      	cbz	r1, 400edc <prvInitialiseNewQueue+0x1c>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
  400ec8:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
  400eca:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
  400ecc:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  400ece:	2101      	movs	r1, #1
  400ed0:	4620      	mov	r0, r4
  400ed2:	4b03      	ldr	r3, [pc, #12]	; (400ee0 <prvInitialiseNewQueue+0x20>)
  400ed4:	4798      	blx	r3
		pxNewQueue->pxQueueSetContainer = NULL;
  400ed6:	2300      	movs	r3, #0
  400ed8:	64a3      	str	r3, [r4, #72]	; 0x48
  400eda:	bd10      	pop	{r4, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  400edc:	6024      	str	r4, [r4, #0]
  400ede:	e7f4      	b.n	400eca <prvInitialiseNewQueue+0xa>
  400ee0:	00400e2d 	.word	0x00400e2d

00400ee4 <xQueueGenericCreate>:
	{
  400ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ee6:	b083      	sub	sp, #12
  400ee8:	460d      	mov	r5, r1
  400eea:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  400eec:	4606      	mov	r6, r0
  400eee:	b190      	cbz	r0, 400f16 <xQueueGenericCreate+0x32>
		if( uxItemSize == ( UBaseType_t ) 0 )
  400ef0:	b1bd      	cbz	r5, 400f22 <xQueueGenericCreate+0x3e>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400ef2:	fb05 f006 	mul.w	r0, r5, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
  400ef6:	304c      	adds	r0, #76	; 0x4c
  400ef8:	4b0b      	ldr	r3, [pc, #44]	; (400f28 <xQueueGenericCreate+0x44>)
  400efa:	4798      	blx	r3
		if( pxNewQueue != NULL )
  400efc:	4604      	mov	r4, r0
  400efe:	b138      	cbz	r0, 400f10 <xQueueGenericCreate+0x2c>
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
  400f00:	9000      	str	r0, [sp, #0]
  400f02:	463b      	mov	r3, r7
  400f04:	f100 024c 	add.w	r2, r0, #76	; 0x4c
  400f08:	4629      	mov	r1, r5
  400f0a:	4630      	mov	r0, r6
  400f0c:	4d07      	ldr	r5, [pc, #28]	; (400f2c <xQueueGenericCreate+0x48>)
  400f0e:	47a8      	blx	r5
	}
  400f10:	4620      	mov	r0, r4
  400f12:	b003      	add	sp, #12
  400f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  400f16:	f44f 71bb 	mov.w	r1, #374	; 0x176
  400f1a:	4805      	ldr	r0, [pc, #20]	; (400f30 <xQueueGenericCreate+0x4c>)
  400f1c:	4b05      	ldr	r3, [pc, #20]	; (400f34 <xQueueGenericCreate+0x50>)
  400f1e:	4798      	blx	r3
  400f20:	e7e6      	b.n	400ef0 <xQueueGenericCreate+0xc>
			xQueueSizeInBytes = ( size_t ) 0;
  400f22:	2000      	movs	r0, #0
  400f24:	e7e7      	b.n	400ef6 <xQueueGenericCreate+0x12>
  400f26:	bf00      	nop
  400f28:	004009d9 	.word	0x004009d9
  400f2c:	00400ec1 	.word	0x00400ec1
  400f30:	00403424 	.word	0x00403424
  400f34:	00403035 	.word	0x00403035

00400f38 <xQueueGenericSend>:
{
  400f38:	b5f0      	push	{r4, r5, r6, r7, lr}
  400f3a:	b085      	sub	sp, #20
  400f3c:	460f      	mov	r7, r1
  400f3e:	9201      	str	r2, [sp, #4]
  400f40:	461e      	mov	r6, r3
	configASSERT( pxQueue );
  400f42:	4604      	mov	r4, r0
  400f44:	b168      	cbz	r0, 400f62 <xQueueGenericSend+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400f46:	b197      	cbz	r7, 400f6e <xQueueGenericSend+0x36>
  400f48:	2301      	movs	r3, #1
  400f4a:	b1b3      	cbz	r3, 400f7a <xQueueGenericSend+0x42>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400f4c:	2e02      	cmp	r6, #2
  400f4e:	d01a      	beq.n	400f86 <xQueueGenericSend+0x4e>
  400f50:	2301      	movs	r3, #1
  400f52:	b1eb      	cbz	r3, 400f90 <xQueueGenericSend+0x58>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  400f54:	4b63      	ldr	r3, [pc, #396]	; (4010e4 <xQueueGenericSend+0x1ac>)
  400f56:	4798      	blx	r3
  400f58:	bb00      	cbnz	r0, 400f9c <xQueueGenericSend+0x64>
  400f5a:	9b01      	ldr	r3, [sp, #4]
  400f5c:	bb13      	cbnz	r3, 400fa4 <xQueueGenericSend+0x6c>
  400f5e:	2301      	movs	r3, #1
  400f60:	e01d      	b.n	400f9e <xQueueGenericSend+0x66>
	configASSERT( pxQueue );
  400f62:	f240 21f1 	movw	r1, #753	; 0x2f1
  400f66:	4860      	ldr	r0, [pc, #384]	; (4010e8 <xQueueGenericSend+0x1b0>)
  400f68:	4b60      	ldr	r3, [pc, #384]	; (4010ec <xQueueGenericSend+0x1b4>)
  400f6a:	4798      	blx	r3
  400f6c:	e7eb      	b.n	400f46 <xQueueGenericSend+0xe>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400f6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400f70:	b90b      	cbnz	r3, 400f76 <xQueueGenericSend+0x3e>
  400f72:	2301      	movs	r3, #1
  400f74:	e7e9      	b.n	400f4a <xQueueGenericSend+0x12>
  400f76:	2300      	movs	r3, #0
  400f78:	e7e7      	b.n	400f4a <xQueueGenericSend+0x12>
  400f7a:	f240 21f2 	movw	r1, #754	; 0x2f2
  400f7e:	485a      	ldr	r0, [pc, #360]	; (4010e8 <xQueueGenericSend+0x1b0>)
  400f80:	4b5a      	ldr	r3, [pc, #360]	; (4010ec <xQueueGenericSend+0x1b4>)
  400f82:	4798      	blx	r3
  400f84:	e7e2      	b.n	400f4c <xQueueGenericSend+0x14>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400f86:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400f88:	2b01      	cmp	r3, #1
  400f8a:	d0e2      	beq.n	400f52 <xQueueGenericSend+0x1a>
  400f8c:	2300      	movs	r3, #0
  400f8e:	e7e0      	b.n	400f52 <xQueueGenericSend+0x1a>
  400f90:	f240 21f3 	movw	r1, #755	; 0x2f3
  400f94:	4854      	ldr	r0, [pc, #336]	; (4010e8 <xQueueGenericSend+0x1b0>)
  400f96:	4b55      	ldr	r3, [pc, #340]	; (4010ec <xQueueGenericSend+0x1b4>)
  400f98:	4798      	blx	r3
  400f9a:	e7db      	b.n	400f54 <xQueueGenericSend+0x1c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  400f9c:	2301      	movs	r3, #1
  400f9e:	b11b      	cbz	r3, 400fa8 <xQueueGenericSend+0x70>
  400fa0:	2500      	movs	r5, #0
  400fa2:	e058      	b.n	401056 <xQueueGenericSend+0x11e>
  400fa4:	2300      	movs	r3, #0
  400fa6:	e7fa      	b.n	400f9e <xQueueGenericSend+0x66>
  400fa8:	f240 21f6 	movw	r1, #758	; 0x2f6
  400fac:	484e      	ldr	r0, [pc, #312]	; (4010e8 <xQueueGenericSend+0x1b0>)
  400fae:	4b4f      	ldr	r3, [pc, #316]	; (4010ec <xQueueGenericSend+0x1b4>)
  400fb0:	4798      	blx	r3
  400fb2:	e7f5      	b.n	400fa0 <xQueueGenericSend+0x68>
				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
  400fb4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400fb6:	4632      	mov	r2, r6
  400fb8:	4639      	mov	r1, r7
  400fba:	4620      	mov	r0, r4
  400fbc:	4b4c      	ldr	r3, [pc, #304]	; (4010f0 <xQueueGenericSend+0x1b8>)
  400fbe:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  400fc0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400fc2:	b1b3      	cbz	r3, 400ff2 <xQueueGenericSend+0xba>
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
  400fc4:	2e02      	cmp	r6, #2
  400fc6:	d011      	beq.n	400fec <xQueueGenericSend+0xb4>
						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
  400fc8:	4631      	mov	r1, r6
  400fca:	4620      	mov	r0, r4
  400fcc:	4b49      	ldr	r3, [pc, #292]	; (4010f4 <xQueueGenericSend+0x1bc>)
  400fce:	4798      	blx	r3
  400fd0:	b138      	cbz	r0, 400fe2 <xQueueGenericSend+0xaa>
							queueYIELD_IF_USING_PREEMPTION();
  400fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400fd6:	4b48      	ldr	r3, [pc, #288]	; (4010f8 <xQueueGenericSend+0x1c0>)
  400fd8:	601a      	str	r2, [r3, #0]
  400fda:	f3bf 8f4f 	dsb	sy
  400fde:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  400fe2:	4b46      	ldr	r3, [pc, #280]	; (4010fc <xQueueGenericSend+0x1c4>)
  400fe4:	4798      	blx	r3
				return pdPASS;
  400fe6:	2001      	movs	r0, #1
}
  400fe8:	b005      	add	sp, #20
  400fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
  400fec:	2d00      	cmp	r5, #0
  400fee:	d0eb      	beq.n	400fc8 <xQueueGenericSend+0x90>
  400ff0:	e7f7      	b.n	400fe2 <xQueueGenericSend+0xaa>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400ff2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400ff4:	b953      	cbnz	r3, 40100c <xQueueGenericSend+0xd4>
						else if( xYieldRequired != pdFALSE )
  400ff6:	2800      	cmp	r0, #0
  400ff8:	d0f3      	beq.n	400fe2 <xQueueGenericSend+0xaa>
							queueYIELD_IF_USING_PREEMPTION();
  400ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400ffe:	4b3e      	ldr	r3, [pc, #248]	; (4010f8 <xQueueGenericSend+0x1c0>)
  401000:	601a      	str	r2, [r3, #0]
  401002:	f3bf 8f4f 	dsb	sy
  401006:	f3bf 8f6f 	isb	sy
  40100a:	e7ea      	b.n	400fe2 <xQueueGenericSend+0xaa>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40100c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401010:	4b3b      	ldr	r3, [pc, #236]	; (401100 <xQueueGenericSend+0x1c8>)
  401012:	4798      	blx	r3
  401014:	2800      	cmp	r0, #0
  401016:	d0e4      	beq.n	400fe2 <xQueueGenericSend+0xaa>
								queueYIELD_IF_USING_PREEMPTION();
  401018:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40101c:	4b36      	ldr	r3, [pc, #216]	; (4010f8 <xQueueGenericSend+0x1c0>)
  40101e:	601a      	str	r2, [r3, #0]
  401020:	f3bf 8f4f 	dsb	sy
  401024:	f3bf 8f6f 	isb	sy
  401028:	e7db      	b.n	400fe2 <xQueueGenericSend+0xaa>
					taskEXIT_CRITICAL();
  40102a:	4b34      	ldr	r3, [pc, #208]	; (4010fc <xQueueGenericSend+0x1c4>)
  40102c:	4798      	blx	r3
					return errQUEUE_FULL;
  40102e:	2000      	movs	r0, #0
  401030:	e7da      	b.n	400fe8 <xQueueGenericSend+0xb0>
					vTaskInternalSetTimeOutState( &xTimeOut );
  401032:	a802      	add	r0, sp, #8
  401034:	4b33      	ldr	r3, [pc, #204]	; (401104 <xQueueGenericSend+0x1cc>)
  401036:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  401038:	2501      	movs	r5, #1
  40103a:	e019      	b.n	401070 <xQueueGenericSend+0x138>
		prvLockQueue( pxQueue );
  40103c:	2300      	movs	r3, #0
  40103e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  401042:	e021      	b.n	401088 <xQueueGenericSend+0x150>
  401044:	2300      	movs	r3, #0
  401046:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  40104a:	e023      	b.n	401094 <xQueueGenericSend+0x15c>
				prvUnlockQueue( pxQueue );
  40104c:	4620      	mov	r0, r4
  40104e:	4b2e      	ldr	r3, [pc, #184]	; (401108 <xQueueGenericSend+0x1d0>)
  401050:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401052:	4b2e      	ldr	r3, [pc, #184]	; (40110c <xQueueGenericSend+0x1d4>)
  401054:	4798      	blx	r3
		taskENTER_CRITICAL();
  401056:	4b2e      	ldr	r3, [pc, #184]	; (401110 <xQueueGenericSend+0x1d8>)
  401058:	4798      	blx	r3
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40105a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40105c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40105e:	429a      	cmp	r2, r3
  401060:	d3a8      	bcc.n	400fb4 <xQueueGenericSend+0x7c>
  401062:	2e02      	cmp	r6, #2
  401064:	d0a6      	beq.n	400fb4 <xQueueGenericSend+0x7c>
				if( xTicksToWait == ( TickType_t ) 0 )
  401066:	9b01      	ldr	r3, [sp, #4]
  401068:	2b00      	cmp	r3, #0
  40106a:	d0de      	beq.n	40102a <xQueueGenericSend+0xf2>
				else if( xEntryTimeSet == pdFALSE )
  40106c:	2d00      	cmp	r5, #0
  40106e:	d0e0      	beq.n	401032 <xQueueGenericSend+0xfa>
		taskEXIT_CRITICAL();
  401070:	4b22      	ldr	r3, [pc, #136]	; (4010fc <xQueueGenericSend+0x1c4>)
  401072:	4798      	blx	r3
		vTaskSuspendAll();
  401074:	4b27      	ldr	r3, [pc, #156]	; (401114 <xQueueGenericSend+0x1dc>)
  401076:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401078:	4b25      	ldr	r3, [pc, #148]	; (401110 <xQueueGenericSend+0x1d8>)
  40107a:	4798      	blx	r3
  40107c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  401080:	b25b      	sxtb	r3, r3
  401082:	f1b3 3fff 	cmp.w	r3, #4294967295
  401086:	d0d9      	beq.n	40103c <xQueueGenericSend+0x104>
  401088:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  40108c:	b25b      	sxtb	r3, r3
  40108e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401092:	d0d7      	beq.n	401044 <xQueueGenericSend+0x10c>
  401094:	4b19      	ldr	r3, [pc, #100]	; (4010fc <xQueueGenericSend+0x1c4>)
  401096:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401098:	a901      	add	r1, sp, #4
  40109a:	a802      	add	r0, sp, #8
  40109c:	4b1e      	ldr	r3, [pc, #120]	; (401118 <xQueueGenericSend+0x1e0>)
  40109e:	4798      	blx	r3
  4010a0:	b9c8      	cbnz	r0, 4010d6 <xQueueGenericSend+0x19e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4010a2:	4620      	mov	r0, r4
  4010a4:	4b1d      	ldr	r3, [pc, #116]	; (40111c <xQueueGenericSend+0x1e4>)
  4010a6:	4798      	blx	r3
  4010a8:	2800      	cmp	r0, #0
  4010aa:	d0cf      	beq.n	40104c <xQueueGenericSend+0x114>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4010ac:	9901      	ldr	r1, [sp, #4]
  4010ae:	f104 0010 	add.w	r0, r4, #16
  4010b2:	4b1b      	ldr	r3, [pc, #108]	; (401120 <xQueueGenericSend+0x1e8>)
  4010b4:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4010b6:	4620      	mov	r0, r4
  4010b8:	4b13      	ldr	r3, [pc, #76]	; (401108 <xQueueGenericSend+0x1d0>)
  4010ba:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4010bc:	4b13      	ldr	r3, [pc, #76]	; (40110c <xQueueGenericSend+0x1d4>)
  4010be:	4798      	blx	r3
  4010c0:	2800      	cmp	r0, #0
  4010c2:	d1c8      	bne.n	401056 <xQueueGenericSend+0x11e>
					portYIELD_WITHIN_API();
  4010c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010c8:	4b0b      	ldr	r3, [pc, #44]	; (4010f8 <xQueueGenericSend+0x1c0>)
  4010ca:	601a      	str	r2, [r3, #0]
  4010cc:	f3bf 8f4f 	dsb	sy
  4010d0:	f3bf 8f6f 	isb	sy
  4010d4:	e7bf      	b.n	401056 <xQueueGenericSend+0x11e>
			prvUnlockQueue( pxQueue );
  4010d6:	4620      	mov	r0, r4
  4010d8:	4b0b      	ldr	r3, [pc, #44]	; (401108 <xQueueGenericSend+0x1d0>)
  4010da:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4010dc:	4b0b      	ldr	r3, [pc, #44]	; (40110c <xQueueGenericSend+0x1d4>)
  4010de:	4798      	blx	r3
			return errQUEUE_FULL;
  4010e0:	2000      	movs	r0, #0
  4010e2:	e781      	b.n	400fe8 <xQueueGenericSend+0xb0>
  4010e4:	00401de9 	.word	0x00401de9
  4010e8:	00403424 	.word	0x00403424
  4010ec:	00403035 	.word	0x00403035
  4010f0:	00400c69 	.word	0x00400c69
  4010f4:	00400ce9 	.word	0x00400ce9
  4010f8:	e000ed04 	.word	0xe000ed04
  4010fc:	0040070d 	.word	0x0040070d
  401100:	00401ca9 	.word	0x00401ca9
  401104:	00401d3d 	.word	0x00401d3d
  401108:	00400d95 	.word	0x00400d95
  40110c:	004019d9 	.word	0x004019d9
  401110:	004006c5 	.word	0x004006c5
  401114:	00401899 	.word	0x00401899
  401118:	00401d55 	.word	0x00401d55
  40111c:	00400c1d 	.word	0x00400c1d
  401120:	00401c21 	.word	0x00401c21

00401124 <xQueueGenericSendFromISR>:
{
  401124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401128:	460f      	mov	r7, r1
  40112a:	4691      	mov	r9, r2
  40112c:	461e      	mov	r6, r3
	configASSERT( pxQueue );
  40112e:	4604      	mov	r4, r0
  401130:	b1e8      	cbz	r0, 40116e <xQueueGenericSendFromISR+0x4a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401132:	b317      	cbz	r7, 40117a <xQueueGenericSendFromISR+0x56>
  401134:	2301      	movs	r3, #1
  401136:	b333      	cbz	r3, 401186 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401138:	2e02      	cmp	r6, #2
  40113a:	d02a      	beq.n	401192 <xQueueGenericSendFromISR+0x6e>
  40113c:	2301      	movs	r3, #1
  40113e:	b36b      	cbz	r3, 40119c <xQueueGenericSendFromISR+0x78>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401140:	4b35      	ldr	r3, [pc, #212]	; (401218 <xQueueGenericSendFromISR+0xf4>)
  401142:	4798      	blx	r3
	__asm volatile
  401144:	f3ef 8811 	mrs	r8, BASEPRI
  401148:	f04f 0350 	mov.w	r3, #80	; 0x50
  40114c:	f383 8811 	msr	BASEPRI, r3
  401150:	f3bf 8f6f 	isb	sy
  401154:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401158:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40115a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40115c:	429a      	cmp	r2, r3
  40115e:	d323      	bcc.n	4011a8 <xQueueGenericSendFromISR+0x84>
  401160:	2e02      	cmp	r6, #2
  401162:	d021      	beq.n	4011a8 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
  401164:	2000      	movs	r0, #0
	__asm volatile
  401166:	f388 8811 	msr	BASEPRI, r8
}
  40116a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( pxQueue );
  40116e:	f240 31c3 	movw	r1, #963	; 0x3c3
  401172:	482a      	ldr	r0, [pc, #168]	; (40121c <xQueueGenericSendFromISR+0xf8>)
  401174:	4b2a      	ldr	r3, [pc, #168]	; (401220 <xQueueGenericSendFromISR+0xfc>)
  401176:	4798      	blx	r3
  401178:	e7db      	b.n	401132 <xQueueGenericSendFromISR+0xe>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40117a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40117c:	b90b      	cbnz	r3, 401182 <xQueueGenericSendFromISR+0x5e>
  40117e:	2301      	movs	r3, #1
  401180:	e7d9      	b.n	401136 <xQueueGenericSendFromISR+0x12>
  401182:	2300      	movs	r3, #0
  401184:	e7d7      	b.n	401136 <xQueueGenericSendFromISR+0x12>
  401186:	f44f 7171 	mov.w	r1, #964	; 0x3c4
  40118a:	4824      	ldr	r0, [pc, #144]	; (40121c <xQueueGenericSendFromISR+0xf8>)
  40118c:	4b24      	ldr	r3, [pc, #144]	; (401220 <xQueueGenericSendFromISR+0xfc>)
  40118e:	4798      	blx	r3
  401190:	e7d2      	b.n	401138 <xQueueGenericSendFromISR+0x14>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401192:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401194:	2b01      	cmp	r3, #1
  401196:	d0d2      	beq.n	40113e <xQueueGenericSendFromISR+0x1a>
  401198:	2300      	movs	r3, #0
  40119a:	e7d0      	b.n	40113e <xQueueGenericSendFromISR+0x1a>
  40119c:	f240 31c5 	movw	r1, #965	; 0x3c5
  4011a0:	481e      	ldr	r0, [pc, #120]	; (40121c <xQueueGenericSendFromISR+0xf8>)
  4011a2:	4b1f      	ldr	r3, [pc, #124]	; (401220 <xQueueGenericSendFromISR+0xfc>)
  4011a4:	4798      	blx	r3
  4011a6:	e7cb      	b.n	401140 <xQueueGenericSendFromISR+0x1c>
			const int8_t cTxLock = pxQueue->cTxLock;
  4011a8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
  4011ac:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4011ae:	4632      	mov	r2, r6
  4011b0:	4639      	mov	r1, r7
  4011b2:	4620      	mov	r0, r4
  4011b4:	4b1b      	ldr	r3, [pc, #108]	; (401224 <xQueueGenericSendFromISR+0x100>)
  4011b6:	4798      	blx	r3
			if( cTxLock == queueUNLOCKED )
  4011b8:	f1b5 3fff 	cmp.w	r5, #4294967295
  4011bc:	d005      	beq.n	4011ca <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
  4011be:	3501      	adds	r5, #1
  4011c0:	b26d      	sxtb	r5, r5
  4011c2:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
			xReturn = pdPASS;
  4011c6:	2001      	movs	r0, #1
  4011c8:	e7cd      	b.n	401166 <xQueueGenericSendFromISR+0x42>
					if( pxQueue->pxQueueSetContainer != NULL )
  4011ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4011cc:	b15b      	cbz	r3, 4011e6 <xQueueGenericSendFromISR+0xc2>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
  4011ce:	4631      	mov	r1, r6
  4011d0:	4620      	mov	r0, r4
  4011d2:	4b15      	ldr	r3, [pc, #84]	; (401228 <xQueueGenericSendFromISR+0x104>)
  4011d4:	4798      	blx	r3
  4011d6:	b1b0      	cbz	r0, 401206 <xQueueGenericSendFromISR+0xe2>
							if( pxHigherPriorityTaskWoken != NULL )
  4011d8:	f1b9 0f00 	cmp.w	r9, #0
  4011dc:	d015      	beq.n	40120a <xQueueGenericSendFromISR+0xe6>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4011de:	2001      	movs	r0, #1
  4011e0:	f8c9 0000 	str.w	r0, [r9]
  4011e4:	e7bf      	b.n	401166 <xQueueGenericSendFromISR+0x42>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4011e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4011e8:	b90b      	cbnz	r3, 4011ee <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
  4011ea:	2001      	movs	r0, #1
  4011ec:	e7bb      	b.n	401166 <xQueueGenericSendFromISR+0x42>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4011ee:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4011f2:	4b0e      	ldr	r3, [pc, #56]	; (40122c <xQueueGenericSendFromISR+0x108>)
  4011f4:	4798      	blx	r3
  4011f6:	b150      	cbz	r0, 40120e <xQueueGenericSendFromISR+0xea>
								if( pxHigherPriorityTaskWoken != NULL )
  4011f8:	f1b9 0f00 	cmp.w	r9, #0
  4011fc:	d009      	beq.n	401212 <xQueueGenericSendFromISR+0xee>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4011fe:	2001      	movs	r0, #1
  401200:	f8c9 0000 	str.w	r0, [r9]
  401204:	e7af      	b.n	401166 <xQueueGenericSendFromISR+0x42>
			xReturn = pdPASS;
  401206:	2001      	movs	r0, #1
  401208:	e7ad      	b.n	401166 <xQueueGenericSendFromISR+0x42>
  40120a:	2001      	movs	r0, #1
  40120c:	e7ab      	b.n	401166 <xQueueGenericSendFromISR+0x42>
  40120e:	2001      	movs	r0, #1
  401210:	e7a9      	b.n	401166 <xQueueGenericSendFromISR+0x42>
  401212:	2001      	movs	r0, #1
  401214:	e7a7      	b.n	401166 <xQueueGenericSendFromISR+0x42>
  401216:	bf00      	nop
  401218:	00400925 	.word	0x00400925
  40121c:	00403424 	.word	0x00403424
  401220:	00403035 	.word	0x00403035
  401224:	00400c69 	.word	0x00400c69
  401228:	00400ce9 	.word	0x00400ce9
  40122c:	00401ca9 	.word	0x00401ca9

00401230 <xQueueReceive>:
{
  401230:	b5f0      	push	{r4, r5, r6, r7, lr}
  401232:	b085      	sub	sp, #20
  401234:	460f      	mov	r7, r1
  401236:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
  401238:	4604      	mov	r4, r0
  40123a:	b148      	cbz	r0, 401250 <xQueueReceive+0x20>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40123c:	b177      	cbz	r7, 40125c <xQueueReceive+0x2c>
  40123e:	2301      	movs	r3, #1
  401240:	b193      	cbz	r3, 401268 <xQueueReceive+0x38>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401242:	4b51      	ldr	r3, [pc, #324]	; (401388 <xQueueReceive+0x158>)
  401244:	4798      	blx	r3
  401246:	b9a8      	cbnz	r0, 401274 <xQueueReceive+0x44>
  401248:	9b01      	ldr	r3, [sp, #4]
  40124a:	b9bb      	cbnz	r3, 40127c <xQueueReceive+0x4c>
  40124c:	2301      	movs	r3, #1
  40124e:	e012      	b.n	401276 <xQueueReceive+0x46>
	configASSERT( ( pxQueue ) );
  401250:	f44f 61a0 	mov.w	r1, #1280	; 0x500
  401254:	484d      	ldr	r0, [pc, #308]	; (40138c <xQueueReceive+0x15c>)
  401256:	4b4e      	ldr	r3, [pc, #312]	; (401390 <xQueueReceive+0x160>)
  401258:	4798      	blx	r3
  40125a:	e7ef      	b.n	40123c <xQueueReceive+0xc>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40125c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40125e:	b90b      	cbnz	r3, 401264 <xQueueReceive+0x34>
  401260:	2301      	movs	r3, #1
  401262:	e7ed      	b.n	401240 <xQueueReceive+0x10>
  401264:	2300      	movs	r3, #0
  401266:	e7eb      	b.n	401240 <xQueueReceive+0x10>
  401268:	f240 5104 	movw	r1, #1284	; 0x504
  40126c:	4847      	ldr	r0, [pc, #284]	; (40138c <xQueueReceive+0x15c>)
  40126e:	4b48      	ldr	r3, [pc, #288]	; (401390 <xQueueReceive+0x160>)
  401270:	4798      	blx	r3
  401272:	e7e6      	b.n	401242 <xQueueReceive+0x12>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401274:	2301      	movs	r3, #1
  401276:	b11b      	cbz	r3, 401280 <xQueueReceive+0x50>
  401278:	2600      	movs	r6, #0
  40127a:	e044      	b.n	401306 <xQueueReceive+0xd6>
  40127c:	2300      	movs	r3, #0
  40127e:	e7fa      	b.n	401276 <xQueueReceive+0x46>
  401280:	f240 5109 	movw	r1, #1289	; 0x509
  401284:	4841      	ldr	r0, [pc, #260]	; (40138c <xQueueReceive+0x15c>)
  401286:	4b42      	ldr	r3, [pc, #264]	; (401390 <xQueueReceive+0x160>)
  401288:	4798      	blx	r3
  40128a:	e7f5      	b.n	401278 <xQueueReceive+0x48>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40128c:	4639      	mov	r1, r7
  40128e:	4620      	mov	r0, r4
  401290:	4b40      	ldr	r3, [pc, #256]	; (401394 <xQueueReceive+0x164>)
  401292:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
  401294:	3d01      	subs	r5, #1
  401296:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401298:	6923      	ldr	r3, [r4, #16]
  40129a:	b923      	cbnz	r3, 4012a6 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
  40129c:	4b3e      	ldr	r3, [pc, #248]	; (401398 <xQueueReceive+0x168>)
  40129e:	4798      	blx	r3
				return pdPASS;
  4012a0:	2001      	movs	r0, #1
}
  4012a2:	b005      	add	sp, #20
  4012a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4012a6:	f104 0010 	add.w	r0, r4, #16
  4012aa:	4b3c      	ldr	r3, [pc, #240]	; (40139c <xQueueReceive+0x16c>)
  4012ac:	4798      	blx	r3
  4012ae:	2800      	cmp	r0, #0
  4012b0:	d0f4      	beq.n	40129c <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
  4012b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012b6:	4b3a      	ldr	r3, [pc, #232]	; (4013a0 <xQueueReceive+0x170>)
  4012b8:	601a      	str	r2, [r3, #0]
  4012ba:	f3bf 8f4f 	dsb	sy
  4012be:	f3bf 8f6f 	isb	sy
  4012c2:	e7eb      	b.n	40129c <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
  4012c4:	4b34      	ldr	r3, [pc, #208]	; (401398 <xQueueReceive+0x168>)
  4012c6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4012c8:	2000      	movs	r0, #0
  4012ca:	e7ea      	b.n	4012a2 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
  4012cc:	a802      	add	r0, sp, #8
  4012ce:	4b35      	ldr	r3, [pc, #212]	; (4013a4 <xQueueReceive+0x174>)
  4012d0:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4012d2:	2601      	movs	r6, #1
  4012d4:	e021      	b.n	40131a <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
  4012d6:	2300      	movs	r3, #0
  4012d8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  4012dc:	e029      	b.n	401332 <xQueueReceive+0x102>
  4012de:	2300      	movs	r3, #0
  4012e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  4012e4:	e02b      	b.n	40133e <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
  4012e6:	4620      	mov	r0, r4
  4012e8:	4b2f      	ldr	r3, [pc, #188]	; (4013a8 <xQueueReceive+0x178>)
  4012ea:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4012ec:	4b2f      	ldr	r3, [pc, #188]	; (4013ac <xQueueReceive+0x17c>)
  4012ee:	4798      	blx	r3
  4012f0:	e009      	b.n	401306 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
  4012f2:	4620      	mov	r0, r4
  4012f4:	4b2c      	ldr	r3, [pc, #176]	; (4013a8 <xQueueReceive+0x178>)
  4012f6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4012f8:	4b2c      	ldr	r3, [pc, #176]	; (4013ac <xQueueReceive+0x17c>)
  4012fa:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4012fc:	4620      	mov	r0, r4
  4012fe:	4b2c      	ldr	r3, [pc, #176]	; (4013b0 <xQueueReceive+0x180>)
  401300:	4798      	blx	r3
  401302:	2800      	cmp	r0, #0
  401304:	d13d      	bne.n	401382 <xQueueReceive+0x152>
		taskENTER_CRITICAL();
  401306:	4b2b      	ldr	r3, [pc, #172]	; (4013b4 <xQueueReceive+0x184>)
  401308:	4798      	blx	r3
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
  40130a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
  40130c:	2d00      	cmp	r5, #0
  40130e:	d1bd      	bne.n	40128c <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
  401310:	9b01      	ldr	r3, [sp, #4]
  401312:	2b00      	cmp	r3, #0
  401314:	d0d6      	beq.n	4012c4 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
  401316:	2e00      	cmp	r6, #0
  401318:	d0d8      	beq.n	4012cc <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
  40131a:	4b1f      	ldr	r3, [pc, #124]	; (401398 <xQueueReceive+0x168>)
  40131c:	4798      	blx	r3
		vTaskSuspendAll();
  40131e:	4b26      	ldr	r3, [pc, #152]	; (4013b8 <xQueueReceive+0x188>)
  401320:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401322:	4b24      	ldr	r3, [pc, #144]	; (4013b4 <xQueueReceive+0x184>)
  401324:	4798      	blx	r3
  401326:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  40132a:	b25b      	sxtb	r3, r3
  40132c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401330:	d0d1      	beq.n	4012d6 <xQueueReceive+0xa6>
  401332:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  401336:	b25b      	sxtb	r3, r3
  401338:	f1b3 3fff 	cmp.w	r3, #4294967295
  40133c:	d0cf      	beq.n	4012de <xQueueReceive+0xae>
  40133e:	4b16      	ldr	r3, [pc, #88]	; (401398 <xQueueReceive+0x168>)
  401340:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401342:	a901      	add	r1, sp, #4
  401344:	a802      	add	r0, sp, #8
  401346:	4b1d      	ldr	r3, [pc, #116]	; (4013bc <xQueueReceive+0x18c>)
  401348:	4798      	blx	r3
  40134a:	2800      	cmp	r0, #0
  40134c:	d1d1      	bne.n	4012f2 <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40134e:	4620      	mov	r0, r4
  401350:	4b17      	ldr	r3, [pc, #92]	; (4013b0 <xQueueReceive+0x180>)
  401352:	4798      	blx	r3
  401354:	2800      	cmp	r0, #0
  401356:	d0c6      	beq.n	4012e6 <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401358:	9901      	ldr	r1, [sp, #4]
  40135a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40135e:	4b18      	ldr	r3, [pc, #96]	; (4013c0 <xQueueReceive+0x190>)
  401360:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401362:	4620      	mov	r0, r4
  401364:	4b10      	ldr	r3, [pc, #64]	; (4013a8 <xQueueReceive+0x178>)
  401366:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401368:	4b10      	ldr	r3, [pc, #64]	; (4013ac <xQueueReceive+0x17c>)
  40136a:	4798      	blx	r3
  40136c:	2800      	cmp	r0, #0
  40136e:	d1ca      	bne.n	401306 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
  401370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401374:	4b0a      	ldr	r3, [pc, #40]	; (4013a0 <xQueueReceive+0x170>)
  401376:	601a      	str	r2, [r3, #0]
  401378:	f3bf 8f4f 	dsb	sy
  40137c:	f3bf 8f6f 	isb	sy
  401380:	e7c1      	b.n	401306 <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
  401382:	2000      	movs	r0, #0
  401384:	e78d      	b.n	4012a2 <xQueueReceive+0x72>
  401386:	bf00      	nop
  401388:	00401de9 	.word	0x00401de9
  40138c:	00403424 	.word	0x00403424
  401390:	00403035 	.word	0x00403035
  401394:	00400d6d 	.word	0x00400d6d
  401398:	0040070d 	.word	0x0040070d
  40139c:	00401ca9 	.word	0x00401ca9
  4013a0:	e000ed04 	.word	0xe000ed04
  4013a4:	00401d3d 	.word	0x00401d3d
  4013a8:	00400d95 	.word	0x00400d95
  4013ac:	004019d9 	.word	0x004019d9
  4013b0:	00400c45 	.word	0x00400c45
  4013b4:	004006c5 	.word	0x004006c5
  4013b8:	00401899 	.word	0x00401899
  4013bc:	00401d55 	.word	0x00401d55
  4013c0:	00401c21 	.word	0x00401c21

004013c4 <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4013c4:	2300      	movs	r3, #0
  4013c6:	2b07      	cmp	r3, #7
  4013c8:	d80c      	bhi.n	4013e4 <vQueueAddToRegistry+0x20>
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4013ca:	4a07      	ldr	r2, [pc, #28]	; (4013e8 <vQueueAddToRegistry+0x24>)
  4013cc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  4013d0:	b10a      	cbz	r2, 4013d6 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4013d2:	3301      	adds	r3, #1
  4013d4:	e7f7      	b.n	4013c6 <vQueueAddToRegistry+0x2>
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4013d6:	4a04      	ldr	r2, [pc, #16]	; (4013e8 <vQueueAddToRegistry+0x24>)
  4013d8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4013dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4013e0:	6058      	str	r0, [r3, #4]
				break;
  4013e2:	4770      	bx	lr
  4013e4:	4770      	bx	lr
  4013e6:	bf00      	nop
  4013e8:	20000698 	.word	0x20000698

004013ec <vQueueWaitForMessageRestricted>:
	{
  4013ec:	b570      	push	{r4, r5, r6, lr}
  4013ee:	4604      	mov	r4, r0
  4013f0:	460d      	mov	r5, r1
  4013f2:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  4013f4:	4b12      	ldr	r3, [pc, #72]	; (401440 <vQueueWaitForMessageRestricted+0x54>)
  4013f6:	4798      	blx	r3
  4013f8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  4013fc:	b25b      	sxtb	r3, r3
  4013fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  401402:	d00d      	beq.n	401420 <vQueueWaitForMessageRestricted+0x34>
  401404:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  401408:	b25b      	sxtb	r3, r3
  40140a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40140e:	d00b      	beq.n	401428 <vQueueWaitForMessageRestricted+0x3c>
  401410:	4b0c      	ldr	r3, [pc, #48]	; (401444 <vQueueWaitForMessageRestricted+0x58>)
  401412:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401414:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401416:	b15b      	cbz	r3, 401430 <vQueueWaitForMessageRestricted+0x44>
		prvUnlockQueue( pxQueue );
  401418:	4620      	mov	r0, r4
  40141a:	4b0b      	ldr	r3, [pc, #44]	; (401448 <vQueueWaitForMessageRestricted+0x5c>)
  40141c:	4798      	blx	r3
  40141e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401420:	2300      	movs	r3, #0
  401422:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  401426:	e7ed      	b.n	401404 <vQueueWaitForMessageRestricted+0x18>
  401428:	2300      	movs	r3, #0
  40142a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  40142e:	e7ef      	b.n	401410 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401430:	4632      	mov	r2, r6
  401432:	4629      	mov	r1, r5
  401434:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401438:	4b04      	ldr	r3, [pc, #16]	; (40144c <vQueueWaitForMessageRestricted+0x60>)
  40143a:	4798      	blx	r3
  40143c:	e7ec      	b.n	401418 <vQueueWaitForMessageRestricted+0x2c>
  40143e:	bf00      	nop
  401440:	004006c5 	.word	0x004006c5
  401444:	0040070d 	.word	0x0040070d
  401448:	00400d95 	.word	0x00400d95
  40144c:	00401c61 	.word	0x00401c61

00401450 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401450:	4b08      	ldr	r3, [pc, #32]	; (401474 <prvResetNextTaskUnblockTime+0x24>)
  401452:	681b      	ldr	r3, [r3, #0]
  401454:	681b      	ldr	r3, [r3, #0]
  401456:	b13b      	cbz	r3, 401468 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401458:	4b06      	ldr	r3, [pc, #24]	; (401474 <prvResetNextTaskUnblockTime+0x24>)
  40145a:	681b      	ldr	r3, [r3, #0]
  40145c:	68db      	ldr	r3, [r3, #12]
  40145e:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
  401460:	685a      	ldr	r2, [r3, #4]
  401462:	4b05      	ldr	r3, [pc, #20]	; (401478 <prvResetNextTaskUnblockTime+0x28>)
  401464:	601a      	str	r2, [r3, #0]
  401466:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401468:	f04f 32ff 	mov.w	r2, #4294967295
  40146c:	4b02      	ldr	r3, [pc, #8]	; (401478 <prvResetNextTaskUnblockTime+0x28>)
  40146e:	601a      	str	r2, [r3, #0]
  401470:	4770      	bx	lr
  401472:	bf00      	nop
  401474:	20000504 	.word	0x20000504
  401478:	200005f0 	.word	0x200005f0

0040147c <prvDeleteTCB>:
	{
  40147c:	b538      	push	{r3, r4, r5, lr}
  40147e:	4605      	mov	r5, r0
			vPortFree( pxTCB->pxStack );
  401480:	6b00      	ldr	r0, [r0, #48]	; 0x30
  401482:	4c02      	ldr	r4, [pc, #8]	; (40148c <prvDeleteTCB+0x10>)
  401484:	47a0      	blx	r4
			vPortFree( pxTCB );
  401486:	4628      	mov	r0, r5
  401488:	47a0      	blx	r4
  40148a:	bd38      	pop	{r3, r4, r5, pc}
  40148c:	00400abd 	.word	0x00400abd

00401490 <prvInitialiseNewTask>:
{
  401490:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401494:	4681      	mov	r9, r0
  401496:	460d      	mov	r5, r1
  401498:	4617      	mov	r7, r2
  40149a:	469a      	mov	sl, r3
  40149c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40149e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  4014a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
  4014a4:	0092      	lsls	r2, r2, #2
  4014a6:	21a5      	movs	r1, #165	; 0xa5
  4014a8:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4014aa:	4b25      	ldr	r3, [pc, #148]	; (401540 <prvInitialiseNewTask+0xb0>)
  4014ac:	4798      	blx	r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
  4014ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4014b0:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
  4014b4:	3a01      	subs	r2, #1
  4014b6:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
  4014ba:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
  4014be:	b315      	cbz	r5, 401506 <prvInitialiseNewTask+0x76>
  4014c0:	2300      	movs	r3, #0
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4014c2:	2b13      	cmp	r3, #19
  4014c4:	d807      	bhi.n	4014d6 <prvInitialiseNewTask+0x46>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
  4014c6:	5ce9      	ldrb	r1, [r5, r3]
  4014c8:	18e2      	adds	r2, r4, r3
  4014ca:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
  4014ce:	5cea      	ldrb	r2, [r5, r3]
  4014d0:	b10a      	cbz	r2, 4014d6 <prvInitialiseNewTask+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4014d2:	3301      	adds	r3, #1
  4014d4:	e7f5      	b.n	4014c2 <prvInitialiseNewTask+0x32>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4014d6:	2300      	movs	r3, #0
  4014d8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
  4014dc:	2e07      	cmp	r6, #7
  4014de:	d900      	bls.n	4014e2 <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
  4014e0:	2607      	movs	r6, #7
	pxNewTCB->uxPriority = uxPriority;
  4014e2:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
  4014e4:	64a6      	str	r6, [r4, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
  4014e6:	2500      	movs	r5, #0
  4014e8:	64e5      	str	r5, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
  4014ea:	1d20      	adds	r0, r4, #4
  4014ec:	f8df b058 	ldr.w	fp, [pc, #88]	; 401548 <prvInitialiseNewTask+0xb8>
  4014f0:	47d8      	blx	fp
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
  4014f2:	f104 0018 	add.w	r0, r4, #24
  4014f6:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
  4014f8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4014fa:	f1c6 0608 	rsb	r6, r6, #8
  4014fe:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
  401500:	6264      	str	r4, [r4, #36]	; 0x24
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
  401502:	462b      	mov	r3, r5
  401504:	e009      	b.n	40151a <prvInitialiseNewTask+0x8a>
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
  401506:	2300      	movs	r3, #0
  401508:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  40150c:	e7e6      	b.n	4014dc <prvInitialiseNewTask+0x4c>
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
  40150e:	f103 0214 	add.w	r2, r3, #20
  401512:	2100      	movs	r1, #0
  401514:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
  401518:	3301      	adds	r3, #1
  40151a:	2b02      	cmp	r3, #2
  40151c:	d9f7      	bls.n	40150e <prvInitialiseNewTask+0x7e>
		pxNewTCB->ulNotifiedValue = 0;
  40151e:	2300      	movs	r3, #0
  401520:	65e3      	str	r3, [r4, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
  401522:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401526:	4652      	mov	r2, sl
  401528:	4649      	mov	r1, r9
  40152a:	4638      	mov	r0, r7
  40152c:	4b05      	ldr	r3, [pc, #20]	; (401544 <prvInitialiseNewTask+0xb4>)
  40152e:	4798      	blx	r3
  401530:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
  401532:	f1b8 0f00 	cmp.w	r8, #0
  401536:	d001      	beq.n	40153c <prvInitialiseNewTask+0xac>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401538:	f8c8 4000 	str.w	r4, [r8]
  40153c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401540:	0040320d 	.word	0x0040320d
  401544:	0040066d 	.word	0x0040066d
  401548:	00400573 	.word	0x00400573

0040154c <prvInitialiseTaskLists>:
{
  40154c:	b570      	push	{r4, r5, r6, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  40154e:	2400      	movs	r4, #0
  401550:	e007      	b.n	401562 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401552:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  401556:	0093      	lsls	r3, r2, #2
  401558:	480c      	ldr	r0, [pc, #48]	; (40158c <prvInitialiseTaskLists+0x40>)
  40155a:	4418      	add	r0, r3
  40155c:	4b0c      	ldr	r3, [pc, #48]	; (401590 <prvInitialiseTaskLists+0x44>)
  40155e:	4798      	blx	r3
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  401560:	3401      	adds	r4, #1
  401562:	2c07      	cmp	r4, #7
  401564:	d9f5      	bls.n	401552 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
  401566:	4e0b      	ldr	r6, [pc, #44]	; (401594 <prvInitialiseTaskLists+0x48>)
  401568:	4630      	mov	r0, r6
  40156a:	4c09      	ldr	r4, [pc, #36]	; (401590 <prvInitialiseTaskLists+0x44>)
  40156c:	47a0      	blx	r4
	vListInitialise( &xDelayedTaskList2 );
  40156e:	4d0a      	ldr	r5, [pc, #40]	; (401598 <prvInitialiseTaskLists+0x4c>)
  401570:	4628      	mov	r0, r5
  401572:	47a0      	blx	r4
	vListInitialise( &xPendingReadyList );
  401574:	4809      	ldr	r0, [pc, #36]	; (40159c <prvInitialiseTaskLists+0x50>)
  401576:	47a0      	blx	r4
		vListInitialise( &xTasksWaitingTermination );
  401578:	4809      	ldr	r0, [pc, #36]	; (4015a0 <prvInitialiseTaskLists+0x54>)
  40157a:	47a0      	blx	r4
		vListInitialise( &xSuspendedTaskList );
  40157c:	4809      	ldr	r0, [pc, #36]	; (4015a4 <prvInitialiseTaskLists+0x58>)
  40157e:	47a0      	blx	r4
	pxDelayedTaskList = &xDelayedTaskList1;
  401580:	4b09      	ldr	r3, [pc, #36]	; (4015a8 <prvInitialiseTaskLists+0x5c>)
  401582:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401584:	4b09      	ldr	r3, [pc, #36]	; (4015ac <prvInitialiseTaskLists+0x60>)
  401586:	601d      	str	r5, [r3, #0]
  401588:	bd70      	pop	{r4, r5, r6, pc}
  40158a:	bf00      	nop
  40158c:	2000050c 	.word	0x2000050c
  401590:	0040055d 	.word	0x0040055d
  401594:	200005c4 	.word	0x200005c4
  401598:	200005d8 	.word	0x200005d8
  40159c:	200005f8 	.word	0x200005f8
  4015a0:	20000624 	.word	0x20000624
  4015a4:	20000610 	.word	0x20000610
  4015a8:	20000504 	.word	0x20000504
  4015ac:	20000508 	.word	0x20000508

004015b0 <prvAddNewTaskToReadyList>:
{
  4015b0:	b510      	push	{r4, lr}
  4015b2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4015b4:	4b21      	ldr	r3, [pc, #132]	; (40163c <prvAddNewTaskToReadyList+0x8c>)
  4015b6:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
  4015b8:	4a21      	ldr	r2, [pc, #132]	; (401640 <prvAddNewTaskToReadyList+0x90>)
  4015ba:	6813      	ldr	r3, [r2, #0]
  4015bc:	3301      	adds	r3, #1
  4015be:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
  4015c0:	4b20      	ldr	r3, [pc, #128]	; (401644 <prvAddNewTaskToReadyList+0x94>)
  4015c2:	681b      	ldr	r3, [r3, #0]
  4015c4:	2b00      	cmp	r3, #0
  4015c6:	d031      	beq.n	40162c <prvAddNewTaskToReadyList+0x7c>
			if( xSchedulerRunning == pdFALSE )
  4015c8:	4b1f      	ldr	r3, [pc, #124]	; (401648 <prvAddNewTaskToReadyList+0x98>)
  4015ca:	681b      	ldr	r3, [r3, #0]
  4015cc:	b93b      	cbnz	r3, 4015de <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
  4015ce:	4b1d      	ldr	r3, [pc, #116]	; (401644 <prvAddNewTaskToReadyList+0x94>)
  4015d0:	681b      	ldr	r3, [r3, #0]
  4015d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4015d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4015d6:	429a      	cmp	r2, r3
  4015d8:	d801      	bhi.n	4015de <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
  4015da:	4b1a      	ldr	r3, [pc, #104]	; (401644 <prvAddNewTaskToReadyList+0x94>)
  4015dc:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
  4015de:	4a1b      	ldr	r2, [pc, #108]	; (40164c <prvAddNewTaskToReadyList+0x9c>)
  4015e0:	6813      	ldr	r3, [r2, #0]
  4015e2:	3301      	adds	r3, #1
  4015e4:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
  4015e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4015e8:	2201      	movs	r2, #1
  4015ea:	409a      	lsls	r2, r3
  4015ec:	4918      	ldr	r1, [pc, #96]	; (401650 <prvAddNewTaskToReadyList+0xa0>)
  4015ee:	6808      	ldr	r0, [r1, #0]
  4015f0:	4302      	orrs	r2, r0
  4015f2:	600a      	str	r2, [r1, #0]
  4015f4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4015f8:	009a      	lsls	r2, r3, #2
  4015fa:	1d21      	adds	r1, r4, #4
  4015fc:	4815      	ldr	r0, [pc, #84]	; (401654 <prvAddNewTaskToReadyList+0xa4>)
  4015fe:	4410      	add	r0, r2
  401600:	4b15      	ldr	r3, [pc, #84]	; (401658 <prvAddNewTaskToReadyList+0xa8>)
  401602:	4798      	blx	r3
	taskEXIT_CRITICAL();
  401604:	4b15      	ldr	r3, [pc, #84]	; (40165c <prvAddNewTaskToReadyList+0xac>)
  401606:	4798      	blx	r3
	if( xSchedulerRunning != pdFALSE )
  401608:	4b0f      	ldr	r3, [pc, #60]	; (401648 <prvAddNewTaskToReadyList+0x98>)
  40160a:	681b      	ldr	r3, [r3, #0]
  40160c:	b16b      	cbz	r3, 40162a <prvAddNewTaskToReadyList+0x7a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
  40160e:	4b0d      	ldr	r3, [pc, #52]	; (401644 <prvAddNewTaskToReadyList+0x94>)
  401610:	681b      	ldr	r3, [r3, #0]
  401612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401614:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401616:	429a      	cmp	r2, r3
  401618:	d207      	bcs.n	40162a <prvAddNewTaskToReadyList+0x7a>
			taskYIELD_IF_USING_PREEMPTION();
  40161a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40161e:	4b10      	ldr	r3, [pc, #64]	; (401660 <prvAddNewTaskToReadyList+0xb0>)
  401620:	601a      	str	r2, [r3, #0]
  401622:	f3bf 8f4f 	dsb	sy
  401626:	f3bf 8f6f 	isb	sy
  40162a:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
  40162c:	4b05      	ldr	r3, [pc, #20]	; (401644 <prvAddNewTaskToReadyList+0x94>)
  40162e:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401630:	6813      	ldr	r3, [r2, #0]
  401632:	2b01      	cmp	r3, #1
  401634:	d1d3      	bne.n	4015de <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
  401636:	4b0b      	ldr	r3, [pc, #44]	; (401664 <prvAddNewTaskToReadyList+0xb4>)
  401638:	4798      	blx	r3
  40163a:	e7d0      	b.n	4015de <prvAddNewTaskToReadyList+0x2e>
  40163c:	004006c5 	.word	0x004006c5
  401640:	200005ac 	.word	0x200005ac
  401644:	20000500 	.word	0x20000500
  401648:	2000060c 	.word	0x2000060c
  40164c:	200005bc 	.word	0x200005bc
  401650:	200005c0 	.word	0x200005c0
  401654:	2000050c 	.word	0x2000050c
  401658:	00400579 	.word	0x00400579
  40165c:	0040070d 	.word	0x0040070d
  401660:	e000ed04 	.word	0xe000ed04
  401664:	0040154d 	.word	0x0040154d

00401668 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
  401668:	4b0f      	ldr	r3, [pc, #60]	; (4016a8 <prvCheckTasksWaitingTermination+0x40>)
  40166a:	681b      	ldr	r3, [r3, #0]
  40166c:	b1d3      	cbz	r3, 4016a4 <prvCheckTasksWaitingTermination+0x3c>
{
  40166e:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
  401670:	4b0e      	ldr	r3, [pc, #56]	; (4016ac <prvCheckTasksWaitingTermination+0x44>)
  401672:	4798      	blx	r3
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401674:	4b0e      	ldr	r3, [pc, #56]	; (4016b0 <prvCheckTasksWaitingTermination+0x48>)
  401676:	68db      	ldr	r3, [r3, #12]
  401678:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  40167a:	1d20      	adds	r0, r4, #4
  40167c:	4b0d      	ldr	r3, [pc, #52]	; (4016b4 <prvCheckTasksWaitingTermination+0x4c>)
  40167e:	4798      	blx	r3
				--uxCurrentNumberOfTasks;
  401680:	4a0d      	ldr	r2, [pc, #52]	; (4016b8 <prvCheckTasksWaitingTermination+0x50>)
  401682:	6813      	ldr	r3, [r2, #0]
  401684:	3b01      	subs	r3, #1
  401686:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
  401688:	4a07      	ldr	r2, [pc, #28]	; (4016a8 <prvCheckTasksWaitingTermination+0x40>)
  40168a:	6813      	ldr	r3, [r2, #0]
  40168c:	3b01      	subs	r3, #1
  40168e:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
  401690:	4b0a      	ldr	r3, [pc, #40]	; (4016bc <prvCheckTasksWaitingTermination+0x54>)
  401692:	4798      	blx	r3
			prvDeleteTCB( pxTCB );
  401694:	4620      	mov	r0, r4
  401696:	4b0a      	ldr	r3, [pc, #40]	; (4016c0 <prvCheckTasksWaitingTermination+0x58>)
  401698:	4798      	blx	r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
  40169a:	4b03      	ldr	r3, [pc, #12]	; (4016a8 <prvCheckTasksWaitingTermination+0x40>)
  40169c:	681b      	ldr	r3, [r3, #0]
  40169e:	2b00      	cmp	r3, #0
  4016a0:	d1e6      	bne.n	401670 <prvCheckTasksWaitingTermination+0x8>
}
  4016a2:	bd10      	pop	{r4, pc}
  4016a4:	4770      	bx	lr
  4016a6:	bf00      	nop
  4016a8:	200005b0 	.word	0x200005b0
  4016ac:	004006c5 	.word	0x004006c5
  4016b0:	20000624 	.word	0x20000624
  4016b4:	004005c5 	.word	0x004005c5
  4016b8:	200005ac 	.word	0x200005ac
  4016bc:	0040070d 	.word	0x0040070d
  4016c0:	0040147d 	.word	0x0040147d

004016c4 <prvIdleTask>:
{
  4016c4:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
  4016c6:	4b07      	ldr	r3, [pc, #28]	; (4016e4 <prvIdleTask+0x20>)
  4016c8:	4798      	blx	r3
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4016ca:	4b07      	ldr	r3, [pc, #28]	; (4016e8 <prvIdleTask+0x24>)
  4016cc:	681b      	ldr	r3, [r3, #0]
  4016ce:	2b01      	cmp	r3, #1
  4016d0:	d9f9      	bls.n	4016c6 <prvIdleTask+0x2>
				taskYIELD();
  4016d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016d6:	4b05      	ldr	r3, [pc, #20]	; (4016ec <prvIdleTask+0x28>)
  4016d8:	601a      	str	r2, [r3, #0]
  4016da:	f3bf 8f4f 	dsb	sy
  4016de:	f3bf 8f6f 	isb	sy
  4016e2:	e7f0      	b.n	4016c6 <prvIdleTask+0x2>
  4016e4:	00401669 	.word	0x00401669
  4016e8:	2000050c 	.word	0x2000050c
  4016ec:	e000ed04 	.word	0xe000ed04

004016f0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
  4016f0:	b570      	push	{r4, r5, r6, lr}
  4016f2:	4604      	mov	r4, r0
  4016f4:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
  4016f6:	4b1d      	ldr	r3, [pc, #116]	; (40176c <prvAddCurrentTaskToDelayedList+0x7c>)
  4016f8:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
  4016fa:	4b1d      	ldr	r3, [pc, #116]	; (401770 <prvAddCurrentTaskToDelayedList+0x80>)
  4016fc:	6818      	ldr	r0, [r3, #0]
  4016fe:	3004      	adds	r0, #4
  401700:	4b1c      	ldr	r3, [pc, #112]	; (401774 <prvAddCurrentTaskToDelayedList+0x84>)
  401702:	4798      	blx	r3
  401704:	b950      	cbnz	r0, 40171c <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
  401706:	4b1a      	ldr	r3, [pc, #104]	; (401770 <prvAddCurrentTaskToDelayedList+0x80>)
  401708:	681b      	ldr	r3, [r3, #0]
  40170a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40170c:	2301      	movs	r3, #1
  40170e:	fa03 f202 	lsl.w	r2, r3, r2
  401712:	4919      	ldr	r1, [pc, #100]	; (401778 <prvAddCurrentTaskToDelayedList+0x88>)
  401714:	680b      	ldr	r3, [r1, #0]
  401716:	ea23 0302 	bic.w	r3, r3, r2
  40171a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
  40171c:	f1b4 3fff 	cmp.w	r4, #4294967295
  401720:	d013      	beq.n	40174a <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
  401722:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
  401724:	4b12      	ldr	r3, [pc, #72]	; (401770 <prvAddCurrentTaskToDelayedList+0x80>)
  401726:	681b      	ldr	r3, [r3, #0]
  401728:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
  40172a:	42a5      	cmp	r5, r4
  40172c:	d816      	bhi.n	40175c <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
  40172e:	4b13      	ldr	r3, [pc, #76]	; (40177c <prvAddCurrentTaskToDelayedList+0x8c>)
  401730:	6818      	ldr	r0, [r3, #0]
  401732:	4b0f      	ldr	r3, [pc, #60]	; (401770 <prvAddCurrentTaskToDelayedList+0x80>)
  401734:	6819      	ldr	r1, [r3, #0]
  401736:	3104      	adds	r1, #4
  401738:	4b11      	ldr	r3, [pc, #68]	; (401780 <prvAddCurrentTaskToDelayedList+0x90>)
  40173a:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
  40173c:	4b11      	ldr	r3, [pc, #68]	; (401784 <prvAddCurrentTaskToDelayedList+0x94>)
  40173e:	681b      	ldr	r3, [r3, #0]
  401740:	429c      	cmp	r4, r3
  401742:	d201      	bcs.n	401748 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
  401744:	4b0f      	ldr	r3, [pc, #60]	; (401784 <prvAddCurrentTaskToDelayedList+0x94>)
  401746:	601c      	str	r4, [r3, #0]
  401748:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
  40174a:	2e00      	cmp	r6, #0
  40174c:	d0e9      	beq.n	401722 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
  40174e:	4b08      	ldr	r3, [pc, #32]	; (401770 <prvAddCurrentTaskToDelayedList+0x80>)
  401750:	6819      	ldr	r1, [r3, #0]
  401752:	3104      	adds	r1, #4
  401754:	480c      	ldr	r0, [pc, #48]	; (401788 <prvAddCurrentTaskToDelayedList+0x98>)
  401756:	4b0d      	ldr	r3, [pc, #52]	; (40178c <prvAddCurrentTaskToDelayedList+0x9c>)
  401758:	4798      	blx	r3
  40175a:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
  40175c:	4b0c      	ldr	r3, [pc, #48]	; (401790 <prvAddCurrentTaskToDelayedList+0xa0>)
  40175e:	6818      	ldr	r0, [r3, #0]
  401760:	4b03      	ldr	r3, [pc, #12]	; (401770 <prvAddCurrentTaskToDelayedList+0x80>)
  401762:	6819      	ldr	r1, [r3, #0]
  401764:	3104      	adds	r1, #4
  401766:	4b06      	ldr	r3, [pc, #24]	; (401780 <prvAddCurrentTaskToDelayedList+0x90>)
  401768:	4798      	blx	r3
  40176a:	bd70      	pop	{r4, r5, r6, pc}
  40176c:	20000638 	.word	0x20000638
  401770:	20000500 	.word	0x20000500
  401774:	004005c5 	.word	0x004005c5
  401778:	200005c0 	.word	0x200005c0
  40177c:	20000504 	.word	0x20000504
  401780:	00400591 	.word	0x00400591
  401784:	200005f0 	.word	0x200005f0
  401788:	20000610 	.word	0x20000610
  40178c:	00400579 	.word	0x00400579
  401790:	20000508 	.word	0x20000508

00401794 <xTaskCreate>:
	{
  401794:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401798:	b085      	sub	sp, #20
  40179a:	4606      	mov	r6, r0
  40179c:	460f      	mov	r7, r1
  40179e:	4615      	mov	r5, r2
  4017a0:	4698      	mov	r8, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
  4017a2:	0090      	lsls	r0, r2, #2
  4017a4:	4b14      	ldr	r3, [pc, #80]	; (4017f8 <xTaskCreate+0x64>)
  4017a6:	4798      	blx	r3
			if( pxStack != NULL )
  4017a8:	b300      	cbz	r0, 4017ec <xTaskCreate+0x58>
  4017aa:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
  4017ac:	2064      	movs	r0, #100	; 0x64
  4017ae:	4b12      	ldr	r3, [pc, #72]	; (4017f8 <xTaskCreate+0x64>)
  4017b0:	4798      	blx	r3
				if( pxNewTCB != NULL )
  4017b2:	4604      	mov	r4, r0
  4017b4:	b1b0      	cbz	r0, 4017e4 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
  4017b6:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
  4017ba:	b1cc      	cbz	r4, 4017f0 <xTaskCreate+0x5c>
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
  4017bc:	2300      	movs	r3, #0
  4017be:	9303      	str	r3, [sp, #12]
  4017c0:	9402      	str	r4, [sp, #8]
  4017c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4017c4:	9301      	str	r3, [sp, #4]
  4017c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4017c8:	9300      	str	r3, [sp, #0]
  4017ca:	4643      	mov	r3, r8
  4017cc:	462a      	mov	r2, r5
  4017ce:	4639      	mov	r1, r7
  4017d0:	4630      	mov	r0, r6
  4017d2:	4d0a      	ldr	r5, [pc, #40]	; (4017fc <xTaskCreate+0x68>)
  4017d4:	47a8      	blx	r5
			prvAddNewTaskToReadyList( pxNewTCB );
  4017d6:	4620      	mov	r0, r4
  4017d8:	4b09      	ldr	r3, [pc, #36]	; (401800 <xTaskCreate+0x6c>)
  4017da:	4798      	blx	r3
			xReturn = pdPASS;
  4017dc:	2001      	movs	r0, #1
	}
  4017de:	b005      	add	sp, #20
  4017e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
  4017e4:	4648      	mov	r0, r9
  4017e6:	4b07      	ldr	r3, [pc, #28]	; (401804 <xTaskCreate+0x70>)
  4017e8:	4798      	blx	r3
  4017ea:	e7e6      	b.n	4017ba <xTaskCreate+0x26>
				pxNewTCB = NULL;
  4017ec:	2400      	movs	r4, #0
  4017ee:	e7e4      	b.n	4017ba <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4017f0:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
  4017f4:	e7f3      	b.n	4017de <xTaskCreate+0x4a>
  4017f6:	bf00      	nop
  4017f8:	004009d9 	.word	0x004009d9
  4017fc:	00401491 	.word	0x00401491
  401800:	004015b1 	.word	0x004015b1
  401804:	00400abd 	.word	0x00400abd

00401808 <vTaskStartScheduler>:
{
  401808:	b510      	push	{r4, lr}
  40180a:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
  40180c:	4b17      	ldr	r3, [pc, #92]	; (40186c <vTaskStartScheduler+0x64>)
  40180e:	9301      	str	r3, [sp, #4]
  401810:	2300      	movs	r3, #0
  401812:	9300      	str	r3, [sp, #0]
  401814:	2282      	movs	r2, #130	; 0x82
  401816:	4916      	ldr	r1, [pc, #88]	; (401870 <vTaskStartScheduler+0x68>)
  401818:	4816      	ldr	r0, [pc, #88]	; (401874 <vTaskStartScheduler+0x6c>)
  40181a:	4c17      	ldr	r4, [pc, #92]	; (401878 <vTaskStartScheduler+0x70>)
  40181c:	47a0      	blx	r4
		if( xReturn == pdPASS )
  40181e:	2801      	cmp	r0, #1
  401820:	d006      	beq.n	401830 <vTaskStartScheduler+0x28>
	if( xReturn == pdPASS )
  401822:	2801      	cmp	r0, #1
  401824:	d007      	beq.n	401836 <vTaskStartScheduler+0x2e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
  401826:	f1b0 3fff 	cmp.w	r0, #4294967295
  40182a:	d019      	beq.n	401860 <vTaskStartScheduler+0x58>
}
  40182c:	b002      	add	sp, #8
  40182e:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
  401830:	4b12      	ldr	r3, [pc, #72]	; (40187c <vTaskStartScheduler+0x74>)
  401832:	4798      	blx	r3
  401834:	e7f5      	b.n	401822 <vTaskStartScheduler+0x1a>
	__asm volatile
  401836:	f04f 0350 	mov.w	r3, #80	; 0x50
  40183a:	f383 8811 	msr	BASEPRI, r3
  40183e:	f3bf 8f6f 	isb	sy
  401842:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
  401846:	f04f 32ff 	mov.w	r2, #4294967295
  40184a:	4b0d      	ldr	r3, [pc, #52]	; (401880 <vTaskStartScheduler+0x78>)
  40184c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  40184e:	2201      	movs	r2, #1
  401850:	4b0c      	ldr	r3, [pc, #48]	; (401884 <vTaskStartScheduler+0x7c>)
  401852:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
  401854:	2200      	movs	r2, #0
  401856:	4b0c      	ldr	r3, [pc, #48]	; (401888 <vTaskStartScheduler+0x80>)
  401858:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  40185a:	4b0c      	ldr	r3, [pc, #48]	; (40188c <vTaskStartScheduler+0x84>)
  40185c:	4798      	blx	r3
  40185e:	e7e5      	b.n	40182c <vTaskStartScheduler+0x24>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
  401860:	f44f 6102 	mov.w	r1, #2080	; 0x820
  401864:	480a      	ldr	r0, [pc, #40]	; (401890 <vTaskStartScheduler+0x88>)
  401866:	4b0b      	ldr	r3, [pc, #44]	; (401894 <vTaskStartScheduler+0x8c>)
  401868:	4798      	blx	r3
}
  40186a:	e7df      	b.n	40182c <vTaskStartScheduler+0x24>
  40186c:	200005ec 	.word	0x200005ec
  401870:	00403454 	.word	0x00403454
  401874:	004016c5 	.word	0x004016c5
  401878:	00401795 	.word	0x00401795
  40187c:	004020f1 	.word	0x004020f1
  401880:	200005f0 	.word	0x200005f0
  401884:	2000060c 	.word	0x2000060c
  401888:	20000638 	.word	0x20000638
  40188c:	0040080d 	.word	0x0040080d
  401890:	0040343c 	.word	0x0040343c
  401894:	00403035 	.word	0x00403035

00401898 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401898:	4a02      	ldr	r2, [pc, #8]	; (4018a4 <vTaskSuspendAll+0xc>)
  40189a:	6813      	ldr	r3, [r2, #0]
  40189c:	3301      	adds	r3, #1
  40189e:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
  4018a0:	4770      	bx	lr
  4018a2:	bf00      	nop
  4018a4:	200005b8 	.word	0x200005b8

004018a8 <xTaskGetTickCount>:
		xTicks = xTickCount;
  4018a8:	4b01      	ldr	r3, [pc, #4]	; (4018b0 <xTaskGetTickCount+0x8>)
  4018aa:	6818      	ldr	r0, [r3, #0]
}
  4018ac:	4770      	bx	lr
  4018ae:	bf00      	nop
  4018b0:	20000638 	.word	0x20000638

004018b4 <xTaskIncrementTick>:
{
  4018b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4018b6:	4b38      	ldr	r3, [pc, #224]	; (401998 <xTaskIncrementTick+0xe4>)
  4018b8:	681b      	ldr	r3, [r3, #0]
  4018ba:	2b00      	cmp	r3, #0
  4018bc:	d161      	bne.n	401982 <xTaskIncrementTick+0xce>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
  4018be:	4b37      	ldr	r3, [pc, #220]	; (40199c <xTaskIncrementTick+0xe8>)
  4018c0:	681e      	ldr	r6, [r3, #0]
  4018c2:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
  4018c4:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
  4018c6:	b97e      	cbnz	r6, 4018e8 <xTaskIncrementTick+0x34>
			taskSWITCH_DELAYED_LISTS();
  4018c8:	4b35      	ldr	r3, [pc, #212]	; (4019a0 <xTaskIncrementTick+0xec>)
  4018ca:	681b      	ldr	r3, [r3, #0]
  4018cc:	681b      	ldr	r3, [r3, #0]
  4018ce:	b9e3      	cbnz	r3, 40190a <xTaskIncrementTick+0x56>
  4018d0:	4a33      	ldr	r2, [pc, #204]	; (4019a0 <xTaskIncrementTick+0xec>)
  4018d2:	6811      	ldr	r1, [r2, #0]
  4018d4:	4b33      	ldr	r3, [pc, #204]	; (4019a4 <xTaskIncrementTick+0xf0>)
  4018d6:	6818      	ldr	r0, [r3, #0]
  4018d8:	6010      	str	r0, [r2, #0]
  4018da:	6019      	str	r1, [r3, #0]
  4018dc:	4a32      	ldr	r2, [pc, #200]	; (4019a8 <xTaskIncrementTick+0xf4>)
  4018de:	6813      	ldr	r3, [r2, #0]
  4018e0:	3301      	adds	r3, #1
  4018e2:	6013      	str	r3, [r2, #0]
  4018e4:	4b31      	ldr	r3, [pc, #196]	; (4019ac <xTaskIncrementTick+0xf8>)
  4018e6:	4798      	blx	r3
		if( xConstTickCount >= xNextTaskUnblockTime )
  4018e8:	4b31      	ldr	r3, [pc, #196]	; (4019b0 <xTaskIncrementTick+0xfc>)
  4018ea:	681b      	ldr	r3, [r3, #0]
  4018ec:	429e      	cmp	r6, r3
  4018ee:	d23e      	bcs.n	40196e <xTaskIncrementTick+0xba>
BaseType_t xSwitchRequired = pdFALSE;
  4018f0:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4018f2:	4b30      	ldr	r3, [pc, #192]	; (4019b4 <xTaskIncrementTick+0x100>)
  4018f4:	681b      	ldr	r3, [r3, #0]
  4018f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4018f8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4018fc:	009a      	lsls	r2, r3, #2
  4018fe:	4b2e      	ldr	r3, [pc, #184]	; (4019b8 <xTaskIncrementTick+0x104>)
  401900:	589b      	ldr	r3, [r3, r2]
  401902:	2b01      	cmp	r3, #1
  401904:	d942      	bls.n	40198c <xTaskIncrementTick+0xd8>
				xSwitchRequired = pdTRUE;
  401906:	2701      	movs	r7, #1
  401908:	e040      	b.n	40198c <xTaskIncrementTick+0xd8>
			taskSWITCH_DELAYED_LISTS();
  40190a:	f640 217f 	movw	r1, #2687	; 0xa7f
  40190e:	482b      	ldr	r0, [pc, #172]	; (4019bc <xTaskIncrementTick+0x108>)
  401910:	4b2b      	ldr	r3, [pc, #172]	; (4019c0 <xTaskIncrementTick+0x10c>)
  401912:	4798      	blx	r3
  401914:	e7dc      	b.n	4018d0 <xTaskIncrementTick+0x1c>
							xSwitchRequired = pdTRUE;
  401916:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401918:	4b21      	ldr	r3, [pc, #132]	; (4019a0 <xTaskIncrementTick+0xec>)
  40191a:	681b      	ldr	r3, [r3, #0]
  40191c:	681b      	ldr	r3, [r3, #0]
  40191e:	b343      	cbz	r3, 401972 <xTaskIncrementTick+0xbe>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401920:	4b1f      	ldr	r3, [pc, #124]	; (4019a0 <xTaskIncrementTick+0xec>)
  401922:	681b      	ldr	r3, [r3, #0]
  401924:	68db      	ldr	r3, [r3, #12]
  401926:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
  401928:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
  40192a:	429e      	cmp	r6, r3
  40192c:	d326      	bcc.n	40197c <xTaskIncrementTick+0xc8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  40192e:	1d25      	adds	r5, r4, #4
  401930:	4628      	mov	r0, r5
  401932:	4b24      	ldr	r3, [pc, #144]	; (4019c4 <xTaskIncrementTick+0x110>)
  401934:	4798      	blx	r3
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401936:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  401938:	b11b      	cbz	r3, 401942 <xTaskIncrementTick+0x8e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40193a:	f104 0018 	add.w	r0, r4, #24
  40193e:	4b21      	ldr	r3, [pc, #132]	; (4019c4 <xTaskIncrementTick+0x110>)
  401940:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
  401942:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401944:	2201      	movs	r2, #1
  401946:	409a      	lsls	r2, r3
  401948:	491f      	ldr	r1, [pc, #124]	; (4019c8 <xTaskIncrementTick+0x114>)
  40194a:	6808      	ldr	r0, [r1, #0]
  40194c:	4302      	orrs	r2, r0
  40194e:	600a      	str	r2, [r1, #0]
  401950:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401954:	009a      	lsls	r2, r3, #2
  401956:	4629      	mov	r1, r5
  401958:	4817      	ldr	r0, [pc, #92]	; (4019b8 <xTaskIncrementTick+0x104>)
  40195a:	4410      	add	r0, r2
  40195c:	4b1b      	ldr	r3, [pc, #108]	; (4019cc <xTaskIncrementTick+0x118>)
  40195e:	4798      	blx	r3
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401960:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401962:	4b14      	ldr	r3, [pc, #80]	; (4019b4 <xTaskIncrementTick+0x100>)
  401964:	681b      	ldr	r3, [r3, #0]
  401966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401968:	429a      	cmp	r2, r3
  40196a:	d2d4      	bcs.n	401916 <xTaskIncrementTick+0x62>
  40196c:	e7d4      	b.n	401918 <xTaskIncrementTick+0x64>
  40196e:	2700      	movs	r7, #0
  401970:	e7d2      	b.n	401918 <xTaskIncrementTick+0x64>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401972:	f04f 32ff 	mov.w	r2, #4294967295
  401976:	4b0e      	ldr	r3, [pc, #56]	; (4019b0 <xTaskIncrementTick+0xfc>)
  401978:	601a      	str	r2, [r3, #0]
					break;
  40197a:	e7ba      	b.n	4018f2 <xTaskIncrementTick+0x3e>
						xNextTaskUnblockTime = xItemValue;
  40197c:	4a0c      	ldr	r2, [pc, #48]	; (4019b0 <xTaskIncrementTick+0xfc>)
  40197e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
  401980:	e7b7      	b.n	4018f2 <xTaskIncrementTick+0x3e>
		++uxPendedTicks;
  401982:	4a13      	ldr	r2, [pc, #76]	; (4019d0 <xTaskIncrementTick+0x11c>)
  401984:	6813      	ldr	r3, [r2, #0]
  401986:	3301      	adds	r3, #1
  401988:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
  40198a:	2700      	movs	r7, #0
		if( xYieldPending != pdFALSE )
  40198c:	4b11      	ldr	r3, [pc, #68]	; (4019d4 <xTaskIncrementTick+0x120>)
  40198e:	681b      	ldr	r3, [r3, #0]
  401990:	b103      	cbz	r3, 401994 <xTaskIncrementTick+0xe0>
			xSwitchRequired = pdTRUE;
  401992:	2701      	movs	r7, #1
}
  401994:	4638      	mov	r0, r7
  401996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401998:	200005b8 	.word	0x200005b8
  40199c:	20000638 	.word	0x20000638
  4019a0:	20000504 	.word	0x20000504
  4019a4:	20000508 	.word	0x20000508
  4019a8:	200005f4 	.word	0x200005f4
  4019ac:	00401451 	.word	0x00401451
  4019b0:	200005f0 	.word	0x200005f0
  4019b4:	20000500 	.word	0x20000500
  4019b8:	2000050c 	.word	0x2000050c
  4019bc:	0040343c 	.word	0x0040343c
  4019c0:	00403035 	.word	0x00403035
  4019c4:	004005c5 	.word	0x004005c5
  4019c8:	200005c0 	.word	0x200005c0
  4019cc:	00400579 	.word	0x00400579
  4019d0:	200005b4 	.word	0x200005b4
  4019d4:	2000063c 	.word	0x2000063c

004019d8 <xTaskResumeAll>:
{
  4019d8:	b570      	push	{r4, r5, r6, lr}
	configASSERT( uxSchedulerSuspended );
  4019da:	4b34      	ldr	r3, [pc, #208]	; (401aac <xTaskResumeAll+0xd4>)
  4019dc:	681b      	ldr	r3, [r3, #0]
  4019de:	2b00      	cmp	r3, #0
  4019e0:	d034      	beq.n	401a4c <xTaskResumeAll+0x74>
	taskENTER_CRITICAL();
  4019e2:	4b33      	ldr	r3, [pc, #204]	; (401ab0 <xTaskResumeAll+0xd8>)
  4019e4:	4798      	blx	r3
		--uxSchedulerSuspended;
  4019e6:	4b31      	ldr	r3, [pc, #196]	; (401aac <xTaskResumeAll+0xd4>)
  4019e8:	681a      	ldr	r2, [r3, #0]
  4019ea:	3a01      	subs	r2, #1
  4019ec:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4019ee:	681b      	ldr	r3, [r3, #0]
  4019f0:	2b00      	cmp	r3, #0
  4019f2:	d154      	bne.n	401a9e <xTaskResumeAll+0xc6>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4019f4:	4b2f      	ldr	r3, [pc, #188]	; (401ab4 <xTaskResumeAll+0xdc>)
  4019f6:	681b      	ldr	r3, [r3, #0]
  4019f8:	2b00      	cmp	r3, #0
  4019fa:	d02d      	beq.n	401a58 <xTaskResumeAll+0x80>
  4019fc:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4019fe:	4b2e      	ldr	r3, [pc, #184]	; (401ab8 <xTaskResumeAll+0xe0>)
  401a00:	681b      	ldr	r3, [r3, #0]
  401a02:	2b00      	cmp	r3, #0
  401a04:	d02a      	beq.n	401a5c <xTaskResumeAll+0x84>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401a06:	4b2c      	ldr	r3, [pc, #176]	; (401ab8 <xTaskResumeAll+0xe0>)
  401a08:	68db      	ldr	r3, [r3, #12]
  401a0a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401a0c:	f104 0018 	add.w	r0, r4, #24
  401a10:	4e2a      	ldr	r6, [pc, #168]	; (401abc <xTaskResumeAll+0xe4>)
  401a12:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401a14:	1d25      	adds	r5, r4, #4
  401a16:	4628      	mov	r0, r5
  401a18:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401a1a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401a1c:	2201      	movs	r2, #1
  401a1e:	409a      	lsls	r2, r3
  401a20:	4927      	ldr	r1, [pc, #156]	; (401ac0 <xTaskResumeAll+0xe8>)
  401a22:	6808      	ldr	r0, [r1, #0]
  401a24:	4302      	orrs	r2, r0
  401a26:	600a      	str	r2, [r1, #0]
  401a28:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401a2c:	009a      	lsls	r2, r3, #2
  401a2e:	4629      	mov	r1, r5
  401a30:	4824      	ldr	r0, [pc, #144]	; (401ac4 <xTaskResumeAll+0xec>)
  401a32:	4410      	add	r0, r2
  401a34:	4b24      	ldr	r3, [pc, #144]	; (401ac8 <xTaskResumeAll+0xf0>)
  401a36:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401a38:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401a3a:	4b24      	ldr	r3, [pc, #144]	; (401acc <xTaskResumeAll+0xf4>)
  401a3c:	681b      	ldr	r3, [r3, #0]
  401a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401a40:	429a      	cmp	r2, r3
  401a42:	d3dc      	bcc.n	4019fe <xTaskResumeAll+0x26>
						xYieldPending = pdTRUE;
  401a44:	2201      	movs	r2, #1
  401a46:	4b22      	ldr	r3, [pc, #136]	; (401ad0 <xTaskResumeAll+0xf8>)
  401a48:	601a      	str	r2, [r3, #0]
  401a4a:	e7d8      	b.n	4019fe <xTaskResumeAll+0x26>
	configASSERT( uxSchedulerSuspended );
  401a4c:	f640 0185 	movw	r1, #2181	; 0x885
  401a50:	4820      	ldr	r0, [pc, #128]	; (401ad4 <xTaskResumeAll+0xfc>)
  401a52:	4b21      	ldr	r3, [pc, #132]	; (401ad8 <xTaskResumeAll+0x100>)
  401a54:	4798      	blx	r3
  401a56:	e7c4      	b.n	4019e2 <xTaskResumeAll+0xa>
BaseType_t xAlreadyYielded = pdFALSE;
  401a58:	2400      	movs	r4, #0
  401a5a:	e021      	b.n	401aa0 <xTaskResumeAll+0xc8>
				if( pxTCB != NULL )
  401a5c:	b10c      	cbz	r4, 401a62 <xTaskResumeAll+0x8a>
					prvResetNextTaskUnblockTime();
  401a5e:	4b1f      	ldr	r3, [pc, #124]	; (401adc <xTaskResumeAll+0x104>)
  401a60:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
  401a62:	4b1f      	ldr	r3, [pc, #124]	; (401ae0 <xTaskResumeAll+0x108>)
  401a64:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
  401a66:	b974      	cbnz	r4, 401a86 <xTaskResumeAll+0xae>
				if( xYieldPending != pdFALSE )
  401a68:	4b19      	ldr	r3, [pc, #100]	; (401ad0 <xTaskResumeAll+0xf8>)
  401a6a:	681b      	ldr	r3, [r3, #0]
  401a6c:	b1e3      	cbz	r3, 401aa8 <xTaskResumeAll+0xd0>
					taskYIELD_IF_USING_PREEMPTION();
  401a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a72:	4b1c      	ldr	r3, [pc, #112]	; (401ae4 <xTaskResumeAll+0x10c>)
  401a74:	601a      	str	r2, [r3, #0]
  401a76:	f3bf 8f4f 	dsb	sy
  401a7a:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  401a7e:	2401      	movs	r4, #1
  401a80:	e00e      	b.n	401aa0 <xTaskResumeAll+0xc8>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
  401a82:	3c01      	subs	r4, #1
  401a84:	d007      	beq.n	401a96 <xTaskResumeAll+0xbe>
							if( xTaskIncrementTick() != pdFALSE )
  401a86:	4b18      	ldr	r3, [pc, #96]	; (401ae8 <xTaskResumeAll+0x110>)
  401a88:	4798      	blx	r3
  401a8a:	2800      	cmp	r0, #0
  401a8c:	d0f9      	beq.n	401a82 <xTaskResumeAll+0xaa>
								xYieldPending = pdTRUE;
  401a8e:	2201      	movs	r2, #1
  401a90:	4b0f      	ldr	r3, [pc, #60]	; (401ad0 <xTaskResumeAll+0xf8>)
  401a92:	601a      	str	r2, [r3, #0]
  401a94:	e7f5      	b.n	401a82 <xTaskResumeAll+0xaa>
						uxPendedTicks = 0;
  401a96:	2200      	movs	r2, #0
  401a98:	4b11      	ldr	r3, [pc, #68]	; (401ae0 <xTaskResumeAll+0x108>)
  401a9a:	601a      	str	r2, [r3, #0]
  401a9c:	e7e4      	b.n	401a68 <xTaskResumeAll+0x90>
BaseType_t xAlreadyYielded = pdFALSE;
  401a9e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401aa0:	4b12      	ldr	r3, [pc, #72]	; (401aec <xTaskResumeAll+0x114>)
  401aa2:	4798      	blx	r3
}
  401aa4:	4620      	mov	r0, r4
  401aa6:	bd70      	pop	{r4, r5, r6, pc}
BaseType_t xAlreadyYielded = pdFALSE;
  401aa8:	2400      	movs	r4, #0
  401aaa:	e7f9      	b.n	401aa0 <xTaskResumeAll+0xc8>
  401aac:	200005b8 	.word	0x200005b8
  401ab0:	004006c5 	.word	0x004006c5
  401ab4:	200005ac 	.word	0x200005ac
  401ab8:	200005f8 	.word	0x200005f8
  401abc:	004005c5 	.word	0x004005c5
  401ac0:	200005c0 	.word	0x200005c0
  401ac4:	2000050c 	.word	0x2000050c
  401ac8:	00400579 	.word	0x00400579
  401acc:	20000500 	.word	0x20000500
  401ad0:	2000063c 	.word	0x2000063c
  401ad4:	0040343c 	.word	0x0040343c
  401ad8:	00403035 	.word	0x00403035
  401adc:	00401451 	.word	0x00401451
  401ae0:	200005b4 	.word	0x200005b4
  401ae4:	e000ed04 	.word	0xe000ed04
  401ae8:	004018b5 	.word	0x004018b5
  401aec:	0040070d 	.word	0x0040070d

00401af0 <vTaskDelay>:
	{
  401af0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  401af2:	b1d8      	cbz	r0, 401b2c <vTaskDelay+0x3c>
  401af4:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  401af6:	4b0e      	ldr	r3, [pc, #56]	; (401b30 <vTaskDelay+0x40>)
  401af8:	681b      	ldr	r3, [r3, #0]
  401afa:	b98b      	cbnz	r3, 401b20 <vTaskDelay+0x30>
			vTaskSuspendAll();
  401afc:	4b0d      	ldr	r3, [pc, #52]	; (401b34 <vTaskDelay+0x44>)
  401afe:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
  401b00:	2100      	movs	r1, #0
  401b02:	4620      	mov	r0, r4
  401b04:	4b0c      	ldr	r3, [pc, #48]	; (401b38 <vTaskDelay+0x48>)
  401b06:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  401b08:	4b0c      	ldr	r3, [pc, #48]	; (401b3c <vTaskDelay+0x4c>)
  401b0a:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  401b0c:	b938      	cbnz	r0, 401b1e <vTaskDelay+0x2e>
			portYIELD_WITHIN_API();
  401b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b12:	4b0b      	ldr	r3, [pc, #44]	; (401b40 <vTaskDelay+0x50>)
  401b14:	601a      	str	r2, [r3, #0]
  401b16:	f3bf 8f4f 	dsb	sy
  401b1a:	f3bf 8f6f 	isb	sy
  401b1e:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
  401b20:	f240 513c 	movw	r1, #1340	; 0x53c
  401b24:	4807      	ldr	r0, [pc, #28]	; (401b44 <vTaskDelay+0x54>)
  401b26:	4b08      	ldr	r3, [pc, #32]	; (401b48 <vTaskDelay+0x58>)
  401b28:	4798      	blx	r3
  401b2a:	e7e7      	b.n	401afc <vTaskDelay+0xc>
	BaseType_t xAlreadyYielded = pdFALSE;
  401b2c:	2000      	movs	r0, #0
  401b2e:	e7ed      	b.n	401b0c <vTaskDelay+0x1c>
  401b30:	200005b8 	.word	0x200005b8
  401b34:	00401899 	.word	0x00401899
  401b38:	004016f1 	.word	0x004016f1
  401b3c:	004019d9 	.word	0x004019d9
  401b40:	e000ed04 	.word	0xe000ed04
  401b44:	0040343c 	.word	0x0040343c
  401b48:	00403035 	.word	0x00403035

00401b4c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401b4c:	4b2c      	ldr	r3, [pc, #176]	; (401c00 <vTaskSwitchContext+0xb4>)
  401b4e:	681b      	ldr	r3, [r3, #0]
  401b50:	2b00      	cmp	r3, #0
  401b52:	d135      	bne.n	401bc0 <vTaskSwitchContext+0x74>
{
  401b54:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  401b56:	2200      	movs	r2, #0
  401b58:	4b2a      	ldr	r3, [pc, #168]	; (401c04 <vTaskSwitchContext+0xb8>)
  401b5a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  401b5c:	4b2a      	ldr	r3, [pc, #168]	; (401c08 <vTaskSwitchContext+0xbc>)
  401b5e:	681b      	ldr	r3, [r3, #0]
  401b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b62:	681a      	ldr	r2, [r3, #0]
  401b64:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401b68:	d02e      	beq.n	401bc8 <vTaskSwitchContext+0x7c>
  401b6a:	4b27      	ldr	r3, [pc, #156]	; (401c08 <vTaskSwitchContext+0xbc>)
  401b6c:	6818      	ldr	r0, [r3, #0]
  401b6e:	6819      	ldr	r1, [r3, #0]
  401b70:	3134      	adds	r1, #52	; 0x34
  401b72:	4b26      	ldr	r3, [pc, #152]	; (401c0c <vTaskSwitchContext+0xc0>)
  401b74:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401b76:	4b26      	ldr	r3, [pc, #152]	; (401c10 <vTaskSwitchContext+0xc4>)
  401b78:	681c      	ldr	r4, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
  401b7a:	fab4 f484 	clz	r4, r4
  401b7e:	b2e4      	uxtb	r4, r4
  401b80:	f1c4 041f 	rsb	r4, r4, #31
  401b84:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  401b88:	0093      	lsls	r3, r2, #2
  401b8a:	4a22      	ldr	r2, [pc, #136]	; (401c14 <vTaskSwitchContext+0xc8>)
  401b8c:	58d3      	ldr	r3, [r2, r3]
  401b8e:	b343      	cbz	r3, 401be2 <vTaskSwitchContext+0x96>
  401b90:	4920      	ldr	r1, [pc, #128]	; (401c14 <vTaskSwitchContext+0xc8>)
  401b92:	00a3      	lsls	r3, r4, #2
  401b94:	1918      	adds	r0, r3, r4
  401b96:	0082      	lsls	r2, r0, #2
  401b98:	440a      	add	r2, r1
  401b9a:	6850      	ldr	r0, [r2, #4]
  401b9c:	6840      	ldr	r0, [r0, #4]
  401b9e:	6050      	str	r0, [r2, #4]
  401ba0:	4423      	add	r3, r4
  401ba2:	009a      	lsls	r2, r3, #2
  401ba4:	3208      	adds	r2, #8
  401ba6:	4411      	add	r1, r2
  401ba8:	4288      	cmp	r0, r1
  401baa:	d020      	beq.n	401bee <vTaskSwitchContext+0xa2>
  401bac:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401bb0:	00a2      	lsls	r2, r4, #2
  401bb2:	4b18      	ldr	r3, [pc, #96]	; (401c14 <vTaskSwitchContext+0xc8>)
  401bb4:	4413      	add	r3, r2
  401bb6:	685b      	ldr	r3, [r3, #4]
  401bb8:	68da      	ldr	r2, [r3, #12]
  401bba:	4b13      	ldr	r3, [pc, #76]	; (401c08 <vTaskSwitchContext+0xbc>)
  401bbc:	601a      	str	r2, [r3, #0]
  401bbe:	bd10      	pop	{r4, pc}
		xYieldPending = pdTRUE;
  401bc0:	2201      	movs	r2, #1
  401bc2:	4b10      	ldr	r3, [pc, #64]	; (401c04 <vTaskSwitchContext+0xb8>)
  401bc4:	601a      	str	r2, [r3, #0]
  401bc6:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  401bc8:	685a      	ldr	r2, [r3, #4]
  401bca:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401bce:	d1cc      	bne.n	401b6a <vTaskSwitchContext+0x1e>
  401bd0:	689a      	ldr	r2, [r3, #8]
  401bd2:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401bd6:	d1c8      	bne.n	401b6a <vTaskSwitchContext+0x1e>
  401bd8:	68db      	ldr	r3, [r3, #12]
  401bda:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  401bde:	d1c4      	bne.n	401b6a <vTaskSwitchContext+0x1e>
  401be0:	e7c9      	b.n	401b76 <vTaskSwitchContext+0x2a>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401be2:	f640 31b7 	movw	r1, #2999	; 0xbb7
  401be6:	480c      	ldr	r0, [pc, #48]	; (401c18 <vTaskSwitchContext+0xcc>)
  401be8:	4b0c      	ldr	r3, [pc, #48]	; (401c1c <vTaskSwitchContext+0xd0>)
  401bea:	4798      	blx	r3
  401bec:	e7d0      	b.n	401b90 <vTaskSwitchContext+0x44>
  401bee:	6841      	ldr	r1, [r0, #4]
  401bf0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  401bf4:	009a      	lsls	r2, r3, #2
  401bf6:	4b07      	ldr	r3, [pc, #28]	; (401c14 <vTaskSwitchContext+0xc8>)
  401bf8:	4413      	add	r3, r2
  401bfa:	6059      	str	r1, [r3, #4]
  401bfc:	e7d6      	b.n	401bac <vTaskSwitchContext+0x60>
  401bfe:	bf00      	nop
  401c00:	200005b8 	.word	0x200005b8
  401c04:	2000063c 	.word	0x2000063c
  401c08:	20000500 	.word	0x20000500
  401c0c:	00403075 	.word	0x00403075
  401c10:	200005c0 	.word	0x200005c0
  401c14:	2000050c 	.word	0x2000050c
  401c18:	0040343c 	.word	0x0040343c
  401c1c:	00403035 	.word	0x00403035

00401c20 <vTaskPlaceOnEventList>:
{
  401c20:	b538      	push	{r3, r4, r5, lr}
  401c22:	460c      	mov	r4, r1
	configASSERT( pxEventList );
  401c24:	4605      	mov	r5, r0
  401c26:	b150      	cbz	r0, 401c3e <vTaskPlaceOnEventList+0x1e>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401c28:	4b08      	ldr	r3, [pc, #32]	; (401c4c <vTaskPlaceOnEventList+0x2c>)
  401c2a:	6819      	ldr	r1, [r3, #0]
  401c2c:	3118      	adds	r1, #24
  401c2e:	4628      	mov	r0, r5
  401c30:	4b07      	ldr	r3, [pc, #28]	; (401c50 <vTaskPlaceOnEventList+0x30>)
  401c32:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
  401c34:	2101      	movs	r1, #1
  401c36:	4620      	mov	r0, r4
  401c38:	4b06      	ldr	r3, [pc, #24]	; (401c54 <vTaskPlaceOnEventList+0x34>)
  401c3a:	4798      	blx	r3
  401c3c:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxEventList );
  401c3e:	f640 31ce 	movw	r1, #3022	; 0xbce
  401c42:	4805      	ldr	r0, [pc, #20]	; (401c58 <vTaskPlaceOnEventList+0x38>)
  401c44:	4b05      	ldr	r3, [pc, #20]	; (401c5c <vTaskPlaceOnEventList+0x3c>)
  401c46:	4798      	blx	r3
  401c48:	e7ee      	b.n	401c28 <vTaskPlaceOnEventList+0x8>
  401c4a:	bf00      	nop
  401c4c:	20000500 	.word	0x20000500
  401c50:	00400591 	.word	0x00400591
  401c54:	004016f1 	.word	0x004016f1
  401c58:	0040343c 	.word	0x0040343c
  401c5c:	00403035 	.word	0x00403035

00401c60 <vTaskPlaceOnEventListRestricted>:
	{
  401c60:	b570      	push	{r4, r5, r6, lr}
  401c62:	460d      	mov	r5, r1
  401c64:	4614      	mov	r4, r2
		configASSERT( pxEventList );
  401c66:	4606      	mov	r6, r0
  401c68:	b168      	cbz	r0, 401c86 <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401c6a:	4b0a      	ldr	r3, [pc, #40]	; (401c94 <vTaskPlaceOnEventListRestricted+0x34>)
  401c6c:	6819      	ldr	r1, [r3, #0]
  401c6e:	3118      	adds	r1, #24
  401c70:	4630      	mov	r0, r6
  401c72:	4b09      	ldr	r3, [pc, #36]	; (401c98 <vTaskPlaceOnEventListRestricted+0x38>)
  401c74:	4798      	blx	r3
		if( xWaitIndefinitely != pdFALSE )
  401c76:	b10c      	cbz	r4, 401c7c <vTaskPlaceOnEventListRestricted+0x1c>
			xTicksToWait = portMAX_DELAY;
  401c78:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
  401c7c:	4621      	mov	r1, r4
  401c7e:	4628      	mov	r0, r5
  401c80:	4b06      	ldr	r3, [pc, #24]	; (401c9c <vTaskPlaceOnEventListRestricted+0x3c>)
  401c82:	4798      	blx	r3
  401c84:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxEventList );
  401c86:	f640 31f9 	movw	r1, #3065	; 0xbf9
  401c8a:	4805      	ldr	r0, [pc, #20]	; (401ca0 <vTaskPlaceOnEventListRestricted+0x40>)
  401c8c:	4b05      	ldr	r3, [pc, #20]	; (401ca4 <vTaskPlaceOnEventListRestricted+0x44>)
  401c8e:	4798      	blx	r3
  401c90:	e7eb      	b.n	401c6a <vTaskPlaceOnEventListRestricted+0xa>
  401c92:	bf00      	nop
  401c94:	20000500 	.word	0x20000500
  401c98:	00400579 	.word	0x00400579
  401c9c:	004016f1 	.word	0x004016f1
  401ca0:	0040343c 	.word	0x0040343c
  401ca4:	00403035 	.word	0x00403035

00401ca8 <xTaskRemoveFromEventList>:
{
  401ca8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401caa:	68c3      	ldr	r3, [r0, #12]
  401cac:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  401cae:	b324      	cbz	r4, 401cfa <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  401cb0:	f104 0518 	add.w	r5, r4, #24
  401cb4:	4628      	mov	r0, r5
  401cb6:	4b17      	ldr	r3, [pc, #92]	; (401d14 <xTaskRemoveFromEventList+0x6c>)
  401cb8:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401cba:	4b17      	ldr	r3, [pc, #92]	; (401d18 <xTaskRemoveFromEventList+0x70>)
  401cbc:	681b      	ldr	r3, [r3, #0]
  401cbe:	bb13      	cbnz	r3, 401d06 <xTaskRemoveFromEventList+0x5e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
  401cc0:	1d25      	adds	r5, r4, #4
  401cc2:	4628      	mov	r0, r5
  401cc4:	4b13      	ldr	r3, [pc, #76]	; (401d14 <xTaskRemoveFromEventList+0x6c>)
  401cc6:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  401cc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401cca:	2201      	movs	r2, #1
  401ccc:	409a      	lsls	r2, r3
  401cce:	4913      	ldr	r1, [pc, #76]	; (401d1c <xTaskRemoveFromEventList+0x74>)
  401cd0:	6808      	ldr	r0, [r1, #0]
  401cd2:	4302      	orrs	r2, r0
  401cd4:	600a      	str	r2, [r1, #0]
  401cd6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401cda:	009a      	lsls	r2, r3, #2
  401cdc:	4629      	mov	r1, r5
  401cde:	4810      	ldr	r0, [pc, #64]	; (401d20 <xTaskRemoveFromEventList+0x78>)
  401ce0:	4410      	add	r0, r2
  401ce2:	4b10      	ldr	r3, [pc, #64]	; (401d24 <xTaskRemoveFromEventList+0x7c>)
  401ce4:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  401ce6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401ce8:	4b0f      	ldr	r3, [pc, #60]	; (401d28 <xTaskRemoveFromEventList+0x80>)
  401cea:	681b      	ldr	r3, [r3, #0]
  401cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401cee:	429a      	cmp	r2, r3
  401cf0:	d90e      	bls.n	401d10 <xTaskRemoveFromEventList+0x68>
		xYieldPending = pdTRUE;
  401cf2:	2001      	movs	r0, #1
  401cf4:	4b0d      	ldr	r3, [pc, #52]	; (401d2c <xTaskRemoveFromEventList+0x84>)
  401cf6:	6018      	str	r0, [r3, #0]
  401cf8:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxUnblockedTCB );
  401cfa:	f640 4129 	movw	r1, #3113	; 0xc29
  401cfe:	480c      	ldr	r0, [pc, #48]	; (401d30 <xTaskRemoveFromEventList+0x88>)
  401d00:	4b0c      	ldr	r3, [pc, #48]	; (401d34 <xTaskRemoveFromEventList+0x8c>)
  401d02:	4798      	blx	r3
  401d04:	e7d4      	b.n	401cb0 <xTaskRemoveFromEventList+0x8>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401d06:	4629      	mov	r1, r5
  401d08:	480b      	ldr	r0, [pc, #44]	; (401d38 <xTaskRemoveFromEventList+0x90>)
  401d0a:	4b06      	ldr	r3, [pc, #24]	; (401d24 <xTaskRemoveFromEventList+0x7c>)
  401d0c:	4798      	blx	r3
  401d0e:	e7ea      	b.n	401ce6 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  401d10:	2000      	movs	r0, #0
}
  401d12:	bd38      	pop	{r3, r4, r5, pc}
  401d14:	004005c5 	.word	0x004005c5
  401d18:	200005b8 	.word	0x200005b8
  401d1c:	200005c0 	.word	0x200005c0
  401d20:	2000050c 	.word	0x2000050c
  401d24:	00400579 	.word	0x00400579
  401d28:	20000500 	.word	0x20000500
  401d2c:	2000063c 	.word	0x2000063c
  401d30:	0040343c 	.word	0x0040343c
  401d34:	00403035 	.word	0x00403035
  401d38:	200005f8 	.word	0x200005f8

00401d3c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401d3c:	4b03      	ldr	r3, [pc, #12]	; (401d4c <vTaskInternalSetTimeOutState+0x10>)
  401d3e:	681b      	ldr	r3, [r3, #0]
  401d40:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  401d42:	4b03      	ldr	r3, [pc, #12]	; (401d50 <vTaskInternalSetTimeOutState+0x14>)
  401d44:	681b      	ldr	r3, [r3, #0]
  401d46:	6043      	str	r3, [r0, #4]
  401d48:	4770      	bx	lr
  401d4a:	bf00      	nop
  401d4c:	200005f4 	.word	0x200005f4
  401d50:	20000638 	.word	0x20000638

00401d54 <xTaskCheckForTimeOut>:
{
  401d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d56:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
  401d58:	4605      	mov	r5, r0
  401d5a:	b1d0      	cbz	r0, 401d92 <xTaskCheckForTimeOut+0x3e>
	configASSERT( pxTicksToWait );
  401d5c:	b1fc      	cbz	r4, 401d9e <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
  401d5e:	4b18      	ldr	r3, [pc, #96]	; (401dc0 <xTaskCheckForTimeOut+0x6c>)
  401d60:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  401d62:	4b18      	ldr	r3, [pc, #96]	; (401dc4 <xTaskCheckForTimeOut+0x70>)
  401d64:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
  401d66:	686a      	ldr	r2, [r5, #4]
  401d68:	1a88      	subs	r0, r1, r2
			if( *pxTicksToWait == portMAX_DELAY )
  401d6a:	6823      	ldr	r3, [r4, #0]
  401d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d70:	d022      	beq.n	401db8 <xTaskCheckForTimeOut+0x64>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  401d72:	682f      	ldr	r7, [r5, #0]
  401d74:	4e14      	ldr	r6, [pc, #80]	; (401dc8 <xTaskCheckForTimeOut+0x74>)
  401d76:	6836      	ldr	r6, [r6, #0]
  401d78:	42b7      	cmp	r7, r6
  401d7a:	d001      	beq.n	401d80 <xTaskCheckForTimeOut+0x2c>
  401d7c:	4291      	cmp	r1, r2
  401d7e:	d21d      	bcs.n	401dbc <xTaskCheckForTimeOut+0x68>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
  401d80:	4298      	cmp	r0, r3
  401d82:	d312      	bcc.n	401daa <xTaskCheckForTimeOut+0x56>
			*pxTicksToWait = 0;
  401d84:	2300      	movs	r3, #0
  401d86:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
  401d88:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  401d8a:	4b10      	ldr	r3, [pc, #64]	; (401dcc <xTaskCheckForTimeOut+0x78>)
  401d8c:	4798      	blx	r3
}
  401d8e:	4620      	mov	r0, r4
  401d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	configASSERT( pxTimeOut );
  401d92:	f640 4194 	movw	r1, #3220	; 0xc94
  401d96:	480e      	ldr	r0, [pc, #56]	; (401dd0 <xTaskCheckForTimeOut+0x7c>)
  401d98:	4b0e      	ldr	r3, [pc, #56]	; (401dd4 <xTaskCheckForTimeOut+0x80>)
  401d9a:	4798      	blx	r3
  401d9c:	e7de      	b.n	401d5c <xTaskCheckForTimeOut+0x8>
	configASSERT( pxTicksToWait );
  401d9e:	f640 4195 	movw	r1, #3221	; 0xc95
  401da2:	480b      	ldr	r0, [pc, #44]	; (401dd0 <xTaskCheckForTimeOut+0x7c>)
  401da4:	4b0b      	ldr	r3, [pc, #44]	; (401dd4 <xTaskCheckForTimeOut+0x80>)
  401da6:	4798      	blx	r3
  401da8:	e7d9      	b.n	401d5e <xTaskCheckForTimeOut+0xa>
			*pxTicksToWait -= xElapsedTime;
  401daa:	1a1b      	subs	r3, r3, r0
  401dac:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
  401dae:	4628      	mov	r0, r5
  401db0:	4b09      	ldr	r3, [pc, #36]	; (401dd8 <xTaskCheckForTimeOut+0x84>)
  401db2:	4798      	blx	r3
			xReturn = pdFALSE;
  401db4:	2400      	movs	r4, #0
  401db6:	e7e8      	b.n	401d8a <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
  401db8:	2400      	movs	r4, #0
  401dba:	e7e6      	b.n	401d8a <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
  401dbc:	2401      	movs	r4, #1
  401dbe:	e7e4      	b.n	401d8a <xTaskCheckForTimeOut+0x36>
  401dc0:	004006c5 	.word	0x004006c5
  401dc4:	20000638 	.word	0x20000638
  401dc8:	200005f4 	.word	0x200005f4
  401dcc:	0040070d 	.word	0x0040070d
  401dd0:	0040343c 	.word	0x0040343c
  401dd4:	00403035 	.word	0x00403035
  401dd8:	00401d3d 	.word	0x00401d3d

00401ddc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  401ddc:	2201      	movs	r2, #1
  401dde:	4b01      	ldr	r3, [pc, #4]	; (401de4 <vTaskMissedYield+0x8>)
  401de0:	601a      	str	r2, [r3, #0]
  401de2:	4770      	bx	lr
  401de4:	2000063c 	.word	0x2000063c

00401de8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
  401de8:	4b05      	ldr	r3, [pc, #20]	; (401e00 <xTaskGetSchedulerState+0x18>)
  401dea:	681b      	ldr	r3, [r3, #0]
  401dec:	b123      	cbz	r3, 401df8 <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401dee:	4b05      	ldr	r3, [pc, #20]	; (401e04 <xTaskGetSchedulerState+0x1c>)
  401df0:	681b      	ldr	r3, [r3, #0]
  401df2:	b91b      	cbnz	r3, 401dfc <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
  401df4:	2002      	movs	r0, #2
  401df6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  401df8:	2001      	movs	r0, #1
  401dfa:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
  401dfc:	2000      	movs	r0, #0
	}
  401dfe:	4770      	bx	lr
  401e00:	2000060c 	.word	0x2000060c
  401e04:	200005b8 	.word	0x200005b8

00401e08 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
  401e08:	2800      	cmp	r0, #0
  401e0a:	d045      	beq.n	401e98 <xTaskPriorityDisinherit+0x90>
	{
  401e0c:	b538      	push	{r3, r4, r5, lr}
  401e0e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
  401e10:	4b23      	ldr	r3, [pc, #140]	; (401ea0 <xTaskPriorityDisinherit+0x98>)
  401e12:	681b      	ldr	r3, [r3, #0]
  401e14:	4298      	cmp	r0, r3
  401e16:	d004      	beq.n	401e22 <xTaskPriorityDisinherit+0x1a>
  401e18:	f640 71d1 	movw	r1, #4049	; 0xfd1
  401e1c:	4821      	ldr	r0, [pc, #132]	; (401ea4 <xTaskPriorityDisinherit+0x9c>)
  401e1e:	4b22      	ldr	r3, [pc, #136]	; (401ea8 <xTaskPriorityDisinherit+0xa0>)
  401e20:	4798      	blx	r3
			configASSERT( pxTCB->uxMutexesHeld );
  401e22:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401e24:	b14b      	cbz	r3, 401e3a <xTaskPriorityDisinherit+0x32>
			( pxTCB->uxMutexesHeld )--;
  401e26:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401e28:	3b01      	subs	r3, #1
  401e2a:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  401e2c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  401e2e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
  401e30:	4291      	cmp	r1, r2
  401e32:	d033      	beq.n	401e9c <xTaskPriorityDisinherit+0x94>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  401e34:	b13b      	cbz	r3, 401e46 <xTaskPriorityDisinherit+0x3e>
	BaseType_t xReturn = pdFALSE;
  401e36:	2000      	movs	r0, #0
	}
  401e38:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB->uxMutexesHeld );
  401e3a:	f640 71d2 	movw	r1, #4050	; 0xfd2
  401e3e:	4819      	ldr	r0, [pc, #100]	; (401ea4 <xTaskPriorityDisinherit+0x9c>)
  401e40:	4b19      	ldr	r3, [pc, #100]	; (401ea8 <xTaskPriorityDisinherit+0xa0>)
  401e42:	4798      	blx	r3
  401e44:	e7ef      	b.n	401e26 <xTaskPriorityDisinherit+0x1e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
  401e46:	1d25      	adds	r5, r4, #4
  401e48:	4628      	mov	r0, r5
  401e4a:	4b18      	ldr	r3, [pc, #96]	; (401eac <xTaskPriorityDisinherit+0xa4>)
  401e4c:	4798      	blx	r3
  401e4e:	b968      	cbnz	r0, 401e6c <xTaskPriorityDisinherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  401e50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401e52:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401e56:	008a      	lsls	r2, r1, #2
  401e58:	4915      	ldr	r1, [pc, #84]	; (401eb0 <xTaskPriorityDisinherit+0xa8>)
  401e5a:	588a      	ldr	r2, [r1, r2]
  401e5c:	b932      	cbnz	r2, 401e6c <xTaskPriorityDisinherit+0x64>
  401e5e:	2201      	movs	r2, #1
  401e60:	409a      	lsls	r2, r3
  401e62:	4914      	ldr	r1, [pc, #80]	; (401eb4 <xTaskPriorityDisinherit+0xac>)
  401e64:	680b      	ldr	r3, [r1, #0]
  401e66:	ea23 0302 	bic.w	r3, r3, r2
  401e6a:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  401e6c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e6e:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401e70:	f1c3 0208 	rsb	r2, r3, #8
  401e74:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  401e76:	2401      	movs	r4, #1
  401e78:	fa04 f203 	lsl.w	r2, r4, r3
  401e7c:	490d      	ldr	r1, [pc, #52]	; (401eb4 <xTaskPriorityDisinherit+0xac>)
  401e7e:	6808      	ldr	r0, [r1, #0]
  401e80:	4302      	orrs	r2, r0
  401e82:	600a      	str	r2, [r1, #0]
  401e84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401e88:	009a      	lsls	r2, r3, #2
  401e8a:	4629      	mov	r1, r5
  401e8c:	4808      	ldr	r0, [pc, #32]	; (401eb0 <xTaskPriorityDisinherit+0xa8>)
  401e8e:	4410      	add	r0, r2
  401e90:	4b09      	ldr	r3, [pc, #36]	; (401eb8 <xTaskPriorityDisinherit+0xb0>)
  401e92:	4798      	blx	r3
					xReturn = pdTRUE;
  401e94:	4620      	mov	r0, r4
  401e96:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  401e98:	2000      	movs	r0, #0
  401e9a:	4770      	bx	lr
  401e9c:	2000      	movs	r0, #0
  401e9e:	bd38      	pop	{r3, r4, r5, pc}
  401ea0:	20000500 	.word	0x20000500
  401ea4:	0040343c 	.word	0x0040343c
  401ea8:	00403035 	.word	0x00403035
  401eac:	004005c5 	.word	0x004005c5
  401eb0:	2000050c 	.word	0x2000050c
  401eb4:	200005c0 	.word	0x200005c0
  401eb8:	00400579 	.word	0x00400579

00401ebc <ulTaskNotifyTake>:
	{
  401ebc:	b538      	push	{r3, r4, r5, lr}
  401ebe:	4605      	mov	r5, r0
  401ec0:	460c      	mov	r4, r1
		taskENTER_CRITICAL();
  401ec2:	4b1a      	ldr	r3, [pc, #104]	; (401f2c <ulTaskNotifyTake+0x70>)
  401ec4:	4798      	blx	r3
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
  401ec6:	4b1a      	ldr	r3, [pc, #104]	; (401f30 <ulTaskNotifyTake+0x74>)
  401ec8:	681b      	ldr	r3, [r3, #0]
  401eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  401ecc:	b92b      	cbnz	r3, 401eda <ulTaskNotifyTake+0x1e>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
  401ece:	4b18      	ldr	r3, [pc, #96]	; (401f30 <ulTaskNotifyTake+0x74>)
  401ed0:	681b      	ldr	r3, [r3, #0]
  401ed2:	2201      	movs	r2, #1
  401ed4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
				if( xTicksToWait > ( TickType_t ) 0 )
  401ed8:	b9ac      	cbnz	r4, 401f06 <ulTaskNotifyTake+0x4a>
		taskEXIT_CRITICAL();
  401eda:	4b16      	ldr	r3, [pc, #88]	; (401f34 <ulTaskNotifyTake+0x78>)
  401edc:	4798      	blx	r3
		taskENTER_CRITICAL();
  401ede:	4b13      	ldr	r3, [pc, #76]	; (401f2c <ulTaskNotifyTake+0x70>)
  401ee0:	4798      	blx	r3
			ulReturn = pxCurrentTCB->ulNotifiedValue;
  401ee2:	4b13      	ldr	r3, [pc, #76]	; (401f30 <ulTaskNotifyTake+0x74>)
  401ee4:	681b      	ldr	r3, [r3, #0]
  401ee6:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
			if( ulReturn != 0UL )
  401ee8:	b124      	cbz	r4, 401ef4 <ulTaskNotifyTake+0x38>
				if( xClearCountOnExit != pdFALSE )
  401eea:	b9cd      	cbnz	r5, 401f20 <ulTaskNotifyTake+0x64>
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
  401eec:	4b10      	ldr	r3, [pc, #64]	; (401f30 <ulTaskNotifyTake+0x74>)
  401eee:	681b      	ldr	r3, [r3, #0]
  401ef0:	1e62      	subs	r2, r4, #1
  401ef2:	65da      	str	r2, [r3, #92]	; 0x5c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
  401ef4:	4b0e      	ldr	r3, [pc, #56]	; (401f30 <ulTaskNotifyTake+0x74>)
  401ef6:	681b      	ldr	r3, [r3, #0]
  401ef8:	2200      	movs	r2, #0
  401efa:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		taskEXIT_CRITICAL();
  401efe:	4b0d      	ldr	r3, [pc, #52]	; (401f34 <ulTaskNotifyTake+0x78>)
  401f00:	4798      	blx	r3
	}
  401f02:	4620      	mov	r0, r4
  401f04:	bd38      	pop	{r3, r4, r5, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
  401f06:	4611      	mov	r1, r2
  401f08:	4620      	mov	r0, r4
  401f0a:	4b0b      	ldr	r3, [pc, #44]	; (401f38 <ulTaskNotifyTake+0x7c>)
  401f0c:	4798      	blx	r3
					portYIELD_WITHIN_API();
  401f0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f12:	4b0a      	ldr	r3, [pc, #40]	; (401f3c <ulTaskNotifyTake+0x80>)
  401f14:	601a      	str	r2, [r3, #0]
  401f16:	f3bf 8f4f 	dsb	sy
  401f1a:	f3bf 8f6f 	isb	sy
  401f1e:	e7dc      	b.n	401eda <ulTaskNotifyTake+0x1e>
					pxCurrentTCB->ulNotifiedValue = 0UL;
  401f20:	4b03      	ldr	r3, [pc, #12]	; (401f30 <ulTaskNotifyTake+0x74>)
  401f22:	681b      	ldr	r3, [r3, #0]
  401f24:	2200      	movs	r2, #0
  401f26:	65da      	str	r2, [r3, #92]	; 0x5c
  401f28:	e7e4      	b.n	401ef4 <ulTaskNotifyTake+0x38>
  401f2a:	bf00      	nop
  401f2c:	004006c5 	.word	0x004006c5
  401f30:	20000500 	.word	0x20000500
  401f34:	0040070d 	.word	0x0040070d
  401f38:	004016f1 	.word	0x004016f1
  401f3c:	e000ed04 	.word	0xe000ed04

00401f40 <vTaskNotifyGiveFromISR>:
	{
  401f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401f42:	460e      	mov	r6, r1
		configASSERT( xTaskToNotify );
  401f44:	4604      	mov	r4, r0
  401f46:	b1c8      	cbz	r0, 401f7c <vTaskNotifyGiveFromISR+0x3c>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401f48:	4b27      	ldr	r3, [pc, #156]	; (401fe8 <vTaskNotifyGiveFromISR+0xa8>)
  401f4a:	4798      	blx	r3
	__asm volatile
  401f4c:	f3ef 8511 	mrs	r5, BASEPRI
  401f50:	f04f 0350 	mov.w	r3, #80	; 0x50
  401f54:	f383 8811 	msr	BASEPRI, r3
  401f58:	f3bf 8f6f 	isb	sy
  401f5c:	f3bf 8f4f 	dsb	sy
			ucOriginalNotifyState = pxTCB->ucNotifyState;
  401f60:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
  401f64:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
  401f66:	2202      	movs	r2, #2
  401f68:	f884 2060 	strb.w	r2, [r4, #96]	; 0x60
			( pxTCB->ulNotifiedValue )++;
  401f6c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
  401f6e:	3201      	adds	r2, #1
  401f70:	65e2      	str	r2, [r4, #92]	; 0x5c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
  401f72:	2b01      	cmp	r3, #1
  401f74:	d008      	beq.n	401f88 <vTaskNotifyGiveFromISR+0x48>
	__asm volatile
  401f76:	f385 8811 	msr	BASEPRI, r5
  401f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		configASSERT( xTaskToNotify );
  401f7c:	f241 3163 	movw	r1, #4963	; 0x1363
  401f80:	481a      	ldr	r0, [pc, #104]	; (401fec <vTaskNotifyGiveFromISR+0xac>)
  401f82:	4b1b      	ldr	r3, [pc, #108]	; (401ff0 <vTaskNotifyGiveFromISR+0xb0>)
  401f84:	4798      	blx	r3
  401f86:	e7df      	b.n	401f48 <vTaskNotifyGiveFromISR+0x8>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
  401f88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  401f8a:	b123      	cbz	r3, 401f96 <vTaskNotifyGiveFromISR+0x56>
  401f8c:	f241 3189 	movw	r1, #5001	; 0x1389
  401f90:	4816      	ldr	r0, [pc, #88]	; (401fec <vTaskNotifyGiveFromISR+0xac>)
  401f92:	4b17      	ldr	r3, [pc, #92]	; (401ff0 <vTaskNotifyGiveFromISR+0xb0>)
  401f94:	4798      	blx	r3
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401f96:	4b17      	ldr	r3, [pc, #92]	; (401ff4 <vTaskNotifyGiveFromISR+0xb4>)
  401f98:	681b      	ldr	r3, [r3, #0]
  401f9a:	b9fb      	cbnz	r3, 401fdc <vTaskNotifyGiveFromISR+0x9c>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401f9c:	1d27      	adds	r7, r4, #4
  401f9e:	4638      	mov	r0, r7
  401fa0:	4b15      	ldr	r3, [pc, #84]	; (401ff8 <vTaskNotifyGiveFromISR+0xb8>)
  401fa2:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
  401fa4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401fa6:	2201      	movs	r2, #1
  401fa8:	409a      	lsls	r2, r3
  401faa:	4914      	ldr	r1, [pc, #80]	; (401ffc <vTaskNotifyGiveFromISR+0xbc>)
  401fac:	6808      	ldr	r0, [r1, #0]
  401fae:	4302      	orrs	r2, r0
  401fb0:	600a      	str	r2, [r1, #0]
  401fb2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401fb6:	009a      	lsls	r2, r3, #2
  401fb8:	4639      	mov	r1, r7
  401fba:	4811      	ldr	r0, [pc, #68]	; (402000 <vTaskNotifyGiveFromISR+0xc0>)
  401fbc:	4410      	add	r0, r2
  401fbe:	4b11      	ldr	r3, [pc, #68]	; (402004 <vTaskNotifyGiveFromISR+0xc4>)
  401fc0:	4798      	blx	r3
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
  401fc2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401fc4:	4b10      	ldr	r3, [pc, #64]	; (402008 <vTaskNotifyGiveFromISR+0xc8>)
  401fc6:	681b      	ldr	r3, [r3, #0]
  401fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401fca:	429a      	cmp	r2, r3
  401fcc:	d9d3      	bls.n	401f76 <vTaskNotifyGiveFromISR+0x36>
					if( pxHigherPriorityTaskWoken != NULL )
  401fce:	b10e      	cbz	r6, 401fd4 <vTaskNotifyGiveFromISR+0x94>
						*pxHigherPriorityTaskWoken = pdTRUE;
  401fd0:	2301      	movs	r3, #1
  401fd2:	6033      	str	r3, [r6, #0]
					xYieldPending = pdTRUE;
  401fd4:	2201      	movs	r2, #1
  401fd6:	4b0d      	ldr	r3, [pc, #52]	; (40200c <vTaskNotifyGiveFromISR+0xcc>)
  401fd8:	601a      	str	r2, [r3, #0]
  401fda:	e7cc      	b.n	401f76 <vTaskNotifyGiveFromISR+0x36>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
  401fdc:	f104 0118 	add.w	r1, r4, #24
  401fe0:	480b      	ldr	r0, [pc, #44]	; (402010 <vTaskNotifyGiveFromISR+0xd0>)
  401fe2:	4b08      	ldr	r3, [pc, #32]	; (402004 <vTaskNotifyGiveFromISR+0xc4>)
  401fe4:	4798      	blx	r3
  401fe6:	e7ec      	b.n	401fc2 <vTaskNotifyGiveFromISR+0x82>
  401fe8:	00400925 	.word	0x00400925
  401fec:	0040343c 	.word	0x0040343c
  401ff0:	00403035 	.word	0x00403035
  401ff4:	200005b8 	.word	0x200005b8
  401ff8:	004005c5 	.word	0x004005c5
  401ffc:	200005c0 	.word	0x200005c0
  402000:	2000050c 	.word	0x2000050c
  402004:	00400579 	.word	0x00400579
  402008:	20000500 	.word	0x20000500
  40200c:	2000063c 	.word	0x2000063c
  402010:	200005f8 	.word	0x200005f8

00402014 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402014:	4b06      	ldr	r3, [pc, #24]	; (402030 <prvGetNextExpireTime+0x1c>)
  402016:	681a      	ldr	r2, [r3, #0]
  402018:	6813      	ldr	r3, [r2, #0]
  40201a:	b92b      	cbnz	r3, 402028 <prvGetNextExpireTime+0x14>
  40201c:	2301      	movs	r3, #1
  40201e:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
  402020:	b923      	cbnz	r3, 40202c <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402022:	68d3      	ldr	r3, [r2, #12]
  402024:	6818      	ldr	r0, [r3, #0]
  402026:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402028:	2300      	movs	r3, #0
  40202a:	e7f8      	b.n	40201e <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
  40202c:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
  40202e:	4770      	bx	lr
  402030:	20000640 	.word	0x20000640

00402034 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402034:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402036:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402038:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  40203a:	4291      	cmp	r1, r2
  40203c:	d80c      	bhi.n	402058 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40203e:	1ad2      	subs	r2, r2, r3
  402040:	6983      	ldr	r3, [r0, #24]
  402042:	429a      	cmp	r2, r3
  402044:	d301      	bcc.n	40204a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402046:	2001      	movs	r0, #1
  402048:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40204a:	1d01      	adds	r1, r0, #4
  40204c:	4b09      	ldr	r3, [pc, #36]	; (402074 <prvInsertTimerInActiveList+0x40>)
  40204e:	6818      	ldr	r0, [r3, #0]
  402050:	4b09      	ldr	r3, [pc, #36]	; (402078 <prvInsertTimerInActiveList+0x44>)
  402052:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402054:	2000      	movs	r0, #0
  402056:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402058:	429a      	cmp	r2, r3
  40205a:	d201      	bcs.n	402060 <prvInsertTimerInActiveList+0x2c>
  40205c:	4299      	cmp	r1, r3
  40205e:	d206      	bcs.n	40206e <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402060:	1d01      	adds	r1, r0, #4
  402062:	4b06      	ldr	r3, [pc, #24]	; (40207c <prvInsertTimerInActiveList+0x48>)
  402064:	6818      	ldr	r0, [r3, #0]
  402066:	4b04      	ldr	r3, [pc, #16]	; (402078 <prvInsertTimerInActiveList+0x44>)
  402068:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40206a:	2000      	movs	r0, #0
  40206c:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
  40206e:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
  402070:	bd08      	pop	{r3, pc}
  402072:	bf00      	nop
  402074:	20000644 	.word	0x20000644
  402078:	00400591 	.word	0x00400591
  40207c:	20000640 	.word	0x20000640

00402080 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402080:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402082:	4b10      	ldr	r3, [pc, #64]	; (4020c4 <prvCheckForValidListAndQueue+0x44>)
  402084:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402086:	4b10      	ldr	r3, [pc, #64]	; (4020c8 <prvCheckForValidListAndQueue+0x48>)
  402088:	681b      	ldr	r3, [r3, #0]
  40208a:	b113      	cbz	r3, 402092 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  40208c:	4b0f      	ldr	r3, [pc, #60]	; (4020cc <prvCheckForValidListAndQueue+0x4c>)
  40208e:	4798      	blx	r3
  402090:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402092:	4d0f      	ldr	r5, [pc, #60]	; (4020d0 <prvCheckForValidListAndQueue+0x50>)
  402094:	4628      	mov	r0, r5
  402096:	4e0f      	ldr	r6, [pc, #60]	; (4020d4 <prvCheckForValidListAndQueue+0x54>)
  402098:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40209a:	4c0f      	ldr	r4, [pc, #60]	; (4020d8 <prvCheckForValidListAndQueue+0x58>)
  40209c:	4620      	mov	r0, r4
  40209e:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4020a0:	4b0e      	ldr	r3, [pc, #56]	; (4020dc <prvCheckForValidListAndQueue+0x5c>)
  4020a2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4020a4:	4b0e      	ldr	r3, [pc, #56]	; (4020e0 <prvCheckForValidListAndQueue+0x60>)
  4020a6:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4020a8:	2200      	movs	r2, #0
  4020aa:	2110      	movs	r1, #16
  4020ac:	2005      	movs	r0, #5
  4020ae:	4b0d      	ldr	r3, [pc, #52]	; (4020e4 <prvCheckForValidListAndQueue+0x64>)
  4020b0:	4798      	blx	r3
  4020b2:	4b05      	ldr	r3, [pc, #20]	; (4020c8 <prvCheckForValidListAndQueue+0x48>)
  4020b4:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
  4020b6:	2800      	cmp	r0, #0
  4020b8:	d0e8      	beq.n	40208c <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4020ba:	490b      	ldr	r1, [pc, #44]	; (4020e8 <prvCheckForValidListAndQueue+0x68>)
  4020bc:	4b0b      	ldr	r3, [pc, #44]	; (4020ec <prvCheckForValidListAndQueue+0x6c>)
  4020be:	4798      	blx	r3
  4020c0:	e7e4      	b.n	40208c <prvCheckForValidListAndQueue+0xc>
  4020c2:	bf00      	nop
  4020c4:	004006c5 	.word	0x004006c5
  4020c8:	20000674 	.word	0x20000674
  4020cc:	0040070d 	.word	0x0040070d
  4020d0:	20000648 	.word	0x20000648
  4020d4:	0040055d 	.word	0x0040055d
  4020d8:	2000065c 	.word	0x2000065c
  4020dc:	20000640 	.word	0x20000640
  4020e0:	20000644 	.word	0x20000644
  4020e4:	00400ee5 	.word	0x00400ee5
  4020e8:	0040345c 	.word	0x0040345c
  4020ec:	004013c5 	.word	0x004013c5

004020f0 <xTimerCreateTimerTask>:
{
  4020f0:	b510      	push	{r4, lr}
  4020f2:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
  4020f4:	4b0e      	ldr	r3, [pc, #56]	; (402130 <xTimerCreateTimerTask+0x40>)
  4020f6:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4020f8:	4b0e      	ldr	r3, [pc, #56]	; (402134 <xTimerCreateTimerTask+0x44>)
  4020fa:	681b      	ldr	r3, [r3, #0]
  4020fc:	b17b      	cbz	r3, 40211e <xTimerCreateTimerTask+0x2e>
			xReturn = xTaskCreate(	prvTimerTask,
  4020fe:	4b0e      	ldr	r3, [pc, #56]	; (402138 <xTimerCreateTimerTask+0x48>)
  402100:	9301      	str	r3, [sp, #4]
  402102:	2307      	movs	r3, #7
  402104:	9300      	str	r3, [sp, #0]
  402106:	2300      	movs	r3, #0
  402108:	f44f 7282 	mov.w	r2, #260	; 0x104
  40210c:	490b      	ldr	r1, [pc, #44]	; (40213c <xTimerCreateTimerTask+0x4c>)
  40210e:	480c      	ldr	r0, [pc, #48]	; (402140 <xTimerCreateTimerTask+0x50>)
  402110:	4c0c      	ldr	r4, [pc, #48]	; (402144 <xTimerCreateTimerTask+0x54>)
  402112:	47a0      	blx	r4
  402114:	4604      	mov	r4, r0
	configASSERT( xReturn );
  402116:	b124      	cbz	r4, 402122 <xTimerCreateTimerTask+0x32>
}
  402118:	4620      	mov	r0, r4
  40211a:	b002      	add	sp, #8
  40211c:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
  40211e:	2400      	movs	r4, #0
  402120:	e7f9      	b.n	402116 <xTimerCreateTimerTask+0x26>
	configASSERT( xReturn );
  402122:	f240 1113 	movw	r1, #275	; 0x113
  402126:	4808      	ldr	r0, [pc, #32]	; (402148 <xTimerCreateTimerTask+0x58>)
  402128:	4b08      	ldr	r3, [pc, #32]	; (40214c <xTimerCreateTimerTask+0x5c>)
  40212a:	4798      	blx	r3
	return xReturn;
  40212c:	e7f4      	b.n	402118 <xTimerCreateTimerTask+0x28>
  40212e:	bf00      	nop
  402130:	00402081 	.word	0x00402081
  402134:	20000674 	.word	0x20000674
  402138:	20000678 	.word	0x20000678
  40213c:	00403480 	.word	0x00403480
  402140:	004024b9 	.word	0x004024b9
  402144:	00401795 	.word	0x00401795
  402148:	00403464 	.word	0x00403464
  40214c:	00403035 	.word	0x00403035

00402150 <xTimerGenericCommand>:
{
  402150:	b5f0      	push	{r4, r5, r6, r7, lr}
  402152:	b085      	sub	sp, #20
  402154:	460c      	mov	r4, r1
  402156:	4616      	mov	r6, r2
  402158:	461f      	mov	r7, r3
	configASSERT( xTimer );
  40215a:	4605      	mov	r5, r0
  40215c:	b198      	cbz	r0, 402186 <xTimerGenericCommand+0x36>
	if( xTimerQueue != NULL )
  40215e:	4b15      	ldr	r3, [pc, #84]	; (4021b4 <xTimerGenericCommand+0x64>)
  402160:	6818      	ldr	r0, [r3, #0]
  402162:	b328      	cbz	r0, 4021b0 <xTimerGenericCommand+0x60>
		xMessage.xMessageID = xCommandID;
  402164:	9400      	str	r4, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402166:	9601      	str	r6, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
  402168:	9502      	str	r5, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  40216a:	2c05      	cmp	r4, #5
  40216c:	dc19      	bgt.n	4021a2 <xTimerGenericCommand+0x52>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40216e:	4b12      	ldr	r3, [pc, #72]	; (4021b8 <xTimerGenericCommand+0x68>)
  402170:	4798      	blx	r3
  402172:	2802      	cmp	r0, #2
  402174:	d00d      	beq.n	402192 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402176:	2300      	movs	r3, #0
  402178:	461a      	mov	r2, r3
  40217a:	4669      	mov	r1, sp
  40217c:	480d      	ldr	r0, [pc, #52]	; (4021b4 <xTimerGenericCommand+0x64>)
  40217e:	6800      	ldr	r0, [r0, #0]
  402180:	4c0e      	ldr	r4, [pc, #56]	; (4021bc <xTimerGenericCommand+0x6c>)
  402182:	47a0      	blx	r4
  402184:	e012      	b.n	4021ac <xTimerGenericCommand+0x5c>
	configASSERT( xTimer );
  402186:	f44f 71c1 	mov.w	r1, #386	; 0x182
  40218a:	480d      	ldr	r0, [pc, #52]	; (4021c0 <xTimerGenericCommand+0x70>)
  40218c:	4b0d      	ldr	r3, [pc, #52]	; (4021c4 <xTimerGenericCommand+0x74>)
  40218e:	4798      	blx	r3
  402190:	e7e5      	b.n	40215e <xTimerGenericCommand+0xe>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402192:	2300      	movs	r3, #0
  402194:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402196:	4669      	mov	r1, sp
  402198:	4806      	ldr	r0, [pc, #24]	; (4021b4 <xTimerGenericCommand+0x64>)
  40219a:	6800      	ldr	r0, [r0, #0]
  40219c:	4c07      	ldr	r4, [pc, #28]	; (4021bc <xTimerGenericCommand+0x6c>)
  40219e:	47a0      	blx	r4
  4021a0:	e004      	b.n	4021ac <xTimerGenericCommand+0x5c>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4021a2:	2300      	movs	r3, #0
  4021a4:	463a      	mov	r2, r7
  4021a6:	4669      	mov	r1, sp
  4021a8:	4c07      	ldr	r4, [pc, #28]	; (4021c8 <xTimerGenericCommand+0x78>)
  4021aa:	47a0      	blx	r4
}
  4021ac:	b005      	add	sp, #20
  4021ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
BaseType_t xReturn = pdFAIL;
  4021b0:	2000      	movs	r0, #0
	return xReturn;
  4021b2:	e7fb      	b.n	4021ac <xTimerGenericCommand+0x5c>
  4021b4:	20000674 	.word	0x20000674
  4021b8:	00401de9 	.word	0x00401de9
  4021bc:	00400f39 	.word	0x00400f39
  4021c0:	00403464 	.word	0x00403464
  4021c4:	00403035 	.word	0x00403035
  4021c8:	00401125 	.word	0x00401125

004021cc <prvSwitchTimerLists>:
{
  4021cc:	b570      	push	{r4, r5, r6, lr}
  4021ce:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4021d0:	4b1a      	ldr	r3, [pc, #104]	; (40223c <prvSwitchTimerLists+0x70>)
  4021d2:	681b      	ldr	r3, [r3, #0]
  4021d4:	681a      	ldr	r2, [r3, #0]
  4021d6:	b34a      	cbz	r2, 40222c <prvSwitchTimerLists+0x60>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4021d8:	68db      	ldr	r3, [r3, #12]
  4021da:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  4021dc:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4021de:	1d25      	adds	r5, r4, #4
  4021e0:	4628      	mov	r0, r5
  4021e2:	4b17      	ldr	r3, [pc, #92]	; (402240 <prvSwitchTimerLists+0x74>)
  4021e4:	4798      	blx	r3
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4021e6:	6a23      	ldr	r3, [r4, #32]
  4021e8:	4620      	mov	r0, r4
  4021ea:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
  4021ec:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  4021f0:	f013 0f04 	tst.w	r3, #4
  4021f4:	d0ec      	beq.n	4021d0 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4021f6:	69a3      	ldr	r3, [r4, #24]
  4021f8:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
  4021fa:	429e      	cmp	r6, r3
  4021fc:	d207      	bcs.n	40220e <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4021fe:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402200:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402202:	4629      	mov	r1, r5
  402204:	4b0d      	ldr	r3, [pc, #52]	; (40223c <prvSwitchTimerLists+0x70>)
  402206:	6818      	ldr	r0, [r3, #0]
  402208:	4b0e      	ldr	r3, [pc, #56]	; (402244 <prvSwitchTimerLists+0x78>)
  40220a:	4798      	blx	r3
  40220c:	e7e0      	b.n	4021d0 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  40220e:	2100      	movs	r1, #0
  402210:	9100      	str	r1, [sp, #0]
  402212:	460b      	mov	r3, r1
  402214:	4632      	mov	r2, r6
  402216:	4620      	mov	r0, r4
  402218:	4c0b      	ldr	r4, [pc, #44]	; (402248 <prvSwitchTimerLists+0x7c>)
  40221a:	47a0      	blx	r4
				configASSERT( xResult );
  40221c:	2800      	cmp	r0, #0
  40221e:	d1d7      	bne.n	4021d0 <prvSwitchTimerLists+0x4>
  402220:	f44f 7161 	mov.w	r1, #900	; 0x384
  402224:	4809      	ldr	r0, [pc, #36]	; (40224c <prvSwitchTimerLists+0x80>)
  402226:	4b0a      	ldr	r3, [pc, #40]	; (402250 <prvSwitchTimerLists+0x84>)
  402228:	4798      	blx	r3
  40222a:	e7d1      	b.n	4021d0 <prvSwitchTimerLists+0x4>
	pxCurrentTimerList = pxOverflowTimerList;
  40222c:	4a09      	ldr	r2, [pc, #36]	; (402254 <prvSwitchTimerLists+0x88>)
  40222e:	6810      	ldr	r0, [r2, #0]
  402230:	4902      	ldr	r1, [pc, #8]	; (40223c <prvSwitchTimerLists+0x70>)
  402232:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402234:	6013      	str	r3, [r2, #0]
}
  402236:	b002      	add	sp, #8
  402238:	bd70      	pop	{r4, r5, r6, pc}
  40223a:	bf00      	nop
  40223c:	20000640 	.word	0x20000640
  402240:	004005c5 	.word	0x004005c5
  402244:	00400591 	.word	0x00400591
  402248:	00402151 	.word	0x00402151
  40224c:	00403464 	.word	0x00403464
  402250:	00403035 	.word	0x00403035
  402254:	20000644 	.word	0x20000644

00402258 <prvSampleTimeNow>:
{
  402258:	b538      	push	{r3, r4, r5, lr}
  40225a:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
  40225c:	4b08      	ldr	r3, [pc, #32]	; (402280 <prvSampleTimeNow+0x28>)
  40225e:	4798      	blx	r3
  402260:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
  402262:	4b08      	ldr	r3, [pc, #32]	; (402284 <prvSampleTimeNow+0x2c>)
  402264:	681b      	ldr	r3, [r3, #0]
  402266:	4298      	cmp	r0, r3
  402268:	d305      	bcc.n	402276 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
  40226a:	2300      	movs	r3, #0
  40226c:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
  40226e:	4b05      	ldr	r3, [pc, #20]	; (402284 <prvSampleTimeNow+0x2c>)
  402270:	601c      	str	r4, [r3, #0]
}
  402272:	4620      	mov	r0, r4
  402274:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
  402276:	4b04      	ldr	r3, [pc, #16]	; (402288 <prvSampleTimeNow+0x30>)
  402278:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  40227a:	2301      	movs	r3, #1
  40227c:	602b      	str	r3, [r5, #0]
  40227e:	e7f6      	b.n	40226e <prvSampleTimeNow+0x16>
  402280:	004018a9 	.word	0x004018a9
  402284:	20000670 	.word	0x20000670
  402288:	004021cd 	.word	0x004021cd

0040228c <prvProcessExpiredTimer>:
{
  40228c:	b570      	push	{r4, r5, r6, lr}
  40228e:	b082      	sub	sp, #8
  402290:	4605      	mov	r5, r0
  402292:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  402294:	4b16      	ldr	r3, [pc, #88]	; (4022f0 <prvProcessExpiredTimer+0x64>)
  402296:	681b      	ldr	r3, [r3, #0]
  402298:	68db      	ldr	r3, [r3, #12]
  40229a:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40229c:	1d20      	adds	r0, r4, #4
  40229e:	4b15      	ldr	r3, [pc, #84]	; (4022f4 <prvProcessExpiredTimer+0x68>)
  4022a0:	4798      	blx	r3
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
  4022a2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  4022a6:	f013 0f04 	tst.w	r3, #4
  4022aa:	d108      	bne.n	4022be <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
  4022ac:	f023 0301 	bic.w	r3, r3, #1
  4022b0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4022b4:	6a23      	ldr	r3, [r4, #32]
  4022b6:	4620      	mov	r0, r4
  4022b8:	4798      	blx	r3
}
  4022ba:	b002      	add	sp, #8
  4022bc:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
  4022be:	69a1      	ldr	r1, [r4, #24]
  4022c0:	462b      	mov	r3, r5
  4022c2:	4632      	mov	r2, r6
  4022c4:	4429      	add	r1, r5
  4022c6:	4620      	mov	r0, r4
  4022c8:	4e0b      	ldr	r6, [pc, #44]	; (4022f8 <prvProcessExpiredTimer+0x6c>)
  4022ca:	47b0      	blx	r6
  4022cc:	2800      	cmp	r0, #0
  4022ce:	d0f1      	beq.n	4022b4 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4022d0:	2100      	movs	r1, #0
  4022d2:	9100      	str	r1, [sp, #0]
  4022d4:	460b      	mov	r3, r1
  4022d6:	462a      	mov	r2, r5
  4022d8:	4620      	mov	r0, r4
  4022da:	4d08      	ldr	r5, [pc, #32]	; (4022fc <prvProcessExpiredTimer+0x70>)
  4022dc:	47a8      	blx	r5
			configASSERT( xResult );
  4022de:	2800      	cmp	r0, #0
  4022e0:	d1e8      	bne.n	4022b4 <prvProcessExpiredTimer+0x28>
  4022e2:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
  4022e6:	4806      	ldr	r0, [pc, #24]	; (402300 <prvProcessExpiredTimer+0x74>)
  4022e8:	4b06      	ldr	r3, [pc, #24]	; (402304 <prvProcessExpiredTimer+0x78>)
  4022ea:	4798      	blx	r3
  4022ec:	e7e2      	b.n	4022b4 <prvProcessExpiredTimer+0x28>
  4022ee:	bf00      	nop
  4022f0:	20000640 	.word	0x20000640
  4022f4:	004005c5 	.word	0x004005c5
  4022f8:	00402035 	.word	0x00402035
  4022fc:	00402151 	.word	0x00402151
  402300:	00403464 	.word	0x00403464
  402304:	00403035 	.word	0x00403035

00402308 <prvProcessTimerOrBlockTask>:
{
  402308:	b570      	push	{r4, r5, r6, lr}
  40230a:	b082      	sub	sp, #8
  40230c:	4606      	mov	r6, r0
  40230e:	460c      	mov	r4, r1
	vTaskSuspendAll();
  402310:	4b17      	ldr	r3, [pc, #92]	; (402370 <prvProcessTimerOrBlockTask+0x68>)
  402312:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402314:	a801      	add	r0, sp, #4
  402316:	4b17      	ldr	r3, [pc, #92]	; (402374 <prvProcessTimerOrBlockTask+0x6c>)
  402318:	4798      	blx	r3
		if( xTimerListsWereSwitched == pdFALSE )
  40231a:	9b01      	ldr	r3, [sp, #4]
  40231c:	bb2b      	cbnz	r3, 40236a <prvProcessTimerOrBlockTask+0x62>
  40231e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402320:	b90c      	cbnz	r4, 402326 <prvProcessTimerOrBlockTask+0x1e>
  402322:	42b0      	cmp	r0, r6
  402324:	d218      	bcs.n	402358 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
  402326:	b124      	cbz	r4, 402332 <prvProcessTimerOrBlockTask+0x2a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402328:	4b13      	ldr	r3, [pc, #76]	; (402378 <prvProcessTimerOrBlockTask+0x70>)
  40232a:	681b      	ldr	r3, [r3, #0]
  40232c:	681b      	ldr	r3, [r3, #0]
  40232e:	b9d3      	cbnz	r3, 402366 <prvProcessTimerOrBlockTask+0x5e>
  402330:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402332:	4622      	mov	r2, r4
  402334:	1b71      	subs	r1, r6, r5
  402336:	4b11      	ldr	r3, [pc, #68]	; (40237c <prvProcessTimerOrBlockTask+0x74>)
  402338:	6818      	ldr	r0, [r3, #0]
  40233a:	4b11      	ldr	r3, [pc, #68]	; (402380 <prvProcessTimerOrBlockTask+0x78>)
  40233c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40233e:	4b11      	ldr	r3, [pc, #68]	; (402384 <prvProcessTimerOrBlockTask+0x7c>)
  402340:	4798      	blx	r3
  402342:	b938      	cbnz	r0, 402354 <prvProcessTimerOrBlockTask+0x4c>
					portYIELD_WITHIN_API();
  402344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402348:	4b0f      	ldr	r3, [pc, #60]	; (402388 <prvProcessTimerOrBlockTask+0x80>)
  40234a:	601a      	str	r2, [r3, #0]
  40234c:	f3bf 8f4f 	dsb	sy
  402350:	f3bf 8f6f 	isb	sy
}
  402354:	b002      	add	sp, #8
  402356:	bd70      	pop	{r4, r5, r6, pc}
				( void ) xTaskResumeAll();
  402358:	4b0a      	ldr	r3, [pc, #40]	; (402384 <prvProcessTimerOrBlockTask+0x7c>)
  40235a:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  40235c:	4629      	mov	r1, r5
  40235e:	4630      	mov	r0, r6
  402360:	4b0a      	ldr	r3, [pc, #40]	; (40238c <prvProcessTimerOrBlockTask+0x84>)
  402362:	4798      	blx	r3
  402364:	e7f6      	b.n	402354 <prvProcessTimerOrBlockTask+0x4c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402366:	2400      	movs	r4, #0
  402368:	e7e3      	b.n	402332 <prvProcessTimerOrBlockTask+0x2a>
			( void ) xTaskResumeAll();
  40236a:	4b06      	ldr	r3, [pc, #24]	; (402384 <prvProcessTimerOrBlockTask+0x7c>)
  40236c:	4798      	blx	r3
}
  40236e:	e7f1      	b.n	402354 <prvProcessTimerOrBlockTask+0x4c>
  402370:	00401899 	.word	0x00401899
  402374:	00402259 	.word	0x00402259
  402378:	20000644 	.word	0x20000644
  40237c:	20000674 	.word	0x20000674
  402380:	004013ed 	.word	0x004013ed
  402384:	004019d9 	.word	0x004019d9
  402388:	e000ed04 	.word	0xe000ed04
  40238c:	0040228d 	.word	0x0040228d

00402390 <prvProcessReceivedCommands>:
{
  402390:	b530      	push	{r4, r5, lr}
  402392:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402394:	e002      	b.n	40239c <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402396:	9b04      	ldr	r3, [sp, #16]
  402398:	2b00      	cmp	r3, #0
  40239a:	da0f      	bge.n	4023bc <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40239c:	2200      	movs	r2, #0
  40239e:	a904      	add	r1, sp, #16
  4023a0:	4b3c      	ldr	r3, [pc, #240]	; (402494 <prvProcessReceivedCommands+0x104>)
  4023a2:	6818      	ldr	r0, [r3, #0]
  4023a4:	4b3c      	ldr	r3, [pc, #240]	; (402498 <prvProcessReceivedCommands+0x108>)
  4023a6:	4798      	blx	r3
  4023a8:	2800      	cmp	r0, #0
  4023aa:	d070      	beq.n	40248e <prvProcessReceivedCommands+0xfe>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4023ac:	9b04      	ldr	r3, [sp, #16]
  4023ae:	2b00      	cmp	r3, #0
  4023b0:	daf1      	bge.n	402396 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  4023b2:	9907      	ldr	r1, [sp, #28]
  4023b4:	9806      	ldr	r0, [sp, #24]
  4023b6:	9b05      	ldr	r3, [sp, #20]
  4023b8:	4798      	blx	r3
  4023ba:	e7ec      	b.n	402396 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4023bc:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
  4023be:	6963      	ldr	r3, [r4, #20]
  4023c0:	b113      	cbz	r3, 4023c8 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4023c2:	1d20      	adds	r0, r4, #4
  4023c4:	4b35      	ldr	r3, [pc, #212]	; (40249c <prvProcessReceivedCommands+0x10c>)
  4023c6:	4798      	blx	r3
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4023c8:	a803      	add	r0, sp, #12
  4023ca:	4b35      	ldr	r3, [pc, #212]	; (4024a0 <prvProcessReceivedCommands+0x110>)
  4023cc:	4798      	blx	r3
  4023ce:	4605      	mov	r5, r0
			switch( xMessage.xMessageID )
  4023d0:	9b04      	ldr	r3, [sp, #16]
  4023d2:	2b09      	cmp	r3, #9
  4023d4:	d8e2      	bhi.n	40239c <prvProcessReceivedCommands+0xc>
  4023d6:	e8df f003 	tbb	[pc, r3]
  4023da:	0505      	.short	0x0505
  4023dc:	4c352e05 	.word	0x4c352e05
  4023e0:	352e0505 	.word	0x352e0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
  4023e4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  4023e8:	f043 0301 	orr.w	r3, r3, #1
  4023ec:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
  4023f0:	9905      	ldr	r1, [sp, #20]
  4023f2:	69a0      	ldr	r0, [r4, #24]
  4023f4:	460b      	mov	r3, r1
  4023f6:	462a      	mov	r2, r5
  4023f8:	4401      	add	r1, r0
  4023fa:	4620      	mov	r0, r4
  4023fc:	4d29      	ldr	r5, [pc, #164]	; (4024a4 <prvProcessReceivedCommands+0x114>)
  4023fe:	47a8      	blx	r5
  402400:	2800      	cmp	r0, #0
  402402:	d0cb      	beq.n	40239c <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402404:	6a23      	ldr	r3, [r4, #32]
  402406:	4620      	mov	r0, r4
  402408:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
  40240a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  40240e:	f013 0f04 	tst.w	r3, #4
  402412:	d0c3      	beq.n	40239c <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402414:	69a2      	ldr	r2, [r4, #24]
  402416:	2100      	movs	r1, #0
  402418:	9100      	str	r1, [sp, #0]
  40241a:	460b      	mov	r3, r1
  40241c:	9805      	ldr	r0, [sp, #20]
  40241e:	4402      	add	r2, r0
  402420:	4620      	mov	r0, r4
  402422:	4c21      	ldr	r4, [pc, #132]	; (4024a8 <prvProcessReceivedCommands+0x118>)
  402424:	47a0      	blx	r4
							configASSERT( xResult );
  402426:	2800      	cmp	r0, #0
  402428:	d1b8      	bne.n	40239c <prvProcessReceivedCommands+0xc>
  40242a:	f240 3113 	movw	r1, #787	; 0x313
  40242e:	481f      	ldr	r0, [pc, #124]	; (4024ac <prvProcessReceivedCommands+0x11c>)
  402430:	4b1f      	ldr	r3, [pc, #124]	; (4024b0 <prvProcessReceivedCommands+0x120>)
  402432:	4798      	blx	r3
  402434:	e7b2      	b.n	40239c <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
  402436:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  40243a:	f023 0301 	bic.w	r3, r3, #1
  40243e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
					break;
  402442:	e7ab      	b.n	40239c <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
  402444:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  402448:	f043 0301 	orr.w	r3, r3, #1
  40244c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  402450:	9b05      	ldr	r3, [sp, #20]
  402452:	61a3      	str	r3, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402454:	b13b      	cbz	r3, 402466 <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402456:	69a1      	ldr	r1, [r4, #24]
  402458:	462b      	mov	r3, r5
  40245a:	462a      	mov	r2, r5
  40245c:	4429      	add	r1, r5
  40245e:	4620      	mov	r0, r4
  402460:	4c10      	ldr	r4, [pc, #64]	; (4024a4 <prvProcessReceivedCommands+0x114>)
  402462:	47a0      	blx	r4
					break;
  402464:	e79a      	b.n	40239c <prvProcessReceivedCommands+0xc>
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402466:	f240 312b 	movw	r1, #811	; 0x32b
  40246a:	4810      	ldr	r0, [pc, #64]	; (4024ac <prvProcessReceivedCommands+0x11c>)
  40246c:	4b10      	ldr	r3, [pc, #64]	; (4024b0 <prvProcessReceivedCommands+0x120>)
  40246e:	4798      	blx	r3
  402470:	e7f1      	b.n	402456 <prvProcessReceivedCommands+0xc6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
  402472:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  402476:	f013 0f02 	tst.w	r3, #2
  40247a:	d004      	beq.n	402486 <prvProcessReceivedCommands+0xf6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
  40247c:	f023 0301 	bic.w	r3, r3, #1
  402480:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  402484:	e78a      	b.n	40239c <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
  402486:	4620      	mov	r0, r4
  402488:	4b0a      	ldr	r3, [pc, #40]	; (4024b4 <prvProcessReceivedCommands+0x124>)
  40248a:	4798      	blx	r3
  40248c:	e786      	b.n	40239c <prvProcessReceivedCommands+0xc>
}
  40248e:	b009      	add	sp, #36	; 0x24
  402490:	bd30      	pop	{r4, r5, pc}
  402492:	bf00      	nop
  402494:	20000674 	.word	0x20000674
  402498:	00401231 	.word	0x00401231
  40249c:	004005c5 	.word	0x004005c5
  4024a0:	00402259 	.word	0x00402259
  4024a4:	00402035 	.word	0x00402035
  4024a8:	00402151 	.word	0x00402151
  4024ac:	00403464 	.word	0x00403464
  4024b0:	00403035 	.word	0x00403035
  4024b4:	00400abd 	.word	0x00400abd

004024b8 <prvTimerTask>:
{
  4024b8:	b500      	push	{lr}
  4024ba:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  4024bc:	a801      	add	r0, sp, #4
  4024be:	4b04      	ldr	r3, [pc, #16]	; (4024d0 <prvTimerTask+0x18>)
  4024c0:	4798      	blx	r3
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  4024c2:	9901      	ldr	r1, [sp, #4]
  4024c4:	4b03      	ldr	r3, [pc, #12]	; (4024d4 <prvTimerTask+0x1c>)
  4024c6:	4798      	blx	r3
		prvProcessReceivedCommands();
  4024c8:	4b03      	ldr	r3, [pc, #12]	; (4024d8 <prvTimerTask+0x20>)
  4024ca:	4798      	blx	r3
  4024cc:	e7f6      	b.n	4024bc <prvTimerTask+0x4>
  4024ce:	bf00      	nop
  4024d0:	00402015 	.word	0x00402015
  4024d4:	00402309 	.word	0x00402309
  4024d8:	00402391 	.word	0x00402391

004024dc <intitializeLEDDriver>:
#include "ledDriver.h"
#include "myDefines.h"


void intitializeLEDDriver(void)
{
  4024dc:	b510      	push	{r4, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4024de:	2009      	movs	r0, #9
  4024e0:	4c0e      	ldr	r4, [pc, #56]	; (40251c <intitializeLEDDriver+0x40>)
  4024e2:	47a0      	blx	r4
  4024e4:	200a      	movs	r0, #10
  4024e6:	47a0      	blx	r4
  4024e8:	200b      	movs	r0, #11
  4024ea:	47a0      	blx	r4
  4024ec:	200c      	movs	r0, #12
  4024ee:	47a0      	blx	r4
  4024f0:	200d      	movs	r0, #13
  4024f2:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4024f4:	4b0a      	ldr	r3, [pc, #40]	; (402520 <intitializeLEDDriver+0x44>)
  4024f6:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  4024fa:	611c      	str	r4, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4024fc:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402500:	f44f 3000 	mov.w	r0, #131072	; 0x20000
  402504:	6118      	str	r0, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402506:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40250a:	4a06      	ldr	r2, [pc, #24]	; (402524 <intitializeLEDDriver+0x48>)
  40250c:	2102      	movs	r1, #2
  40250e:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402510:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402514:	635c      	str	r4, [r3, #52]	; 0x34
  402516:	6358      	str	r0, [r3, #52]	; 0x34
  402518:	6351      	str	r1, [r2, #52]	; 0x34
  40251a:	bd10      	pop	{r4, pc}
  40251c:	00402c01 	.word	0x00402c01
  402520:	400e1400 	.word	0x400e1400
  402524:	400e1600 	.word	0x400e1600

00402528 <readLED>:
	1 = EXT_LED1
	2 = EXT_LED2
	3 = EXT_LED3
	*/
	//if the led number is 1, then that will be for the external led #1
	if (uiLedNum == 1)
  402528:	2801      	cmp	r0, #1
  40252a:	d008      	beq.n	40253e <readLED+0x16>
	{
		return ioport_get_pin_level(EXT_LED1);
	}
	//else if the led number is 2, then that will be for the external led #2
	else if (uiLedNum == 2)
  40252c:	2802      	cmp	r0, #2
  40252e:	d00b      	beq.n	402548 <readLED+0x20>
	{
		return ioport_get_pin_level(EXT_LED2);
	}
	//else if the led number is 3, then that will be for the external led #3 
	else if (uiLedNum == 3)
  402530:	2803      	cmp	r0, #3
  402532:	d00e      	beq.n	402552 <readLED+0x2a>
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402534:	4b09      	ldr	r3, [pc, #36]	; (40255c <readLED+0x34>)
  402536:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  402538:	f3c0 5080 	ubfx	r0, r0, #22, #1
	else
	{
		return ioport_get_pin_level(LED_0_PIN);
	}
	
}
  40253c:	4770      	bx	lr
  40253e:	4b07      	ldr	r3, [pc, #28]	; (40255c <readLED+0x34>)
  402540:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  402542:	f3c0 7000 	ubfx	r0, r0, #28, #1
		return ioport_get_pin_level(EXT_LED1);
  402546:	4770      	bx	lr
  402548:	4b04      	ldr	r3, [pc, #16]	; (40255c <readLED+0x34>)
  40254a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  40254c:	f3c0 4040 	ubfx	r0, r0, #17, #1
		return ioport_get_pin_level(EXT_LED2);
  402550:	4770      	bx	lr
  402552:	4b03      	ldr	r3, [pc, #12]	; (402560 <readLED+0x38>)
  402554:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  402556:	f3c0 0040 	ubfx	r0, r0, #1, #1
		return ioport_get_pin_level(EXT_LED3);
  40255a:	4770      	bx	lr
  40255c:	400e1400 	.word	0x400e1400
  402560:	400e1600 	.word	0x400e1600

00402564 <setLED>:

uint8_t setLED(uint8_t uiLedNum, uint8_t uiLedValue)
{
  402564:	b508      	push	{r3, lr}
/*
Sets the LED to a specified value (ON/OFF)
*/
		//if the led number is 1, then set the pin level
		//to on for for the external led #1, and then return the readLED
		if (uiLedNum == 1)
  402566:	2801      	cmp	r0, #1
  402568:	d00c      	beq.n	402584 <setLED+0x20>
			ioport_set_pin_level(EXT_LED1, uiLedValue);
			return readLED(uiLedNum);			
		}
		//else if the led number is 2, then set the pin level
		//to on for for the external led #2, and then return the readLED
		else if (uiLedNum == 2)
  40256a:	2802      	cmp	r0, #2
  40256c:	d017      	beq.n	40259e <setLED+0x3a>
			ioport_set_pin_level(EXT_LED2, uiLedValue);
			return readLED(uiLedNum);			
		}
		//else if the led number is 3, then set the pin level
		//to on for for the external led #3, and then return the readLED
		else if (uiLedNum == 3)
  40256e:	2803      	cmp	r0, #3
  402570:	d022      	beq.n	4025b8 <setLED+0x54>
	if (level) {
  402572:	2900      	cmp	r1, #0
  402574:	d02b      	beq.n	4025ce <setLED+0x6a>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402576:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40257a:	4b17      	ldr	r3, [pc, #92]	; (4025d8 <setLED+0x74>)
  40257c:	631a      	str	r2, [r3, #48]	; 0x30
		}
		//else set the on board led to on, then return the readLED
		else
		{
			ioport_set_pin_level(LED_0_PIN, uiLedValue);
			return readLED(uiLedNum);
  40257e:	4b17      	ldr	r3, [pc, #92]	; (4025dc <setLED+0x78>)
  402580:	4798      	blx	r3
		}
}
  402582:	bd08      	pop	{r3, pc}
	if (level) {
  402584:	b131      	cbz	r1, 402594 <setLED+0x30>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40258a:	4b13      	ldr	r3, [pc, #76]	; (4025d8 <setLED+0x74>)
  40258c:	631a      	str	r2, [r3, #48]	; 0x30
			return readLED(uiLedNum);			
  40258e:	4b13      	ldr	r3, [pc, #76]	; (4025dc <setLED+0x78>)
  402590:	4798      	blx	r3
  402592:	bd08      	pop	{r3, pc}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402598:	4b0f      	ldr	r3, [pc, #60]	; (4025d8 <setLED+0x74>)
  40259a:	635a      	str	r2, [r3, #52]	; 0x34
  40259c:	e7f7      	b.n	40258e <setLED+0x2a>
	if (level) {
  40259e:	b131      	cbz	r1, 4025ae <setLED+0x4a>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4025a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4025a4:	4b0c      	ldr	r3, [pc, #48]	; (4025d8 <setLED+0x74>)
  4025a6:	631a      	str	r2, [r3, #48]	; 0x30
			return readLED(uiLedNum);			
  4025a8:	4b0c      	ldr	r3, [pc, #48]	; (4025dc <setLED+0x78>)
  4025aa:	4798      	blx	r3
  4025ac:	bd08      	pop	{r3, pc}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4025ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4025b2:	4b09      	ldr	r3, [pc, #36]	; (4025d8 <setLED+0x74>)
  4025b4:	635a      	str	r2, [r3, #52]	; 0x34
  4025b6:	e7f7      	b.n	4025a8 <setLED+0x44>
	if (level) {
  4025b8:	b129      	cbz	r1, 4025c6 <setLED+0x62>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4025ba:	2202      	movs	r2, #2
  4025bc:	4b08      	ldr	r3, [pc, #32]	; (4025e0 <setLED+0x7c>)
  4025be:	631a      	str	r2, [r3, #48]	; 0x30
			return readLED(uiLedNum);	
  4025c0:	4b06      	ldr	r3, [pc, #24]	; (4025dc <setLED+0x78>)
  4025c2:	4798      	blx	r3
  4025c4:	bd08      	pop	{r3, pc}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4025c6:	2202      	movs	r2, #2
  4025c8:	4b05      	ldr	r3, [pc, #20]	; (4025e0 <setLED+0x7c>)
  4025ca:	635a      	str	r2, [r3, #52]	; 0x34
  4025cc:	e7f8      	b.n	4025c0 <setLED+0x5c>
  4025ce:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4025d2:	4b01      	ldr	r3, [pc, #4]	; (4025d8 <setLED+0x74>)
  4025d4:	635a      	str	r2, [r3, #52]	; 0x34
  4025d6:	e7d2      	b.n	40257e <setLED+0x1a>
  4025d8:	400e1400 	.word	0x400e1400
  4025dc:	00402529 	.word	0x00402529
  4025e0:	400e1600 	.word	0x400e1600

004025e4 <toggleLED>:

uint8_t toggleLED(uint8_t uiLedNum)
{
  4025e4:	b510      	push	{r4, lr}
  4025e6:	4604      	mov	r4, r0
/*
Toggles the LED
If the led is on, then turn it off
If the led is off, then turn it on
*/
	if (readLED(uiLedNum) == 1)
  4025e8:	4b06      	ldr	r3, [pc, #24]	; (402604 <toggleLED+0x20>)
  4025ea:	4798      	blx	r3
  4025ec:	2801      	cmp	r0, #1
  4025ee:	d004      	beq.n	4025fa <toggleLED+0x16>
	{
		return setLED(uiLedNum, 0);
		
	}
	else
		return setLED(uiLedNum, 1);
  4025f0:	2101      	movs	r1, #1
  4025f2:	4620      	mov	r0, r4
  4025f4:	4b04      	ldr	r3, [pc, #16]	; (402608 <toggleLED+0x24>)
  4025f6:	4798      	blx	r3
	
	
}
  4025f8:	bd10      	pop	{r4, pc}
		return setLED(uiLedNum, 0);
  4025fa:	2100      	movs	r1, #0
  4025fc:	4620      	mov	r0, r4
  4025fe:	4b02      	ldr	r3, [pc, #8]	; (402608 <toggleLED+0x24>)
  402600:	4798      	blx	r3
  402602:	bd10      	pop	{r4, pc}
  402604:	00402529 	.word	0x00402529
  402608:	00402565 	.word	0x00402565

0040260c <button_handler>:

}

//This is the second part of lab 5 for a button handler for the isr
void button_handler(uint32_t id, uint32_t mask)
{
  40260c:	b500      	push	{lr}
  40260e:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  402610:	2300      	movs	r3, #0
  402612:	9301      	str	r3, [sp, #4]

	if((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask))
  402614:	2809      	cmp	r0, #9
  402616:	d015      	beq.n	402644 <button_handler+0x38>
	{
		// Set a global variable to signify which button (IE onboard in this case)
		currButton = SW0;
	}
	else if((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask))
  402618:	280c      	cmp	r0, #12
  40261a:	d019      	beq.n	402650 <button_handler+0x44>
	{
		// Set a global variable to signify external switch 1
		currButton = SW1;
	}
	else if((PIN_PUSHBUTTON_3_ID == id) && (PIN_PUSHBUTTON_3_MASK == mask))
  40261c:	280c      	cmp	r0, #12
  40261e:	d01e      	beq.n	40265e <button_handler+0x52>
	{
		// Set a global variable to signify external switch 2
		currButton = SW2;
	}
	// Then wake up the button Task to process.
	vTaskNotifyGiveFromISR(buttonHandle, &xHigherPriorityTaskWoken);
  402620:	a901      	add	r1, sp, #4
  402622:	4b12      	ldr	r3, [pc, #72]	; (40266c <button_handler+0x60>)
  402624:	6818      	ldr	r0, [r3, #0]
  402626:	4b12      	ldr	r3, [pc, #72]	; (402670 <button_handler+0x64>)
  402628:	4798      	blx	r3
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
  40262a:	9b01      	ldr	r3, [sp, #4]
  40262c:	b13b      	cbz	r3, 40263e <button_handler+0x32>
  40262e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402632:	4b10      	ldr	r3, [pc, #64]	; (402674 <button_handler+0x68>)
  402634:	601a      	str	r2, [r3, #0]
  402636:	f3bf 8f4f 	dsb	sy
  40263a:	f3bf 8f6f 	isb	sy
  40263e:	b003      	add	sp, #12
  402640:	f85d fb04 	ldr.w	pc, [sp], #4
	if((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask))
  402644:	2904      	cmp	r1, #4
  402646:	d1e7      	bne.n	402618 <button_handler+0xc>
		currButton = SW0;
  402648:	461a      	mov	r2, r3
  40264a:	4b0b      	ldr	r3, [pc, #44]	; (402678 <button_handler+0x6c>)
  40264c:	601a      	str	r2, [r3, #0]
  40264e:	e7e7      	b.n	402620 <button_handler+0x14>
	else if((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask))
  402650:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
  402654:	d1e2      	bne.n	40261c <button_handler+0x10>
		currButton = SW1;
  402656:	2201      	movs	r2, #1
  402658:	4b07      	ldr	r3, [pc, #28]	; (402678 <button_handler+0x6c>)
  40265a:	601a      	str	r2, [r3, #0]
  40265c:	e7e0      	b.n	402620 <button_handler+0x14>
	else if((PIN_PUSHBUTTON_3_ID == id) && (PIN_PUSHBUTTON_3_MASK == mask))
  40265e:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  402662:	d1dd      	bne.n	402620 <button_handler+0x14>
		currButton = SW2;
  402664:	2202      	movs	r2, #2
  402666:	4b04      	ldr	r3, [pc, #16]	; (402678 <button_handler+0x6c>)
  402668:	601a      	str	r2, [r3, #0]
  40266a:	e7d9      	b.n	402620 <button_handler+0x14>
  40266c:	20000684 	.word	0x20000684
  402670:	00401f41 	.word	0x00401f41
  402674:	e000ed04 	.word	0xe000ed04
  402678:	2000067c 	.word	0x2000067c

0040267c <initializeButtonDriver>:
{
  40267c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402680:	b083      	sub	sp, #12
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402682:	4c48      	ldr	r4, [pc, #288]	; (4027a4 <initializeButtonDriver+0x128>)
  402684:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
  402688:	6166      	str	r6, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40268a:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40268e:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  402692:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402694:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402698:	2301      	movs	r3, #1
  40269a:	4a43      	ldr	r2, [pc, #268]	; (4027a8 <initializeButtonDriver+0x12c>)
  40269c:	6153      	str	r3, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40269e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_PUER = mask;
  4026a2:	6666      	str	r6, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4026a4:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4026a8:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  4026aa:	6226      	str	r6, [r4, #32]
		base->PIO_IFSCER = mask;
  4026ac:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4026b0:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4026b2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
  4026b6:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4026b8:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4026ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
  4026be:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUER = mask;
  4026c0:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4026c2:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4026c6:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  4026c8:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  4026ca:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4026ce:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4026d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  4026d4:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4026d6:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4026d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  4026dc:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4026de:	f8c4 60c0 	str.w	r6, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4026e2:	f8c4 60d4 	str.w	r6, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4026e6:	f8c4 60b0 	str.w	r6, [r4, #176]	; 0xb0
		base->PIO_ESR = mask;
  4026ea:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4026ee:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
	base->PIO_AIMER = mask;
  4026f2:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
	pio_configure(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_TYPE, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  4026f6:	2379      	movs	r3, #121	; 0x79
  4026f8:	2204      	movs	r2, #4
  4026fa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4026fe:	482a      	ldr	r0, [pc, #168]	; (4027a8 <initializeButtonDriver+0x12c>)
  402700:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 4027b4 <initializeButtonDriver+0x138>
  402704:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  402706:	220a      	movs	r2, #10
  402708:	2104      	movs	r1, #4
  40270a:	4827      	ldr	r0, [pc, #156]	; (4027a8 <initializeButtonDriver+0x12c>)
  40270c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 4027b8 <initializeButtonDriver+0x13c>
  402710:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, button_handler);
  402712:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 4027bc <initializeButtonDriver+0x140>
  402716:	f8cd 9000 	str.w	r9, [sp]
  40271a:	2379      	movs	r3, #121	; 0x79
  40271c:	2204      	movs	r2, #4
  40271e:	2109      	movs	r1, #9
  402720:	4821      	ldr	r0, [pc, #132]	; (4027a8 <initializeButtonDriver+0x12c>)
  402722:	4f22      	ldr	r7, [pc, #136]	; (4027ac <initializeButtonDriver+0x130>)
  402724:	47b8      	blx	r7
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_IRQn, 5);
  402726:	2205      	movs	r2, #5
  402728:	2109      	movs	r1, #9
  40272a:	481f      	ldr	r0, [pc, #124]	; (4027a8 <initializeButtonDriver+0x12c>)
  40272c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4027c0 <initializeButtonDriver+0x144>
  402730:	47c0      	blx	r8
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  402732:	2104      	movs	r1, #4
  402734:	481c      	ldr	r0, [pc, #112]	; (4027a8 <initializeButtonDriver+0x12c>)
  402736:	4b1e      	ldr	r3, [pc, #120]	; (4027b0 <initializeButtonDriver+0x134>)
  402738:	4798      	blx	r3
	pio_configure(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_TYPE, PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR);
  40273a:	2379      	movs	r3, #121	; 0x79
  40273c:	4632      	mov	r2, r6
  40273e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402742:	4620      	mov	r0, r4
  402744:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  402746:	220a      	movs	r2, #10
  402748:	4631      	mov	r1, r6
  40274a:	4620      	mov	r0, r4
  40274c:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID, PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, button_handler);
  40274e:	f8cd 9000 	str.w	r9, [sp]
  402752:	2379      	movs	r3, #121	; 0x79
  402754:	4632      	mov	r2, r6
  402756:	210c      	movs	r1, #12
  402758:	4620      	mov	r0, r4
  40275a:	47b8      	blx	r7
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_IRQn, 5);
  40275c:	2205      	movs	r2, #5
  40275e:	210c      	movs	r1, #12
  402760:	4620      	mov	r0, r4
  402762:	47c0      	blx	r8
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  402764:	4631      	mov	r1, r6
  402766:	4620      	mov	r0, r4
  402768:	4b11      	ldr	r3, [pc, #68]	; (4027b0 <initializeButtonDriver+0x134>)
  40276a:	4798      	blx	r3
	pio_configure(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_TYPE, PIN_PUSHBUTTON_3_MASK, PIN_PUSHBUTTON_3_ATTR);
  40276c:	2379      	movs	r3, #121	; 0x79
  40276e:	462a      	mov	r2, r5
  402770:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402774:	4620      	mov	r0, r4
  402776:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK, 10);
  402778:	220a      	movs	r2, #10
  40277a:	4629      	mov	r1, r5
  40277c:	4620      	mov	r0, r4
  40277e:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_ID, PIN_PUSHBUTTON_3_MASK, PIN_PUSHBUTTON_3_ATTR, button_handler);
  402780:	f8cd 9000 	str.w	r9, [sp]
  402784:	2379      	movs	r3, #121	; 0x79
  402786:	462a      	mov	r2, r5
  402788:	210c      	movs	r1, #12
  40278a:	4620      	mov	r0, r4
  40278c:	47b8      	blx	r7
	pio_handler_set_priority(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_IRQn, 5);
  40278e:	2205      	movs	r2, #5
  402790:	210c      	movs	r1, #12
  402792:	4620      	mov	r0, r4
  402794:	47c0      	blx	r8
	pio_enable_interrupt(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK);
  402796:	4629      	mov	r1, r5
  402798:	4620      	mov	r0, r4
  40279a:	4b05      	ldr	r3, [pc, #20]	; (4027b0 <initializeButtonDriver+0x134>)
  40279c:	4798      	blx	r3
}
  40279e:	b003      	add	sp, #12
  4027a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027a4:	400e1400 	.word	0x400e1400
  4027a8:	400e0e00 	.word	0x400e0e00
  4027ac:	004003e5 	.word	0x004003e5
  4027b0:	0040024b 	.word	0x0040024b
  4027b4:	004002d5 	.word	0x004002d5
  4027b8:	0040016f 	.word	0x0040016f
  4027bc:	0040260d 	.word	0x0040260d
  4027c0:	004004b1 	.word	0x004004b1

004027c4 <readButton>:
	if (uiButtonNum == 1)
  4027c4:	2801      	cmp	r0, #1
  4027c6:	d006      	beq.n	4027d6 <readButton+0x12>
	else if (uiButtonNum == 2)
  4027c8:	2802      	cmp	r0, #2
  4027ca:	d009      	beq.n	4027e0 <readButton+0x1c>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4027cc:	4b07      	ldr	r3, [pc, #28]	; (4027ec <readButton+0x28>)
  4027ce:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  4027d0:	f3c0 0080 	ubfx	r0, r0, #2, #1
}
  4027d4:	4770      	bx	lr
  4027d6:	4b06      	ldr	r3, [pc, #24]	; (4027f0 <readButton+0x2c>)
  4027d8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  4027da:	f3c0 6080 	ubfx	r0, r0, #26, #1
		return ioport_get_pin_level(EXT_SW1);
  4027de:	4770      	bx	lr
  4027e0:	4b03      	ldr	r3, [pc, #12]	; (4027f0 <readButton+0x2c>)
  4027e2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  4027e4:	f3c0 7080 	ubfx	r0, r0, #30, #1
		return ioport_get_pin_level(EXT_SW2);
  4027e8:	4770      	bx	lr
  4027ea:	bf00      	nop
  4027ec:	400e0e00 	.word	0x400e0e00
  4027f0:	400e1400 	.word	0x400e1400

004027f4 <buttonTask>:
uint8_t currLED = 0;
extern int currButton;

//this is the button task for sw0, ext_sw1, and ext_sw2
void buttonTask(void * pvParamaters)
{
  4027f4:	b538      	push	{r3, r4, r5, lr}
  4027f6:	4605      	mov	r5, r0
  4027f8:	e006      	b.n	402808 <buttonTask+0x14>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
		
		//SW1
		if (readButton(SW1) == 1)
		{
			xQueueSendToBack(myTXQ, uartEXT_SW1, 0);
  4027fa:	2300      	movs	r3, #0
  4027fc:	461a      	mov	r2, r3
  4027fe:	4914      	ldr	r1, [pc, #80]	; (402850 <buttonTask+0x5c>)
  402800:	6809      	ldr	r1, [r1, #0]
  402802:	4628      	mov	r0, r5
  402804:	4c13      	ldr	r4, [pc, #76]	; (402854 <buttonTask+0x60>)
  402806:	47a0      	blx	r4
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
  402808:	f04f 31ff 	mov.w	r1, #4294967295
  40280c:	2001      	movs	r0, #1
  40280e:	4b12      	ldr	r3, [pc, #72]	; (402858 <buttonTask+0x64>)
  402810:	4798      	blx	r3
		if (readButton(SW1) == 1)
  402812:	2001      	movs	r0, #1
  402814:	4b11      	ldr	r3, [pc, #68]	; (40285c <buttonTask+0x68>)
  402816:	4798      	blx	r3
  402818:	2801      	cmp	r0, #1
  40281a:	d0ee      	beq.n	4027fa <buttonTask+0x6>
		}
		//SW2
		else if (readButton(SW2) == 1)
  40281c:	2002      	movs	r0, #2
  40281e:	4b0f      	ldr	r3, [pc, #60]	; (40285c <buttonTask+0x68>)
  402820:	4798      	blx	r3
  402822:	2801      	cmp	r0, #1
  402824:	d00c      	beq.n	402840 <buttonTask+0x4c>
		{
			xQueueSendToBack(myTXQ, uartEXT_SW2, 0);
		}
		//SW0
		else if (readButton(SW0) == 1)
  402826:	2000      	movs	r0, #0
  402828:	4b0c      	ldr	r3, [pc, #48]	; (40285c <buttonTask+0x68>)
  40282a:	4798      	blx	r3
  40282c:	2801      	cmp	r0, #1
  40282e:	d1eb      	bne.n	402808 <buttonTask+0x14>
		{			
			xQueueSendToBack(myTXQ, uartSW0, 0);
  402830:	2300      	movs	r3, #0
  402832:	461a      	mov	r2, r3
  402834:	490a      	ldr	r1, [pc, #40]	; (402860 <buttonTask+0x6c>)
  402836:	6809      	ldr	r1, [r1, #0]
  402838:	4628      	mov	r0, r5
  40283a:	4c06      	ldr	r4, [pc, #24]	; (402854 <buttonTask+0x60>)
  40283c:	47a0      	blx	r4
  40283e:	e7e3      	b.n	402808 <buttonTask+0x14>
			xQueueSendToBack(myTXQ, uartEXT_SW2, 0);
  402840:	2300      	movs	r3, #0
  402842:	461a      	mov	r2, r3
  402844:	4907      	ldr	r1, [pc, #28]	; (402864 <buttonTask+0x70>)
  402846:	6809      	ldr	r1, [r1, #0]
  402848:	4628      	mov	r0, r5
  40284a:	4c02      	ldr	r4, [pc, #8]	; (402854 <buttonTask+0x60>)
  40284c:	47a0      	blx	r4
  40284e:	e7db      	b.n	402808 <buttonTask+0x14>
  402850:	20000010 	.word	0x20000010
  402854:	00400f39 	.word	0x00400f39
  402858:	00401ebd 	.word	0x00401ebd
  40285c:	004027c5 	.word	0x004027c5
  402860:	20000018 	.word	0x20000018
  402864:	20000014 	.word	0x20000014

00402868 <taskHeartBeat>:
	
}

//this is the heartbeat task to have led 0 blink		
void taskHeartBeat (void * pvParamaters)		
{
  402868:	b508      	push	{r3, lr}
This will give you a visual clue that the FreeRTOS system is still running.
*/	
	//this is the heartbeat for LED 0 to happen once every second
	while (true)
	{
		toggleLED(LED0);
  40286a:	2000      	movs	r0, #0
  40286c:	4b03      	ldr	r3, [pc, #12]	; (40287c <taskHeartBeat+0x14>)
  40286e:	4798      	blx	r3
		vTaskDelay(xDelay2);
  402870:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402874:	4b02      	ldr	r3, [pc, #8]	; (402880 <taskHeartBeat+0x18>)
  402876:	4798      	blx	r3
  402878:	e7f7      	b.n	40286a <taskHeartBeat+0x2>
  40287a:	bf00      	nop
  40287c:	004025e5 	.word	0x004025e5
  402880:	00401af1 	.word	0x00401af1

00402884 <taskLED>:
	}		
}


void taskLED(void * pvParameters)
{
  402884:	b538      	push	{r3, r4, r5, lr}
  402886:	4605      	mov	r5, r0
	//then this will toggle said current led
	QueueHandle_t LEDParam = (QueueHandle_t) pvParameters;

	while(true)
	{
		xQueueReceive(LEDParam, &(currLED), portMAX_DELAY);
  402888:	4c05      	ldr	r4, [pc, #20]	; (4028a0 <taskLED+0x1c>)
  40288a:	f04f 32ff 	mov.w	r2, #4294967295
  40288e:	4621      	mov	r1, r4
  402890:	4628      	mov	r0, r5
  402892:	4b04      	ldr	r3, [pc, #16]	; (4028a4 <taskLED+0x20>)
  402894:	4798      	blx	r3
		toggleLED(currLED);
  402896:	7820      	ldrb	r0, [r4, #0]
  402898:	4b03      	ldr	r3, [pc, #12]	; (4028a8 <taskLED+0x24>)
  40289a:	4798      	blx	r3
  40289c:	e7f4      	b.n	402888 <taskLED+0x4>
  40289e:	bf00      	nop
  4028a0:	20000680 	.word	0x20000680
  4028a4:	00401231 	.word	0x00401231
  4028a8:	004025e5 	.word	0x004025e5

004028ac <taskTX>:
	}
}

void taskTX(void *pvParameters)
{
  4028ac:	b510      	push	{r4, lr}
  4028ae:	b08e      	sub	sp, #56	; 0x38
  4028b0:	4604      	mov	r4, r0
	
	while (true)
	{
		//will first wait until the rx queue is sent into tx for processing
		//receive the rx message for echo, and place it into a buffer
		xQueueReceive(theTXQ, &bufferString, portMAX_DELAY);
  4028b2:	f04f 32ff 	mov.w	r2, #4294967295
  4028b6:	a901      	add	r1, sp, #4
  4028b8:	4620      	mov	r0, r4
  4028ba:	4b04      	ldr	r3, [pc, #16]	; (4028cc <taskTX+0x20>)
  4028bc:	4798      	blx	r3
		UARTPutStr(EDBG_UART, bufferString, sizeof(bufferString));
  4028be:	2232      	movs	r2, #50	; 0x32
  4028c0:	a901      	add	r1, sp, #4
  4028c2:	4803      	ldr	r0, [pc, #12]	; (4028d0 <taskTX+0x24>)
  4028c4:	4b03      	ldr	r3, [pc, #12]	; (4028d4 <taskTX+0x28>)
  4028c6:	4798      	blx	r3
  4028c8:	e7f3      	b.n	4028b2 <taskTX+0x6>
  4028ca:	bf00      	nop
  4028cc:	00401231 	.word	0x00401231
  4028d0:	400e0600 	.word	0x400e0600
  4028d4:	004029d9 	.word	0x004029d9

004028d8 <taskRX>:
	}
	
}

void taskRX(void *pvParameters)
{
  4028d8:	b570      	push	{r4, r5, r6, lr}
  4028da:	b08e      	sub	sp, #56	; 0x38
	struct rxStruct * controlParams = (struct rxStruct *) pvParameters;
	QueueHandle_t myRXQ = controlParams->theRXQ;
  4028dc:	6846      	ldr	r6, [r0, #4]
	QueueHandle_t myTXQ = controlParams->theTXQ;
  4028de:	6805      	ldr	r5, [r0, #0]
		
	char rxBuffer = 0;
  4028e0:	2100      	movs	r1, #0
  4028e2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
	char stringBuffer[50] = "X";
  4028e6:	2358      	movs	r3, #88	; 0x58
  4028e8:	9301      	str	r3, [sp, #4]
  4028ea:	222e      	movs	r2, #46	; 0x2e
  4028ec:	a802      	add	r0, sp, #8
  4028ee:	4b18      	ldr	r3, [pc, #96]	; (402950 <taskRX+0x78>)
  4028f0:	4798      	blx	r3
  4028f2:	e002      	b.n	4028fa <taskRX+0x22>
			xQueueSendToBack(myTXQ, &stringBuffer, 0);
			
			//if the char is 1, then toggle led1 and send echo to tx task
			if (stringBuffer[n] == '1')
			{
				toggleLED(LED1);	
  4028f4:	2001      	movs	r0, #1
  4028f6:	4b17      	ldr	r3, [pc, #92]	; (402954 <taskRX+0x7c>)
  4028f8:	4798      	blx	r3
		xQueueReceive(myRXQ, &rxBuffer, portMAX_DELAY);
  4028fa:	f04f 32ff 	mov.w	r2, #4294967295
  4028fe:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  402902:	4630      	mov	r0, r6
  402904:	4b14      	ldr	r3, [pc, #80]	; (402958 <taskRX+0x80>)
  402906:	4798      	blx	r3
		stringBuffer[0] = rxBuffer;
  402908:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40290c:	a90e      	add	r1, sp, #56	; 0x38
  40290e:	f801 3d34 	strb.w	r3, [r1, #-52]!
			xQueueSendToBack(myTXQ, &stringBuffer, 0);
  402912:	2300      	movs	r3, #0
  402914:	461a      	mov	r2, r3
  402916:	4628      	mov	r0, r5
  402918:	4c10      	ldr	r4, [pc, #64]	; (40295c <taskRX+0x84>)
  40291a:	47a0      	blx	r4
			if (stringBuffer[n] == '1')
  40291c:	f89d 3004 	ldrb.w	r3, [sp, #4]
  402920:	2b31      	cmp	r3, #49	; 0x31
  402922:	d0e7      	beq.n	4028f4 <taskRX+0x1c>
			}
			//else if the char is 2, then toggle led2 and send echo to tx task
			else if (stringBuffer[n] == '2')
  402924:	2b32      	cmp	r3, #50	; 0x32
  402926:	d00b      	beq.n	402940 <taskRX+0x68>
			{
				toggleLED(LED2);	
			}
			//else if the char is 3, then toggle led3 and send echo to tx task
			else if (stringBuffer[n] == '3')
  402928:	2b33      	cmp	r3, #51	; 0x33
  40292a:	d00d      	beq.n	402948 <taskRX+0x70>
			{
				toggleLED(LED3);
			}
			//else if the char is u, then display "Chad" and send echo of char to tx task
			else if (stringBuffer[n] == 'u')
  40292c:	2b75      	cmp	r3, #117	; 0x75
  40292e:	d1e4      	bne.n	4028fa <taskRX+0x22>
			{
				xQueueSendToBack(myTXQ, myName, 0);
  402930:	2300      	movs	r3, #0
  402932:	461a      	mov	r2, r3
  402934:	490a      	ldr	r1, [pc, #40]	; (402960 <taskRX+0x88>)
  402936:	6809      	ldr	r1, [r1, #0]
  402938:	4628      	mov	r0, r5
  40293a:	4c08      	ldr	r4, [pc, #32]	; (40295c <taskRX+0x84>)
  40293c:	47a0      	blx	r4
  40293e:	e7dc      	b.n	4028fa <taskRX+0x22>
				toggleLED(LED2);	
  402940:	2002      	movs	r0, #2
  402942:	4b04      	ldr	r3, [pc, #16]	; (402954 <taskRX+0x7c>)
  402944:	4798      	blx	r3
  402946:	e7d8      	b.n	4028fa <taskRX+0x22>
				toggleLED(LED3);
  402948:	2003      	movs	r0, #3
  40294a:	4b02      	ldr	r3, [pc, #8]	; (402954 <taskRX+0x7c>)
  40294c:	4798      	blx	r3
  40294e:	e7d4      	b.n	4028fa <taskRX+0x22>
  402950:	0040320d 	.word	0x0040320d
  402954:	004025e5 	.word	0x004025e5
  402958:	00401231 	.word	0x00401231
  40295c:	00400f39 	.word	0x00400f39
  402960:	2000000c 	.word	0x2000000c

00402964 <initUART>:
*/
extern QueueHandle_t theRXQ;


uint8_t initUART(Uart * p_Uart)
{
  402964:	b510      	push	{r4, lr}
  402966:	4604      	mov	r4, r0
		base->PIO_PUDR = mask;
  402968:	4b15      	ldr	r3, [pc, #84]	; (4029c0 <initUART+0x5c>)
  40296a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40296e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  402970:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402974:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  402976:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  402978:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40297c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40297e:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  402982:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402984:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402986:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  40298a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40298c:	605a      	str	r2, [r3, #4]
  40298e:	2007      	movs	r0, #7
  402990:	4b0c      	ldr	r3, [pc, #48]	; (4029c4 <initUART+0x60>)
  402992:	4798      	blx	r3
	ioport_disable_port(IOPORT_PIOA, PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
	sysclk_enable_peripheral_clock(ID_UART0);

	// Configure UART Control Registers
	// Reset and Disable RX and TX
	p_Uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
  402994:	23ac      	movs	r3, #172	; 0xac
  402996:	6023      	str	r3, [r4, #0]
	}
	
	if(retVal != 1)
	{
		// Set The Actual BAUD to Control Register
		p_Uart->UART_BRGR = cd;
  402998:	2334      	movs	r3, #52	; 0x34
  40299a:	6223      	str	r3, [r4, #32]

		// Configure Mode
		p_Uart->UART_MR = UART_SERIAL_PARITY;
  40299c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4029a0:	6063      	str	r3, [r4, #4]
		
		// Disable PDC Channel
		p_Uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4029a2:	f240 2302 	movw	r3, #514	; 0x202
  4029a6:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
		
		// Enable RX and TX
		p_Uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4029aa:	2250      	movs	r2, #80	; 0x50
  4029ac:	6022      	str	r2, [r4, #0]
	}
	
	// Enable RX Interrupt
	p_Uart->UART_IER = UART_IER_RXRDY;
  4029ae:	2301      	movs	r3, #1
  4029b0:	60a3      	str	r3, [r4, #8]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4029b2:	4b05      	ldr	r3, [pc, #20]	; (4029c8 <initUART+0x64>)
  4029b4:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4029b8:	2280      	movs	r2, #128	; 0x80
  4029ba:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(UART0_IRQn, 5);
	NVIC_EnableIRQ(UART0_IRQn);
	
	return retVal;
}
  4029bc:	2000      	movs	r0, #0
  4029be:	bd10      	pop	{r4, pc}
  4029c0:	400e0e00 	.word	0x400e0e00
  4029c4:	00402c01 	.word	0x00402c01
  4029c8:	e000e100 	.word	0xe000e100

004029cc <UARTPutC>:

void UARTPutC(Uart * p_Uart, char data)
{
	// Wait for Transmitter to be Ready
	while((p_Uart->UART_SR & UART_SR_TXRDY) == 0);
  4029cc:	6943      	ldr	r3, [r0, #20]
  4029ce:	f013 0f02 	tst.w	r3, #2
  4029d2:	d0fb      	beq.n	4029cc <UARTPutC>
	p_Uart->UART_THR = data;
  4029d4:	61c1      	str	r1, [r0, #28]
  4029d6:	4770      	bx	lr

004029d8 <UARTPutStr>:

}

void UARTPutStr(Uart * p_Uart, const char * data, uint8_t len)
{
  4029d8:	b538      	push	{r3, r4, r5, lr}
  4029da:	4605      	mov	r5, r0
  4029dc:	460c      	mov	r4, r1
	//call the vUARTPutC();
	while (*data != '\0')
  4029de:	e003      	b.n	4029e8 <UARTPutStr+0x10>
	{
		UARTPutC(p_Uart, *data);
  4029e0:	4628      	mov	r0, r5
  4029e2:	4b03      	ldr	r3, [pc, #12]	; (4029f0 <UARTPutStr+0x18>)
  4029e4:	4798      	blx	r3
		data++;
  4029e6:	3401      	adds	r4, #1
	while (*data != '\0')
  4029e8:	7821      	ldrb	r1, [r4, #0]
  4029ea:	2900      	cmp	r1, #0
  4029ec:	d1f8      	bne.n	4029e0 <UARTPutStr+0x8>
	}
	
}
  4029ee:	bd38      	pop	{r3, r4, r5, pc}
  4029f0:	004029cd 	.word	0x004029cd

004029f4 <UART0_Handler>:

void UART0_Handler()
{
  4029f4:	b510      	push	{r4, lr}
  4029f6:	b082      	sub	sp, #8
	char data = '\0';
  4029f8:	2300      	movs	r3, #0
  4029fa:	f88d 3007 	strb.w	r3, [sp, #7]
	uint32_t uiStatus = EDBG_UART->UART_SR;
  4029fe:	4b0f      	ldr	r3, [pc, #60]	; (402a3c <UART0_Handler+0x48>)
  402a00:	695b      	ldr	r3, [r3, #20]
	BaseType_t xHigherPriorityTaskWoken;


	if(uiStatus & UART_SR_RXRDY)
  402a02:	f013 0f01 	tst.w	r3, #1
  402a06:	d101      	bne.n	402a0c <UART0_Handler+0x18>
		// Send Queue message to task
		xQueueSendToBackFromISR(theRXQ, &data, &xHigherPriorityTaskWoken);
		
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
	}
  402a08:	b002      	add	sp, #8
  402a0a:	bd10      	pop	{r4, pc}
		data = (char) EDBG_UART->UART_RHR;
  402a0c:	4b0b      	ldr	r3, [pc, #44]	; (402a3c <UART0_Handler+0x48>)
  402a0e:	699b      	ldr	r3, [r3, #24]
  402a10:	f88d 3007 	strb.w	r3, [sp, #7]
		xQueueSendToBackFromISR(theRXQ, &data, &xHigherPriorityTaskWoken);
  402a14:	2300      	movs	r3, #0
  402a16:	466a      	mov	r2, sp
  402a18:	f10d 0107 	add.w	r1, sp, #7
  402a1c:	4808      	ldr	r0, [pc, #32]	; (402a40 <UART0_Handler+0x4c>)
  402a1e:	6800      	ldr	r0, [r0, #0]
  402a20:	4c08      	ldr	r4, [pc, #32]	; (402a44 <UART0_Handler+0x50>)
  402a22:	47a0      	blx	r4
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
  402a24:	9b00      	ldr	r3, [sp, #0]
  402a26:	2b00      	cmp	r3, #0
  402a28:	d0ee      	beq.n	402a08 <UART0_Handler+0x14>
  402a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402a2e:	4b06      	ldr	r3, [pc, #24]	; (402a48 <UART0_Handler+0x54>)
  402a30:	601a      	str	r2, [r3, #0]
  402a32:	f3bf 8f4f 	dsb	sy
  402a36:	f3bf 8f6f 	isb	sy
  402a3a:	e7e5      	b.n	402a08 <UART0_Handler+0x14>
  402a3c:	400e0600 	.word	0x400e0600
  402a40:	200006e0 	.word	0x200006e0
  402a44:	00401125 	.word	0x00401125
  402a48:	e000ed04 	.word	0xe000ed04

00402a4c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402a4c:	b508      	push	{r3, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402a4e:	480e      	ldr	r0, [pc, #56]	; (402a88 <sysclk_init+0x3c>)
  402a50:	4b0e      	ldr	r3, [pc, #56]	; (402a8c <sysclk_init+0x40>)
  402a52:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402a54:	213e      	movs	r1, #62	; 0x3e
  402a56:	2000      	movs	r0, #0
  402a58:	4b0d      	ldr	r3, [pc, #52]	; (402a90 <sysclk_init+0x44>)
  402a5a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402a5c:	4b0d      	ldr	r3, [pc, #52]	; (402a94 <sysclk_init+0x48>)
  402a5e:	4798      	blx	r3
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402a60:	2800      	cmp	r0, #0
  402a62:	d0fb      	beq.n	402a5c <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  402a64:	4b0c      	ldr	r3, [pc, #48]	; (402a98 <sysclk_init+0x4c>)
  402a66:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  402a68:	4a0c      	ldr	r2, [pc, #48]	; (402a9c <sysclk_init+0x50>)
  402a6a:	4b0d      	ldr	r3, [pc, #52]	; (402aa0 <sysclk_init+0x54>)
  402a6c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  402a6e:	4b0d      	ldr	r3, [pc, #52]	; (402aa4 <sysclk_init+0x58>)
  402a70:	4798      	blx	r3
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402a72:	2800      	cmp	r0, #0
  402a74:	d0fb      	beq.n	402a6e <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402a76:	2010      	movs	r0, #16
  402a78:	4b0b      	ldr	r3, [pc, #44]	; (402aa8 <sysclk_init+0x5c>)
  402a7a:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402a7c:	4b0b      	ldr	r3, [pc, #44]	; (402aac <sysclk_init+0x60>)
  402a7e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402a80:	480b      	ldr	r0, [pc, #44]	; (402ab0 <sysclk_init+0x64>)
  402a82:	4b02      	ldr	r3, [pc, #8]	; (402a8c <sysclk_init+0x40>)
  402a84:	4798      	blx	r3
  402a86:	bd08      	pop	{r3, pc}
  402a88:	07270e00 	.word	0x07270e00
  402a8c:	00402e15 	.word	0x00402e15
  402a90:	00402b7d 	.word	0x00402b7d
  402a94:	00402bd1 	.word	0x00402bd1
  402a98:	00402be1 	.word	0x00402be1
  402a9c:	200f3f01 	.word	0x200f3f01
  402aa0:	400e0400 	.word	0x400e0400
  402aa4:	00402bf1 	.word	0x00402bf1
  402aa8:	00402b29 	.word	0x00402b29
  402aac:	00402d05 	.word	0x00402d05
  402ab0:	05b8d800 	.word	0x05b8d800

00402ab4 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  402ab4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402ab6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402aba:	4b18      	ldr	r3, [pc, #96]	; (402b1c <board_init+0x68>)
  402abc:	605a      	str	r2, [r3, #4]
  402abe:	2009      	movs	r0, #9
  402ac0:	4c17      	ldr	r4, [pc, #92]	; (402b20 <board_init+0x6c>)
  402ac2:	47a0      	blx	r4
  402ac4:	200a      	movs	r0, #10
  402ac6:	47a0      	blx	r4
  402ac8:	200b      	movs	r0, #11
  402aca:	47a0      	blx	r4
  402acc:	200c      	movs	r0, #12
  402ace:	47a0      	blx	r4
  402ad0:	200d      	movs	r0, #13
  402ad2:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402ad4:	4b13      	ldr	r3, [pc, #76]	; (402b24 <board_init+0x70>)
  402ad6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402ada:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402adc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402ae0:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402ae2:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  402ae6:	2204      	movs	r2, #4
  402ae8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402aea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  402aee:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  402af0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402af4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  402af6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  402af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  402afc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402afe:	f021 0104 	bic.w	r1, r1, #4
  402b02:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402b04:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402b06:	f021 0104 	bic.w	r1, r1, #4
  402b0a:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  402b0c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  402b10:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	base->PIO_AIMER = mask;
  402b14:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  402b18:	bd10      	pop	{r4, pc}
  402b1a:	bf00      	nop
  402b1c:	400e1850 	.word	0x400e1850
  402b20:	00402c01 	.word	0x00402c01
  402b24:	400e1400 	.word	0x400e1400

00402b28 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402b28:	4a13      	ldr	r2, [pc, #76]	; (402b78 <pmc_switch_mck_to_pllack+0x50>)
  402b2a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402b30:	4318      	orrs	r0, r3
  402b32:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402b34:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402b38:	4a0f      	ldr	r2, [pc, #60]	; (402b78 <pmc_switch_mck_to_pllack+0x50>)
  402b3a:	6e92      	ldr	r2, [r2, #104]	; 0x68
  402b3c:	f012 0f08 	tst.w	r2, #8
  402b40:	d102      	bne.n	402b48 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402b42:	b1a3      	cbz	r3, 402b6e <pmc_switch_mck_to_pllack+0x46>
			--ul_timeout) {
  402b44:	3b01      	subs	r3, #1
  402b46:	e7f7      	b.n	402b38 <pmc_switch_mck_to_pllack+0x10>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402b48:	4a0b      	ldr	r2, [pc, #44]	; (402b78 <pmc_switch_mck_to_pllack+0x50>)
  402b4a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402b4c:	f023 0303 	bic.w	r3, r3, #3
  402b50:	f043 0302 	orr.w	r3, r3, #2
  402b54:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402b56:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402b5a:	4a07      	ldr	r2, [pc, #28]	; (402b78 <pmc_switch_mck_to_pllack+0x50>)
  402b5c:	6e92      	ldr	r2, [r2, #104]	; 0x68
  402b5e:	f012 0f08 	tst.w	r2, #8
  402b62:	d102      	bne.n	402b6a <pmc_switch_mck_to_pllack+0x42>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402b64:	b12b      	cbz	r3, 402b72 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
  402b66:	3b01      	subs	r3, #1
  402b68:	e7f7      	b.n	402b5a <pmc_switch_mck_to_pllack+0x32>
			return 1;
		}
	}

	return 0;
  402b6a:	2000      	movs	r0, #0
  402b6c:	4770      	bx	lr
			return 1;
  402b6e:	2001      	movs	r0, #1
  402b70:	4770      	bx	lr
			return 1;
  402b72:	2001      	movs	r0, #1
}
  402b74:	4770      	bx	lr
  402b76:	bf00      	nop
  402b78:	400e0400 	.word	0x400e0400

00402b7c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402b7c:	b9d0      	cbnz	r0, 402bb4 <pmc_switch_mainck_to_xtal+0x38>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402b7e:	4a11      	ldr	r2, [pc, #68]	; (402bc4 <pmc_switch_mainck_to_xtal+0x48>)
  402b80:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402b82:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402b86:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402b8a:	0209      	lsls	r1, r1, #8
  402b8c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402b8e:	430b      	orrs	r3, r1
  402b90:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402b94:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402b98:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402b9a:	4b0a      	ldr	r3, [pc, #40]	; (402bc4 <pmc_switch_mainck_to_xtal+0x48>)
  402b9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b9e:	f013 0f01 	tst.w	r3, #1
  402ba2:	d0fa      	beq.n	402b9a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402ba4:	4a07      	ldr	r2, [pc, #28]	; (402bc4 <pmc_switch_mainck_to_xtal+0x48>)
  402ba6:	6a13      	ldr	r3, [r2, #32]
  402ba8:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  402bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402bb0:	6213      	str	r3, [r2, #32]
  402bb2:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402bb4:	4903      	ldr	r1, [pc, #12]	; (402bc4 <pmc_switch_mainck_to_xtal+0x48>)
  402bb6:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402bb8:	4a03      	ldr	r2, [pc, #12]	; (402bc8 <pmc_switch_mainck_to_xtal+0x4c>)
  402bba:	401a      	ands	r2, r3
  402bbc:	4b03      	ldr	r3, [pc, #12]	; (402bcc <pmc_switch_mainck_to_xtal+0x50>)
  402bbe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402bc0:	620b      	str	r3, [r1, #32]
  402bc2:	4770      	bx	lr
  402bc4:	400e0400 	.word	0x400e0400
  402bc8:	fec8fffc 	.word	0xfec8fffc
  402bcc:	01370002 	.word	0x01370002

00402bd0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402bd0:	4b02      	ldr	r3, [pc, #8]	; (402bdc <pmc_osc_is_ready_mainck+0xc>)
  402bd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402bd4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402bd8:	4770      	bx	lr
  402bda:	bf00      	nop
  402bdc:	400e0400 	.word	0x400e0400

00402be0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402be0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402be4:	4b01      	ldr	r3, [pc, #4]	; (402bec <pmc_disable_pllack+0xc>)
  402be6:	629a      	str	r2, [r3, #40]	; 0x28
  402be8:	4770      	bx	lr
  402bea:	bf00      	nop
  402bec:	400e0400 	.word	0x400e0400

00402bf0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402bf0:	4b02      	ldr	r3, [pc, #8]	; (402bfc <pmc_is_locked_pllack+0xc>)
  402bf2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402bf4:	f000 0002 	and.w	r0, r0, #2
  402bf8:	4770      	bx	lr
  402bfa:	bf00      	nop
  402bfc:	400e0400 	.word	0x400e0400

00402c00 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  402c00:	282f      	cmp	r0, #47	; 0x2f
  402c02:	d81e      	bhi.n	402c42 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  402c04:	281f      	cmp	r0, #31
  402c06:	d80c      	bhi.n	402c22 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402c08:	4b11      	ldr	r3, [pc, #68]	; (402c50 <pmc_enable_periph_clk+0x50>)
  402c0a:	699a      	ldr	r2, [r3, #24]
  402c0c:	2301      	movs	r3, #1
  402c0e:	4083      	lsls	r3, r0
  402c10:	4393      	bics	r3, r2
  402c12:	d018      	beq.n	402c46 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  402c14:	2301      	movs	r3, #1
  402c16:	fa03 f000 	lsl.w	r0, r3, r0
  402c1a:	4b0d      	ldr	r3, [pc, #52]	; (402c50 <pmc_enable_periph_clk+0x50>)
  402c1c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  402c1e:	2000      	movs	r0, #0
  402c20:	4770      	bx	lr
		ul_id -= 32;
  402c22:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402c24:	4b0a      	ldr	r3, [pc, #40]	; (402c50 <pmc_enable_periph_clk+0x50>)
  402c26:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402c2a:	2301      	movs	r3, #1
  402c2c:	4083      	lsls	r3, r0
  402c2e:	4393      	bics	r3, r2
  402c30:	d00b      	beq.n	402c4a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  402c32:	2301      	movs	r3, #1
  402c34:	fa03 f000 	lsl.w	r0, r3, r0
  402c38:	4b05      	ldr	r3, [pc, #20]	; (402c50 <pmc_enable_periph_clk+0x50>)
  402c3a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  402c3e:	2000      	movs	r0, #0
  402c40:	4770      	bx	lr
		return 1;
  402c42:	2001      	movs	r0, #1
  402c44:	4770      	bx	lr
	return 0;
  402c46:	2000      	movs	r0, #0
  402c48:	4770      	bx	lr
  402c4a:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  402c4c:	4770      	bx	lr
  402c4e:	bf00      	nop
  402c50:	400e0400 	.word	0x400e0400

00402c54 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402c54:	e7fe      	b.n	402c54 <Dummy_Handler>
	...

00402c58 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402c58:	b500      	push	{lr}
  402c5a:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  402c5c:	4b1e      	ldr	r3, [pc, #120]	; (402cd8 <Reset_Handler+0x80>)
  402c5e:	4a1f      	ldr	r2, [pc, #124]	; (402cdc <Reset_Handler+0x84>)
  402c60:	429a      	cmp	r2, r3
  402c62:	d009      	beq.n	402c78 <Reset_Handler+0x20>
  402c64:	4b1c      	ldr	r3, [pc, #112]	; (402cd8 <Reset_Handler+0x80>)
  402c66:	4a1d      	ldr	r2, [pc, #116]	; (402cdc <Reset_Handler+0x84>)
  402c68:	e003      	b.n	402c72 <Reset_Handler+0x1a>
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  402c6a:	6811      	ldr	r1, [r2, #0]
  402c6c:	6019      	str	r1, [r3, #0]
  402c6e:	3304      	adds	r3, #4
  402c70:	3204      	adds	r2, #4
		for (; pDest < &_erelocate;) {
  402c72:	491b      	ldr	r1, [pc, #108]	; (402ce0 <Reset_Handler+0x88>)
  402c74:	428b      	cmp	r3, r1
  402c76:	d3f8      	bcc.n	402c6a <Reset_Handler+0x12>
			*pDest++ = *pSrc++;
  402c78:	4b1a      	ldr	r3, [pc, #104]	; (402ce4 <Reset_Handler+0x8c>)
  402c7a:	e002      	b.n	402c82 <Reset_Handler+0x2a>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  402c7c:	2200      	movs	r2, #0
  402c7e:	601a      	str	r2, [r3, #0]
  402c80:	3304      	adds	r3, #4
	for (pDest = &_szero; pDest < &_ezero;) {
  402c82:	4a19      	ldr	r2, [pc, #100]	; (402ce8 <Reset_Handler+0x90>)
  402c84:	4293      	cmp	r3, r2
  402c86:	d3f9      	bcc.n	402c7c <Reset_Handler+0x24>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402c88:	4a18      	ldr	r2, [pc, #96]	; (402cec <Reset_Handler+0x94>)
  402c8a:	4b19      	ldr	r3, [pc, #100]	; (402cf0 <Reset_Handler+0x98>)
  402c8c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402c90:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402c92:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402c96:	fab3 f383 	clz	r3, r3
  402c9a:	095b      	lsrs	r3, r3, #5
  402c9c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  402c9e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  402ca0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402ca4:	2200      	movs	r2, #0
  402ca6:	4b13      	ldr	r3, [pc, #76]	; (402cf4 <Reset_Handler+0x9c>)
  402ca8:	701a      	strb	r2, [r3, #0]
	return flags;
  402caa:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  402cac:	4a12      	ldr	r2, [pc, #72]	; (402cf8 <Reset_Handler+0xa0>)
  402cae:	6813      	ldr	r3, [r2, #0]
  402cb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402cb4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  402cb6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402cba:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  402cbe:	b129      	cbz	r1, 402ccc <Reset_Handler+0x74>
		cpu_irq_enable();
  402cc0:	2201      	movs	r2, #1
  402cc2:	4b0c      	ldr	r3, [pc, #48]	; (402cf4 <Reset_Handler+0x9c>)
  402cc4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  402cc6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402cca:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  402ccc:	4b0b      	ldr	r3, [pc, #44]	; (402cfc <Reset_Handler+0xa4>)
  402cce:	4798      	blx	r3

	/* Branch to main function */
	main();
  402cd0:	4b0b      	ldr	r3, [pc, #44]	; (402d00 <Reset_Handler+0xa8>)
  402cd2:	4798      	blx	r3
  402cd4:	e7fe      	b.n	402cd4 <Reset_Handler+0x7c>
  402cd6:	bf00      	nop
  402cd8:	20000000 	.word	0x20000000
  402cdc:	00403574 	.word	0x00403574
  402ce0:	2000044c 	.word	0x2000044c
  402ce4:	2000044c 	.word	0x2000044c
  402ce8:	20000718 	.word	0x20000718
  402cec:	e000ed00 	.word	0xe000ed00
  402cf0:	00400000 	.word	0x00400000
  402cf4:	20000004 	.word	0x20000004
  402cf8:	e000ed88 	.word	0xe000ed88
  402cfc:	00403089 	.word	0x00403089
  402d00:	00402f0d 	.word	0x00402f0d

00402d04 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  402d04:	4b3c      	ldr	r3, [pc, #240]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d08:	f003 0303 	and.w	r3, r3, #3
  402d0c:	2b01      	cmp	r3, #1
  402d0e:	d020      	beq.n	402d52 <SystemCoreClockUpdate+0x4e>
  402d10:	b183      	cbz	r3, 402d34 <SystemCoreClockUpdate+0x30>
  402d12:	2b02      	cmp	r3, #2
  402d14:	d039      	beq.n	402d8a <SystemCoreClockUpdate+0x86>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  402d16:	4b38      	ldr	r3, [pc, #224]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d1e:	2b70      	cmp	r3, #112	; 0x70
  402d20:	d062      	beq.n	402de8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  402d22:	4b35      	ldr	r3, [pc, #212]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402d24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402d26:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402d2a:	4934      	ldr	r1, [pc, #208]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d2c:	680b      	ldr	r3, [r1, #0]
  402d2e:	40d3      	lsrs	r3, r2
  402d30:	600b      	str	r3, [r1, #0]
  402d32:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402d34:	4b32      	ldr	r3, [pc, #200]	; (402e00 <SystemCoreClockUpdate+0xfc>)
  402d36:	695b      	ldr	r3, [r3, #20]
  402d38:	f013 0f80 	tst.w	r3, #128	; 0x80
  402d3c:	d004      	beq.n	402d48 <SystemCoreClockUpdate+0x44>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402d3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402d42:	4b2e      	ldr	r3, [pc, #184]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d44:	601a      	str	r2, [r3, #0]
  402d46:	e7e6      	b.n	402d16 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402d48:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402d4c:	4b2b      	ldr	r3, [pc, #172]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d4e:	601a      	str	r2, [r3, #0]
  402d50:	e7e1      	b.n	402d16 <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402d52:	4b29      	ldr	r3, [pc, #164]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402d54:	6a1b      	ldr	r3, [r3, #32]
  402d56:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402d5a:	d003      	beq.n	402d64 <SystemCoreClockUpdate+0x60>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402d5c:	4a29      	ldr	r2, [pc, #164]	; (402e04 <SystemCoreClockUpdate+0x100>)
  402d5e:	4b27      	ldr	r3, [pc, #156]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d60:	601a      	str	r2, [r3, #0]
  402d62:	e7d8      	b.n	402d16 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d64:	4a28      	ldr	r2, [pc, #160]	; (402e08 <SystemCoreClockUpdate+0x104>)
  402d66:	4b25      	ldr	r3, [pc, #148]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d68:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402d6a:	4b23      	ldr	r3, [pc, #140]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402d6c:	6a1b      	ldr	r3, [r3, #32]
  402d6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d72:	2b10      	cmp	r3, #16
  402d74:	d005      	beq.n	402d82 <SystemCoreClockUpdate+0x7e>
  402d76:	2b20      	cmp	r3, #32
  402d78:	d1cd      	bne.n	402d16 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  402d7a:	4a22      	ldr	r2, [pc, #136]	; (402e04 <SystemCoreClockUpdate+0x100>)
  402d7c:	4b1f      	ldr	r3, [pc, #124]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d7e:	601a      	str	r2, [r3, #0]
				break;
  402d80:	e7c9      	b.n	402d16 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  402d82:	4a22      	ldr	r2, [pc, #136]	; (402e0c <SystemCoreClockUpdate+0x108>)
  402d84:	4b1d      	ldr	r3, [pc, #116]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d86:	601a      	str	r2, [r3, #0]
				break;
  402d88:	e7c5      	b.n	402d16 <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402d8a:	4b1b      	ldr	r3, [pc, #108]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402d8c:	6a1b      	ldr	r3, [r3, #32]
  402d8e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402d92:	d016      	beq.n	402dc2 <SystemCoreClockUpdate+0xbe>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402d94:	4a1b      	ldr	r2, [pc, #108]	; (402e04 <SystemCoreClockUpdate+0x100>)
  402d96:	4b19      	ldr	r3, [pc, #100]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402d98:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  402d9a:	4b17      	ldr	r3, [pc, #92]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d9e:	f003 0303 	and.w	r3, r3, #3
  402da2:	2b02      	cmp	r3, #2
  402da4:	d1b7      	bne.n	402d16 <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402da6:	4814      	ldr	r0, [pc, #80]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402da8:	6a82      	ldr	r2, [r0, #40]	; 0x28
  402daa:	f3c2 420a 	ubfx	r2, r2, #16, #11
  402dae:	4913      	ldr	r1, [pc, #76]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402db0:	680b      	ldr	r3, [r1, #0]
  402db2:	fb02 3303 	mla	r3, r2, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402db6:	6a82      	ldr	r2, [r0, #40]	; 0x28
  402db8:	b2d2      	uxtb	r2, r2
  402dba:	fbb3 f3f2 	udiv	r3, r3, r2
  402dbe:	600b      	str	r3, [r1, #0]
  402dc0:	e7a9      	b.n	402d16 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402dc2:	4a11      	ldr	r2, [pc, #68]	; (402e08 <SystemCoreClockUpdate+0x104>)
  402dc4:	4b0d      	ldr	r3, [pc, #52]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402dc6:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402dc8:	4b0b      	ldr	r3, [pc, #44]	; (402df8 <SystemCoreClockUpdate+0xf4>)
  402dca:	6a1b      	ldr	r3, [r3, #32]
  402dcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402dd0:	2b10      	cmp	r3, #16
  402dd2:	d005      	beq.n	402de0 <SystemCoreClockUpdate+0xdc>
  402dd4:	2b20      	cmp	r3, #32
  402dd6:	d1e0      	bne.n	402d9a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
  402dd8:	4a0a      	ldr	r2, [pc, #40]	; (402e04 <SystemCoreClockUpdate+0x100>)
  402dda:	4b08      	ldr	r3, [pc, #32]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402ddc:	601a      	str	r2, [r3, #0]
				break;
  402dde:	e7dc      	b.n	402d9a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
  402de0:	4a0a      	ldr	r2, [pc, #40]	; (402e0c <SystemCoreClockUpdate+0x108>)
  402de2:	4b06      	ldr	r3, [pc, #24]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402de4:	601a      	str	r2, [r3, #0]
				break;
  402de6:	e7d8      	b.n	402d9a <SystemCoreClockUpdate+0x96>
		SystemCoreClock /= 3U;
  402de8:	4a04      	ldr	r2, [pc, #16]	; (402dfc <SystemCoreClockUpdate+0xf8>)
  402dea:	6813      	ldr	r3, [r2, #0]
  402dec:	4908      	ldr	r1, [pc, #32]	; (402e10 <SystemCoreClockUpdate+0x10c>)
  402dee:	fba1 1303 	umull	r1, r3, r1, r3
  402df2:	085b      	lsrs	r3, r3, #1
  402df4:	6013      	str	r3, [r2, #0]
  402df6:	4770      	bx	lr
  402df8:	400e0400 	.word	0x400e0400
  402dfc:	20000008 	.word	0x20000008
  402e00:	400e1810 	.word	0x400e1810
  402e04:	00b71b00 	.word	0x00b71b00
  402e08:	003d0900 	.word	0x003d0900
  402e0c:	007a1200 	.word	0x007a1200
  402e10:	aaaaaaab 	.word	0xaaaaaaab

00402e14 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402e14:	4b14      	ldr	r3, [pc, #80]	; (402e68 <system_init_flash+0x54>)
  402e16:	4298      	cmp	r0, r3
  402e18:	d90f      	bls.n	402e3a <system_init_flash+0x26>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  402e1a:	4b14      	ldr	r3, [pc, #80]	; (402e6c <system_init_flash+0x58>)
  402e1c:	4298      	cmp	r0, r3
  402e1e:	d911      	bls.n	402e44 <system_init_flash+0x30>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  402e20:	4b13      	ldr	r3, [pc, #76]	; (402e70 <system_init_flash+0x5c>)
  402e22:	4298      	cmp	r0, r3
  402e24:	d912      	bls.n	402e4c <system_init_flash+0x38>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402e26:	4b13      	ldr	r3, [pc, #76]	; (402e74 <system_init_flash+0x60>)
  402e28:	4298      	cmp	r0, r3
  402e2a:	d913      	bls.n	402e54 <system_init_flash+0x40>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402e2c:	4b12      	ldr	r3, [pc, #72]	; (402e78 <system_init_flash+0x64>)
  402e2e:	4298      	cmp	r0, r3
  402e30:	d914      	bls.n	402e5c <system_init_flash+0x48>
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402e32:	4a12      	ldr	r2, [pc, #72]	; (402e7c <system_init_flash+0x68>)
  402e34:	4b12      	ldr	r3, [pc, #72]	; (402e80 <system_init_flash+0x6c>)
  402e36:	601a      	str	r2, [r3, #0]
  402e38:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402e3a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402e3e:	4b10      	ldr	r3, [pc, #64]	; (402e80 <system_init_flash+0x6c>)
  402e40:	601a      	str	r2, [r3, #0]
  402e42:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402e44:	4a0f      	ldr	r2, [pc, #60]	; (402e84 <system_init_flash+0x70>)
  402e46:	4b0e      	ldr	r3, [pc, #56]	; (402e80 <system_init_flash+0x6c>)
  402e48:	601a      	str	r2, [r3, #0]
  402e4a:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402e4c:	4a0e      	ldr	r2, [pc, #56]	; (402e88 <system_init_flash+0x74>)
  402e4e:	4b0c      	ldr	r3, [pc, #48]	; (402e80 <system_init_flash+0x6c>)
  402e50:	601a      	str	r2, [r3, #0]
  402e52:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402e54:	4a0d      	ldr	r2, [pc, #52]	; (402e8c <system_init_flash+0x78>)
  402e56:	4b0a      	ldr	r3, [pc, #40]	; (402e80 <system_init_flash+0x6c>)
  402e58:	601a      	str	r2, [r3, #0]
  402e5a:	4770      	bx	lr
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402e5c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402e60:	4b07      	ldr	r3, [pc, #28]	; (402e80 <system_init_flash+0x6c>)
  402e62:	601a      	str	r2, [r3, #0]
  402e64:	4770      	bx	lr
  402e66:	bf00      	nop
  402e68:	01312cff 	.word	0x01312cff
  402e6c:	026259ff 	.word	0x026259ff
  402e70:	039386ff 	.word	0x039386ff
  402e74:	04c4b3ff 	.word	0x04c4b3ff
  402e78:	05f5e0ff 	.word	0x05f5e0ff
  402e7c:	04000500 	.word	0x04000500
  402e80:	400e0a00 	.word	0x400e0a00
  402e84:	04000100 	.word	0x04000100
  402e88:	04000200 	.word	0x04000200
  402e8c:	04000300 	.word	0x04000300

00402e90 <prvInitialiseHeap>:
	while(true) {}
}


static void prvInitialiseHeap( )
{
  402e90:	b500      	push	{lr}
  402e92:	b089      	sub	sp, #36	; 0x24
       uint32_t ulHeapSize;
       uint8_t *pucHeapStart, *pucHeapEnd;

       pucHeapStart = ( uint8_t * ) ( ( ( ( uint32_t ) &mainHEAP_START ) + 7 ) & ~0x07ul );
  402e94:	4b10      	ldr	r3, [pc, #64]	; (402ed8 <prvInitialiseHeap+0x48>)
  402e96:	1dda      	adds	r2, r3, #7
  402e98:	f022 0207 	bic.w	r2, r2, #7
       pucHeapEnd = ( uint8_t * ) ( mainRAM_START + mainRAM_LENGTH );
       ulHeapSize = ( uint32_t ) ( ( uint32_t ) pucHeapEnd - ( uint32_t ) &mainHEAP_START );
  402e9c:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
  402ea0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
       ulHeapSize &= ~0x07ul;
  402ea4:	f023 0307 	bic.w	r3, r3, #7
       ulHeapSize -= 1024;
  402ea8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
       HeapRegion_t xHeapRegions[] = {
  402eac:	9200      	str	r2, [sp, #0]
  402eae:	9301      	str	r3, [sp, #4]
  402eb0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  402eb4:	9302      	str	r3, [sp, #8]
  402eb6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  402eba:	9303      	str	r3, [sp, #12]
  402ebc:	f04f 42c6 	mov.w	r2, #1660944384	; 0x63000000
  402ec0:	9204      	str	r2, [sp, #16]
  402ec2:	9305      	str	r3, [sp, #20]
  402ec4:	2300      	movs	r3, #0
  402ec6:	9306      	str	r3, [sp, #24]
  402ec8:	9307      	str	r3, [sp, #28]
              { ( unsigned char *) SRAM_BASE_ADDRESS, mainEXTERNAL_SRAM_SIZE },
              { ( unsigned char *) SRAM_BASE_ADDRESS_2ND, mainEXTERNAL_SRAM_SIZE },
              { NULL, 0 }
       };

       vPortDefineHeapRegions( xHeapRegions );
  402eca:	4668      	mov	r0, sp
  402ecc:	4b03      	ldr	r3, [pc, #12]	; (402edc <prvInitialiseHeap+0x4c>)
  402ece:	4798      	blx	r3
}
  402ed0:	b009      	add	sp, #36	; 0x24
  402ed2:	f85d fb04 	ldr.w	pc, [sp], #4
  402ed6:	bf00      	nop
  402ed8:	20003718 	.word	0x20003718
  402edc:	00400b49 	.word	0x00400b49

00402ee0 <prvMiscInitialisation>:
static void prvMiscInitialisation( void )
{
  402ee0:	b510      	push	{r4, lr}
       /* Initialize the SAM system */
       sysclk_init();
  402ee2:	4b06      	ldr	r3, [pc, #24]	; (402efc <prvMiscInitialisation+0x1c>)
  402ee4:	4798      	blx	r3
       board_init();
  402ee6:	4b06      	ldr	r3, [pc, #24]	; (402f00 <prvMiscInitialisation+0x20>)
  402ee8:	4798      	blx	r3
       prvInitialiseHeap();
  402eea:	4b06      	ldr	r3, [pc, #24]	; (402f04 <prvMiscInitialisation+0x24>)
  402eec:	4798      	blx	r3
       pmc_enable_periph_clk(ID_PIOA);
  402eee:	2009      	movs	r0, #9
  402ef0:	4c05      	ldr	r4, [pc, #20]	; (402f08 <prvMiscInitialisation+0x28>)
  402ef2:	47a0      	blx	r4
       pmc_enable_periph_clk(ID_PIOB);
  402ef4:	200a      	movs	r0, #10
  402ef6:	47a0      	blx	r4
  402ef8:	bd10      	pop	{r4, pc}
  402efa:	bf00      	nop
  402efc:	00402a4d 	.word	0x00402a4d
  402f00:	00402ab5 	.word	0x00402ab5
  402f04:	00402e91 	.word	0x00402e91
  402f08:	00402c01 	.word	0x00402c01

00402f0c <main>:
{
  402f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402f10:	b082      	sub	sp, #8
	prvMiscInitialisation();
  402f12:	4b2c      	ldr	r3, [pc, #176]	; (402fc4 <main+0xb8>)
  402f14:	4798      	blx	r3
	intitializeLEDDriver();
  402f16:	4b2c      	ldr	r3, [pc, #176]	; (402fc8 <main+0xbc>)
  402f18:	4798      	blx	r3
	initializeButtonDriver();
  402f1a:	4b2c      	ldr	r3, [pc, #176]	; (402fcc <main+0xc0>)
  402f1c:	4798      	blx	r3
	initUART(EDBG_UART);
  402f1e:	4c2c      	ldr	r4, [pc, #176]	; (402fd0 <main+0xc4>)
  402f20:	4620      	mov	r0, r4
  402f22:	4b2c      	ldr	r3, [pc, #176]	; (402fd4 <main+0xc8>)
  402f24:	4798      	blx	r3
	UARTPutStr(EDBG_UART, startText, NULL);
  402f26:	2200      	movs	r2, #0
  402f28:	492b      	ldr	r1, [pc, #172]	; (402fd8 <main+0xcc>)
  402f2a:	4620      	mov	r0, r4
  402f2c:	4b2b      	ldr	r3, [pc, #172]	; (402fdc <main+0xd0>)
  402f2e:	4798      	blx	r3
	theTXQ = xQueueCreate(20, sizeof(char[50]));
  402f30:	2200      	movs	r2, #0
  402f32:	2132      	movs	r1, #50	; 0x32
  402f34:	2014      	movs	r0, #20
  402f36:	4c2a      	ldr	r4, [pc, #168]	; (402fe0 <main+0xd4>)
  402f38:	47a0      	blx	r4
  402f3a:	4d2a      	ldr	r5, [pc, #168]	; (402fe4 <main+0xd8>)
  402f3c:	6028      	str	r0, [r5, #0]
	theRXQ = xQueueCreate(20, sizeof(char));
  402f3e:	2200      	movs	r2, #0
  402f40:	2101      	movs	r1, #1
  402f42:	2014      	movs	r0, #20
  402f44:	47a0      	blx	r4
  402f46:	4f28      	ldr	r7, [pc, #160]	; (402fe8 <main+0xdc>)
  402f48:	6038      	str	r0, [r7, #0]
	theLEDQ = xQueueCreate(5, sizeof(int));
  402f4a:	2200      	movs	r2, #0
  402f4c:	2104      	movs	r1, #4
  402f4e:	2005      	movs	r0, #5
  402f50:	47a0      	blx	r4
  402f52:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 403030 <main+0x124>
  402f56:	f8c8 0000 	str.w	r0, [r8]
	rxParams.theRXQ = theRXQ;
  402f5a:	4e24      	ldr	r6, [pc, #144]	; (402fec <main+0xe0>)
  402f5c:	683b      	ldr	r3, [r7, #0]
  402f5e:	6073      	str	r3, [r6, #4]
	rxParams.theTXQ = theTXQ;
  402f60:	682b      	ldr	r3, [r5, #0]
  402f62:	6033      	str	r3, [r6, #0]
	xTaskCreate(taskHeartBeat, "LED0 Heart Beat", configMINIMAL_STACK_SIZE, (void *) 0, heartbeatPriority, NULL);
  402f64:	2300      	movs	r3, #0
  402f66:	9301      	str	r3, [sp, #4]
  402f68:	2201      	movs	r2, #1
  402f6a:	9200      	str	r2, [sp, #0]
  402f6c:	2282      	movs	r2, #130	; 0x82
  402f6e:	4920      	ldr	r1, [pc, #128]	; (402ff0 <main+0xe4>)
  402f70:	4820      	ldr	r0, [pc, #128]	; (402ff4 <main+0xe8>)
  402f72:	4c21      	ldr	r4, [pc, #132]	; (402ff8 <main+0xec>)
  402f74:	47a0      	blx	r4
	xTaskCreate(taskTX, "The TX Task", configMINIMAL_STACK_SIZE, (void *) theTXQ, txTaskPriority, &txHandle);
  402f76:	4b21      	ldr	r3, [pc, #132]	; (402ffc <main+0xf0>)
  402f78:	9301      	str	r3, [sp, #4]
  402f7a:	2703      	movs	r7, #3
  402f7c:	9700      	str	r7, [sp, #0]
  402f7e:	682b      	ldr	r3, [r5, #0]
  402f80:	2282      	movs	r2, #130	; 0x82
  402f82:	491f      	ldr	r1, [pc, #124]	; (403000 <main+0xf4>)
  402f84:	481f      	ldr	r0, [pc, #124]	; (403004 <main+0xf8>)
  402f86:	47a0      	blx	r4
	xTaskCreate(taskRX, "The RX Task", configMINIMAL_STACK_SIZE, (void *) &rxParams, rxTaskPriority, &rxHandle);
  402f88:	4b1f      	ldr	r3, [pc, #124]	; (403008 <main+0xfc>)
  402f8a:	9301      	str	r3, [sp, #4]
  402f8c:	2304      	movs	r3, #4
  402f8e:	9300      	str	r3, [sp, #0]
  402f90:	4633      	mov	r3, r6
  402f92:	2282      	movs	r2, #130	; 0x82
  402f94:	491d      	ldr	r1, [pc, #116]	; (40300c <main+0x100>)
  402f96:	481e      	ldr	r0, [pc, #120]	; (403010 <main+0x104>)
  402f98:	47a0      	blx	r4
	xTaskCreate(taskLED, "The LED Task", configMINIMAL_STACK_SIZE, (void *) theLEDQ, ledTaskPriority, &ledHandle);
  402f9a:	f8d8 3000 	ldr.w	r3, [r8]
  402f9e:	4a1d      	ldr	r2, [pc, #116]	; (403014 <main+0x108>)
  402fa0:	9201      	str	r2, [sp, #4]
  402fa2:	2202      	movs	r2, #2
  402fa4:	9200      	str	r2, [sp, #0]
  402fa6:	2282      	movs	r2, #130	; 0x82
  402fa8:	491b      	ldr	r1, [pc, #108]	; (403018 <main+0x10c>)
  402faa:	481c      	ldr	r0, [pc, #112]	; (40301c <main+0x110>)
  402fac:	47a0      	blx	r4
	xTaskCreate(buttonTask, "Button Task", configMINIMAL_STACK_SIZE, (void *) theTXQ, txTaskPriority, &buttonHandle);
  402fae:	682b      	ldr	r3, [r5, #0]
  402fb0:	4a1b      	ldr	r2, [pc, #108]	; (403020 <main+0x114>)
  402fb2:	9201      	str	r2, [sp, #4]
  402fb4:	9700      	str	r7, [sp, #0]
  402fb6:	2282      	movs	r2, #130	; 0x82
  402fb8:	491a      	ldr	r1, [pc, #104]	; (403024 <main+0x118>)
  402fba:	481b      	ldr	r0, [pc, #108]	; (403028 <main+0x11c>)
  402fbc:	47a0      	blx	r4
	vTaskStartScheduler();
  402fbe:	4b1b      	ldr	r3, [pc, #108]	; (40302c <main+0x120>)
  402fc0:	4798      	blx	r3
  402fc2:	e7fe      	b.n	402fc2 <main+0xb6>
  402fc4:	00402ee1 	.word	0x00402ee1
  402fc8:	004024dd 	.word	0x004024dd
  402fcc:	0040267d 	.word	0x0040267d
  402fd0:	400e0600 	.word	0x400e0600
  402fd4:	00402965 	.word	0x00402965
  402fd8:	00403488 	.word	0x00403488
  402fdc:	004029d9 	.word	0x004029d9
  402fe0:	00400ee5 	.word	0x00400ee5
  402fe4:	200006e8 	.word	0x200006e8
  402fe8:	200006e0 	.word	0x200006e0
  402fec:	200006d8 	.word	0x200006d8
  402ff0:	00403498 	.word	0x00403498
  402ff4:	00402869 	.word	0x00402869
  402ff8:	00401795 	.word	0x00401795
  402ffc:	20000690 	.word	0x20000690
  403000:	004034a8 	.word	0x004034a8
  403004:	004028ad 	.word	0x004028ad
  403008:	2000068c 	.word	0x2000068c
  40300c:	004034b4 	.word	0x004034b4
  403010:	004028d9 	.word	0x004028d9
  403014:	20000688 	.word	0x20000688
  403018:	004034c0 	.word	0x004034c0
  40301c:	00402885 	.word	0x00402885
  403020:	20000684 	.word	0x20000684
  403024:	004034d0 	.word	0x004034d0
  403028:	004027f5 	.word	0x004027f5
  40302c:	00401809 	.word	0x00401809
  403030:	200006e4 	.word	0x200006e4

00403034 <vAssertCalled>:
}

void vAssertCalled( const char *pcFile, uint32_t ulLine )
{
  403034:	b082      	sub	sp, #8
       volatile uint32_t ulBlockVariable = 0UL;
  403036:	2300      	movs	r3, #0
  403038:	9301      	str	r3, [sp, #4]
	__asm volatile
  40303a:	f04f 0350 	mov.w	r3, #80	; 0x50
  40303e:	f383 8811 	msr	BASEPRI, r3
  403042:	f3bf 8f6f 	isb	sy
  403046:	f3bf 8f4f 	dsb	sy
  40304a:	e000      	b.n	40304e <vAssertCalled+0x1a>
       this function to be exited. */
       taskDISABLE_INTERRUPTS();
       {
              while( ulBlockVariable == 0UL )
              {
                     __asm volatile( "NOP" );
  40304c:	bf00      	nop
              while( ulBlockVariable == 0UL )
  40304e:	9b01      	ldr	r3, [sp, #4]
  403050:	2b00      	cmp	r3, #0
  403052:	d0fb      	beq.n	40304c <vAssertCalled+0x18>
	__asm volatile
  403054:	2300      	movs	r3, #0
  403056:	f383 8811 	msr	BASEPRI, r3
              }
       }
       taskENABLE_INTERRUPTS();
}
  40305a:	b002      	add	sp, #8
  40305c:	4770      	bx	lr
	...

00403060 <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook( void )
{
  403060:	b508      	push	{r3, lr}
       /* Called if a call to pvPortMalloc() fails because there is insufficient
       free memory available in the FreeRTOS heap.  pvPortMalloc() is called
       internally by FreeRTOS API functions that create tasks, queues, software
       timers, and semaphores.  The size of the FreeRTOS heap is set by the
       configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
       vAssertCalled( __FILE__, __LINE__ );
  403062:	219f      	movs	r1, #159	; 0x9f
  403064:	4801      	ldr	r0, [pc, #4]	; (40306c <vApplicationMallocFailedHook+0xc>)
  403066:	4b02      	ldr	r3, [pc, #8]	; (403070 <vApplicationMallocFailedHook+0x10>)
  403068:	4798      	blx	r3
  40306a:	bd08      	pop	{r3, pc}
  40306c:	0040353c 	.word	0x0040353c
  403070:	00403035 	.word	0x00403035

00403074 <vApplicationStackOverflowHook>:
	__asm volatile
  403074:	f04f 0350 	mov.w	r3, #80	; 0x50
  403078:	f383 8811 	msr	BASEPRI, r3
  40307c:	f3bf 8f6f 	isb	sy
  403080:	f3bf 8f4f 	dsb	sy
  403084:	e7fe      	b.n	403084 <vApplicationStackOverflowHook+0x10>
	...

00403088 <__libc_init_array>:
  403088:	b570      	push	{r4, r5, r6, lr}
  40308a:	4e0f      	ldr	r6, [pc, #60]	; (4030c8 <__libc_init_array+0x40>)
  40308c:	4d0f      	ldr	r5, [pc, #60]	; (4030cc <__libc_init_array+0x44>)
  40308e:	1b76      	subs	r6, r6, r5
  403090:	10b6      	asrs	r6, r6, #2
  403092:	bf18      	it	ne
  403094:	2400      	movne	r4, #0
  403096:	d005      	beq.n	4030a4 <__libc_init_array+0x1c>
  403098:	3401      	adds	r4, #1
  40309a:	f855 3b04 	ldr.w	r3, [r5], #4
  40309e:	4798      	blx	r3
  4030a0:	42a6      	cmp	r6, r4
  4030a2:	d1f9      	bne.n	403098 <__libc_init_array+0x10>
  4030a4:	4e0a      	ldr	r6, [pc, #40]	; (4030d0 <__libc_init_array+0x48>)
  4030a6:	4d0b      	ldr	r5, [pc, #44]	; (4030d4 <__libc_init_array+0x4c>)
  4030a8:	1b76      	subs	r6, r6, r5
  4030aa:	f000 fa51 	bl	403550 <_init>
  4030ae:	10b6      	asrs	r6, r6, #2
  4030b0:	bf18      	it	ne
  4030b2:	2400      	movne	r4, #0
  4030b4:	d006      	beq.n	4030c4 <__libc_init_array+0x3c>
  4030b6:	3401      	adds	r4, #1
  4030b8:	f855 3b04 	ldr.w	r3, [r5], #4
  4030bc:	4798      	blx	r3
  4030be:	42a6      	cmp	r6, r4
  4030c0:	d1f9      	bne.n	4030b6 <__libc_init_array+0x2e>
  4030c2:	bd70      	pop	{r4, r5, r6, pc}
  4030c4:	bd70      	pop	{r4, r5, r6, pc}
  4030c6:	bf00      	nop
  4030c8:	0040355c 	.word	0x0040355c
  4030cc:	0040355c 	.word	0x0040355c
  4030d0:	00403564 	.word	0x00403564
  4030d4:	0040355c 	.word	0x0040355c

004030d8 <memcpy>:
  4030d8:	4684      	mov	ip, r0
  4030da:	ea41 0300 	orr.w	r3, r1, r0
  4030de:	f013 0303 	ands.w	r3, r3, #3
  4030e2:	d16d      	bne.n	4031c0 <memcpy+0xe8>
  4030e4:	3a40      	subs	r2, #64	; 0x40
  4030e6:	d341      	bcc.n	40316c <memcpy+0x94>
  4030e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030ec:	f840 3b04 	str.w	r3, [r0], #4
  4030f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030f4:	f840 3b04 	str.w	r3, [r0], #4
  4030f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030fc:	f840 3b04 	str.w	r3, [r0], #4
  403100:	f851 3b04 	ldr.w	r3, [r1], #4
  403104:	f840 3b04 	str.w	r3, [r0], #4
  403108:	f851 3b04 	ldr.w	r3, [r1], #4
  40310c:	f840 3b04 	str.w	r3, [r0], #4
  403110:	f851 3b04 	ldr.w	r3, [r1], #4
  403114:	f840 3b04 	str.w	r3, [r0], #4
  403118:	f851 3b04 	ldr.w	r3, [r1], #4
  40311c:	f840 3b04 	str.w	r3, [r0], #4
  403120:	f851 3b04 	ldr.w	r3, [r1], #4
  403124:	f840 3b04 	str.w	r3, [r0], #4
  403128:	f851 3b04 	ldr.w	r3, [r1], #4
  40312c:	f840 3b04 	str.w	r3, [r0], #4
  403130:	f851 3b04 	ldr.w	r3, [r1], #4
  403134:	f840 3b04 	str.w	r3, [r0], #4
  403138:	f851 3b04 	ldr.w	r3, [r1], #4
  40313c:	f840 3b04 	str.w	r3, [r0], #4
  403140:	f851 3b04 	ldr.w	r3, [r1], #4
  403144:	f840 3b04 	str.w	r3, [r0], #4
  403148:	f851 3b04 	ldr.w	r3, [r1], #4
  40314c:	f840 3b04 	str.w	r3, [r0], #4
  403150:	f851 3b04 	ldr.w	r3, [r1], #4
  403154:	f840 3b04 	str.w	r3, [r0], #4
  403158:	f851 3b04 	ldr.w	r3, [r1], #4
  40315c:	f840 3b04 	str.w	r3, [r0], #4
  403160:	f851 3b04 	ldr.w	r3, [r1], #4
  403164:	f840 3b04 	str.w	r3, [r0], #4
  403168:	3a40      	subs	r2, #64	; 0x40
  40316a:	d2bd      	bcs.n	4030e8 <memcpy+0x10>
  40316c:	3230      	adds	r2, #48	; 0x30
  40316e:	d311      	bcc.n	403194 <memcpy+0xbc>
  403170:	f851 3b04 	ldr.w	r3, [r1], #4
  403174:	f840 3b04 	str.w	r3, [r0], #4
  403178:	f851 3b04 	ldr.w	r3, [r1], #4
  40317c:	f840 3b04 	str.w	r3, [r0], #4
  403180:	f851 3b04 	ldr.w	r3, [r1], #4
  403184:	f840 3b04 	str.w	r3, [r0], #4
  403188:	f851 3b04 	ldr.w	r3, [r1], #4
  40318c:	f840 3b04 	str.w	r3, [r0], #4
  403190:	3a10      	subs	r2, #16
  403192:	d2ed      	bcs.n	403170 <memcpy+0x98>
  403194:	320c      	adds	r2, #12
  403196:	d305      	bcc.n	4031a4 <memcpy+0xcc>
  403198:	f851 3b04 	ldr.w	r3, [r1], #4
  40319c:	f840 3b04 	str.w	r3, [r0], #4
  4031a0:	3a04      	subs	r2, #4
  4031a2:	d2f9      	bcs.n	403198 <memcpy+0xc0>
  4031a4:	3204      	adds	r2, #4
  4031a6:	d008      	beq.n	4031ba <memcpy+0xe2>
  4031a8:	07d2      	lsls	r2, r2, #31
  4031aa:	bf1c      	itt	ne
  4031ac:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4031b0:	f800 3b01 	strbne.w	r3, [r0], #1
  4031b4:	d301      	bcc.n	4031ba <memcpy+0xe2>
  4031b6:	880b      	ldrh	r3, [r1, #0]
  4031b8:	8003      	strh	r3, [r0, #0]
  4031ba:	4660      	mov	r0, ip
  4031bc:	4770      	bx	lr
  4031be:	bf00      	nop
  4031c0:	2a08      	cmp	r2, #8
  4031c2:	d313      	bcc.n	4031ec <memcpy+0x114>
  4031c4:	078b      	lsls	r3, r1, #30
  4031c6:	d08d      	beq.n	4030e4 <memcpy+0xc>
  4031c8:	f010 0303 	ands.w	r3, r0, #3
  4031cc:	d08a      	beq.n	4030e4 <memcpy+0xc>
  4031ce:	f1c3 0304 	rsb	r3, r3, #4
  4031d2:	1ad2      	subs	r2, r2, r3
  4031d4:	07db      	lsls	r3, r3, #31
  4031d6:	bf1c      	itt	ne
  4031d8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4031dc:	f800 3b01 	strbne.w	r3, [r0], #1
  4031e0:	d380      	bcc.n	4030e4 <memcpy+0xc>
  4031e2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4031e6:	f820 3b02 	strh.w	r3, [r0], #2
  4031ea:	e77b      	b.n	4030e4 <memcpy+0xc>
  4031ec:	3a04      	subs	r2, #4
  4031ee:	d3d9      	bcc.n	4031a4 <memcpy+0xcc>
  4031f0:	3a01      	subs	r2, #1
  4031f2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4031f6:	f800 3b01 	strb.w	r3, [r0], #1
  4031fa:	d2f9      	bcs.n	4031f0 <memcpy+0x118>
  4031fc:	780b      	ldrb	r3, [r1, #0]
  4031fe:	7003      	strb	r3, [r0, #0]
  403200:	784b      	ldrb	r3, [r1, #1]
  403202:	7043      	strb	r3, [r0, #1]
  403204:	788b      	ldrb	r3, [r1, #2]
  403206:	7083      	strb	r3, [r0, #2]
  403208:	4660      	mov	r0, ip
  40320a:	4770      	bx	lr

0040320c <memset>:
  40320c:	b470      	push	{r4, r5, r6}
  40320e:	0786      	lsls	r6, r0, #30
  403210:	d046      	beq.n	4032a0 <memset+0x94>
  403212:	1e54      	subs	r4, r2, #1
  403214:	2a00      	cmp	r2, #0
  403216:	d041      	beq.n	40329c <memset+0x90>
  403218:	b2ca      	uxtb	r2, r1
  40321a:	4603      	mov	r3, r0
  40321c:	e002      	b.n	403224 <memset+0x18>
  40321e:	f114 34ff 	adds.w	r4, r4, #4294967295
  403222:	d33b      	bcc.n	40329c <memset+0x90>
  403224:	f803 2b01 	strb.w	r2, [r3], #1
  403228:	079d      	lsls	r5, r3, #30
  40322a:	d1f8      	bne.n	40321e <memset+0x12>
  40322c:	2c03      	cmp	r4, #3
  40322e:	d92e      	bls.n	40328e <memset+0x82>
  403230:	b2cd      	uxtb	r5, r1
  403232:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403236:	2c0f      	cmp	r4, #15
  403238:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40323c:	d919      	bls.n	403272 <memset+0x66>
  40323e:	f103 0210 	add.w	r2, r3, #16
  403242:	4626      	mov	r6, r4
  403244:	3e10      	subs	r6, #16
  403246:	2e0f      	cmp	r6, #15
  403248:	f842 5c10 	str.w	r5, [r2, #-16]
  40324c:	f842 5c0c 	str.w	r5, [r2, #-12]
  403250:	f842 5c08 	str.w	r5, [r2, #-8]
  403254:	f842 5c04 	str.w	r5, [r2, #-4]
  403258:	f102 0210 	add.w	r2, r2, #16
  40325c:	d8f2      	bhi.n	403244 <memset+0x38>
  40325e:	f1a4 0210 	sub.w	r2, r4, #16
  403262:	f022 020f 	bic.w	r2, r2, #15
  403266:	f004 040f 	and.w	r4, r4, #15
  40326a:	3210      	adds	r2, #16
  40326c:	2c03      	cmp	r4, #3
  40326e:	4413      	add	r3, r2
  403270:	d90d      	bls.n	40328e <memset+0x82>
  403272:	461e      	mov	r6, r3
  403274:	4622      	mov	r2, r4
  403276:	3a04      	subs	r2, #4
  403278:	2a03      	cmp	r2, #3
  40327a:	f846 5b04 	str.w	r5, [r6], #4
  40327e:	d8fa      	bhi.n	403276 <memset+0x6a>
  403280:	1f22      	subs	r2, r4, #4
  403282:	f022 0203 	bic.w	r2, r2, #3
  403286:	3204      	adds	r2, #4
  403288:	4413      	add	r3, r2
  40328a:	f004 0403 	and.w	r4, r4, #3
  40328e:	b12c      	cbz	r4, 40329c <memset+0x90>
  403290:	b2c9      	uxtb	r1, r1
  403292:	441c      	add	r4, r3
  403294:	f803 1b01 	strb.w	r1, [r3], #1
  403298:	429c      	cmp	r4, r3
  40329a:	d1fb      	bne.n	403294 <memset+0x88>
  40329c:	bc70      	pop	{r4, r5, r6}
  40329e:	4770      	bx	lr
  4032a0:	4614      	mov	r4, r2
  4032a2:	4603      	mov	r3, r0
  4032a4:	e7c2      	b.n	40322c <memset+0x20>
  4032a6:	bf00      	nop

004032a8 <register_fini>:
  4032a8:	4b02      	ldr	r3, [pc, #8]	; (4032b4 <register_fini+0xc>)
  4032aa:	b113      	cbz	r3, 4032b2 <register_fini+0xa>
  4032ac:	4802      	ldr	r0, [pc, #8]	; (4032b8 <register_fini+0x10>)
  4032ae:	f000 b805 	b.w	4032bc <atexit>
  4032b2:	4770      	bx	lr
  4032b4:	00000000 	.word	0x00000000
  4032b8:	004032c9 	.word	0x004032c9

004032bc <atexit>:
  4032bc:	2300      	movs	r3, #0
  4032be:	4601      	mov	r1, r0
  4032c0:	461a      	mov	r2, r3
  4032c2:	4618      	mov	r0, r3
  4032c4:	f000 b81e 	b.w	403304 <__register_exitproc>

004032c8 <__libc_fini_array>:
  4032c8:	b538      	push	{r3, r4, r5, lr}
  4032ca:	4c0a      	ldr	r4, [pc, #40]	; (4032f4 <__libc_fini_array+0x2c>)
  4032cc:	4d0a      	ldr	r5, [pc, #40]	; (4032f8 <__libc_fini_array+0x30>)
  4032ce:	1b64      	subs	r4, r4, r5
  4032d0:	10a4      	asrs	r4, r4, #2
  4032d2:	d00a      	beq.n	4032ea <__libc_fini_array+0x22>
  4032d4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4032d8:	3b01      	subs	r3, #1
  4032da:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4032de:	3c01      	subs	r4, #1
  4032e0:	f855 3904 	ldr.w	r3, [r5], #-4
  4032e4:	4798      	blx	r3
  4032e6:	2c00      	cmp	r4, #0
  4032e8:	d1f9      	bne.n	4032de <__libc_fini_array+0x16>
  4032ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4032ee:	f000 b939 	b.w	403564 <_fini>
  4032f2:	bf00      	nop
  4032f4:	00403574 	.word	0x00403574
  4032f8:	00403570 	.word	0x00403570

004032fc <__retarget_lock_acquire_recursive>:
  4032fc:	4770      	bx	lr
  4032fe:	bf00      	nop

00403300 <__retarget_lock_release_recursive>:
  403300:	4770      	bx	lr
  403302:	bf00      	nop

00403304 <__register_exitproc>:
  403304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403308:	4d2c      	ldr	r5, [pc, #176]	; (4033bc <__register_exitproc+0xb8>)
  40330a:	4606      	mov	r6, r0
  40330c:	6828      	ldr	r0, [r5, #0]
  40330e:	4698      	mov	r8, r3
  403310:	460f      	mov	r7, r1
  403312:	4691      	mov	r9, r2
  403314:	f7ff fff2 	bl	4032fc <__retarget_lock_acquire_recursive>
  403318:	4b29      	ldr	r3, [pc, #164]	; (4033c0 <__register_exitproc+0xbc>)
  40331a:	681c      	ldr	r4, [r3, #0]
  40331c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403320:	2b00      	cmp	r3, #0
  403322:	d03e      	beq.n	4033a2 <__register_exitproc+0x9e>
  403324:	685a      	ldr	r2, [r3, #4]
  403326:	2a1f      	cmp	r2, #31
  403328:	dc1c      	bgt.n	403364 <__register_exitproc+0x60>
  40332a:	f102 0e01 	add.w	lr, r2, #1
  40332e:	b176      	cbz	r6, 40334e <__register_exitproc+0x4a>
  403330:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403334:	2401      	movs	r4, #1
  403336:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40333a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40333e:	4094      	lsls	r4, r2
  403340:	4320      	orrs	r0, r4
  403342:	2e02      	cmp	r6, #2
  403344:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403348:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40334c:	d023      	beq.n	403396 <__register_exitproc+0x92>
  40334e:	3202      	adds	r2, #2
  403350:	f8c3 e004 	str.w	lr, [r3, #4]
  403354:	6828      	ldr	r0, [r5, #0]
  403356:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40335a:	f7ff ffd1 	bl	403300 <__retarget_lock_release_recursive>
  40335e:	2000      	movs	r0, #0
  403360:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403364:	4b17      	ldr	r3, [pc, #92]	; (4033c4 <__register_exitproc+0xc0>)
  403366:	b30b      	cbz	r3, 4033ac <__register_exitproc+0xa8>
  403368:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40336c:	f3af 8000 	nop.w
  403370:	4603      	mov	r3, r0
  403372:	b1d8      	cbz	r0, 4033ac <__register_exitproc+0xa8>
  403374:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403378:	6002      	str	r2, [r0, #0]
  40337a:	2100      	movs	r1, #0
  40337c:	6041      	str	r1, [r0, #4]
  40337e:	460a      	mov	r2, r1
  403380:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403384:	f04f 0e01 	mov.w	lr, #1
  403388:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40338c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403390:	2e00      	cmp	r6, #0
  403392:	d0dc      	beq.n	40334e <__register_exitproc+0x4a>
  403394:	e7cc      	b.n	403330 <__register_exitproc+0x2c>
  403396:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40339a:	430c      	orrs	r4, r1
  40339c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4033a0:	e7d5      	b.n	40334e <__register_exitproc+0x4a>
  4033a2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4033a6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4033aa:	e7bb      	b.n	403324 <__register_exitproc+0x20>
  4033ac:	6828      	ldr	r0, [r5, #0]
  4033ae:	f7ff ffa7 	bl	403300 <__retarget_lock_release_recursive>
  4033b2:	f04f 30ff 	mov.w	r0, #4294967295
  4033b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4033ba:	bf00      	nop
  4033bc:	20000448 	.word	0x20000448
  4033c0:	0040354c 	.word	0x0040354c
  4033c4:	00000000 	.word	0x00000000
  4033c8:	732f2e2e 	.word	0x732f2e2e
  4033cc:	462f6372 	.word	0x462f6372
  4033d0:	52656572 	.word	0x52656572
  4033d4:	2f534f54 	.word	0x2f534f54
  4033d8:	74726f70 	.word	0x74726f70
  4033dc:	656c6261 	.word	0x656c6261
  4033e0:	4343472f 	.word	0x4343472f
  4033e4:	4d52412f 	.word	0x4d52412f
  4033e8:	344d435f 	.word	0x344d435f
  4033ec:	6f702f46 	.word	0x6f702f46
  4033f0:	632e7472 	.word	0x632e7472
  4033f4:	00000000 	.word	0x00000000
  4033f8:	732f2e2e 	.word	0x732f2e2e
  4033fc:	462f6372 	.word	0x462f6372
  403400:	52656572 	.word	0x52656572
  403404:	2f534f54 	.word	0x2f534f54
  403408:	74726f70 	.word	0x74726f70
  40340c:	656c6261 	.word	0x656c6261
  403410:	6d654d2f 	.word	0x6d654d2f
  403414:	676e614d 	.word	0x676e614d
  403418:	6165682f 	.word	0x6165682f
  40341c:	2e355f70 	.word	0x2e355f70
  403420:	00000063 	.word	0x00000063
  403424:	732f2e2e 	.word	0x732f2e2e
  403428:	462f6372 	.word	0x462f6372
  40342c:	52656572 	.word	0x52656572
  403430:	2f534f54 	.word	0x2f534f54
  403434:	75657571 	.word	0x75657571
  403438:	00632e65 	.word	0x00632e65
  40343c:	732f2e2e 	.word	0x732f2e2e
  403440:	462f6372 	.word	0x462f6372
  403444:	52656572 	.word	0x52656572
  403448:	2f534f54 	.word	0x2f534f54
  40344c:	6b736174 	.word	0x6b736174
  403450:	00632e73 	.word	0x00632e73
  403454:	454c4449 	.word	0x454c4449
  403458:	00000000 	.word	0x00000000
  40345c:	51726d54 	.word	0x51726d54
  403460:	00000000 	.word	0x00000000
  403464:	732f2e2e 	.word	0x732f2e2e
  403468:	462f6372 	.word	0x462f6372
  40346c:	52656572 	.word	0x52656572
  403470:	2f534f54 	.word	0x2f534f54
  403474:	656d6974 	.word	0x656d6974
  403478:	632e7372 	.word	0x632e7372
  40347c:	00000000 	.word	0x00000000
  403480:	20726d54 	.word	0x20726d54
  403484:	00637653 	.word	0x00637653
  403488:	73696854 	.word	0x73696854
  40348c:	20736920 	.word	0x20736920
  403490:	3562614c 	.word	0x3562614c
  403494:	00000a0d 	.word	0x00000a0d
  403498:	3044454c 	.word	0x3044454c
  40349c:	61654820 	.word	0x61654820
  4034a0:	42207472 	.word	0x42207472
  4034a4:	00746165 	.word	0x00746165
  4034a8:	20656854 	.word	0x20656854
  4034ac:	54205854 	.word	0x54205854
  4034b0:	006b7361 	.word	0x006b7361
  4034b4:	20656854 	.word	0x20656854
  4034b8:	54205852 	.word	0x54205852
  4034bc:	006b7361 	.word	0x006b7361
  4034c0:	20656854 	.word	0x20656854
  4034c4:	2044454c 	.word	0x2044454c
  4034c8:	6b736154 	.word	0x6b736154
  4034cc:	00000000 	.word	0x00000000
  4034d0:	74747542 	.word	0x74747542
  4034d4:	54206e6f 	.word	0x54206e6f
  4034d8:	006b7361 	.word	0x006b7361
  4034dc:	68430a0d 	.word	0x68430a0d
  4034e0:	0a0d6461 	.word	0x0a0d6461
  4034e4:	00000000 	.word	0x00000000
  4034e8:	614c0a0d 	.word	0x614c0a0d
  4034ec:	35302062 	.word	0x35302062
  4034f0:	49202d20 	.word	0x49202d20
  4034f4:	7265746e 	.word	0x7265746e
  4034f8:	74707572 	.word	0x74707572
  4034fc:	6e692073 	.word	0x6e692073
  403500:	65724620 	.word	0x65724620
  403504:	4f545265 	.word	0x4f545265
  403508:	000a0d53 	.word	0x000a0d53
  40350c:	53430a0d 	.word	0x53430a0d
  403510:	34332054 	.word	0x34332054
  403514:	202d2037 	.word	0x202d2037
  403518:	534f5452 	.word	0x534f5452
  40351c:	00000a0d 	.word	0x00000a0d
  403520:	65480a0d 	.word	0x65480a0d
  403524:	206f6c6c 	.word	0x206f6c6c
  403528:	65657246 	.word	0x65657246
  40352c:	534f5452 	.word	0x534f5452
  403530:	726f5720 	.word	0x726f5720
  403534:	0a0d646c 	.word	0x0a0d646c
  403538:	00000000 	.word	0x00000000
  40353c:	732f2e2e 	.word	0x732f2e2e
  403540:	6d2f6372 	.word	0x6d2f6372
  403544:	2e6e6961 	.word	0x2e6e6961
  403548:	00000063 	.word	0x00000063

0040354c <_global_impure_ptr>:
  40354c:	20000020                                 .. 

00403550 <_init>:
  403550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403552:	bf00      	nop
  403554:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403556:	bc08      	pop	{r3}
  403558:	469e      	mov	lr, r3
  40355a:	4770      	bx	lr

0040355c <__init_array_start>:
  40355c:	004032a9 	.word	0x004032a9

00403560 <__frame_dummy_init_array_entry>:
  403560:	0040011d                                ..@.

00403564 <_fini>:
  403564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403566:	bf00      	nop
  403568:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40356a:	bc08      	pop	{r3}
  40356c:	469e      	mov	lr, r3
  40356e:	4770      	bx	lr

00403570 <__fini_array_start>:
  403570:	004000f9 	.word	0x004000f9
