{
  "module_name": "reg.h",
  "hash_id": "7ec0c21cd89ab506206c18527032d1edf23b074dedc78d0f3245e599cfb0399b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/atheros/alx/reg.h",
  "human_readable_source": " \n\n#ifndef ALX_REG_H\n#define ALX_REG_H\n\n#define ALX_DEV_ID_AR8161\t\t\t\t0x1091\n#define ALX_DEV_ID_E2200\t\t\t\t0xe091\n#define ALX_DEV_ID_E2400\t\t\t\t0xe0a1\n#define ALX_DEV_ID_E2500\t\t\t\t0xe0b1\n#define ALX_DEV_ID_AR8162\t\t\t\t0x1090\n#define ALX_DEV_ID_AR8171\t\t\t\t0x10A1\n#define ALX_DEV_ID_AR8172\t\t\t\t0x10A0\n\n \n#define ALX_PCI_REVID_SHIFT\t\t\t\t3\n#define ALX_REV_A0\t\t\t\t\t0\n#define ALX_REV_A1\t\t\t\t\t1\n#define ALX_REV_B0\t\t\t\t\t2\n#define ALX_REV_C0\t\t\t\t\t3\n\n#define ALX_DEV_CTRL\t\t\t\t\t0x0060\n#define ALX_DEV_CTRL_MAXRRS_MIN\t\t\t\t2\n\n#define ALX_MSIX_MASK\t\t\t\t\t0x0090\n\n#define ALX_UE_SVRT\t\t\t\t\t0x010C\n#define ALX_UE_SVRT_FCPROTERR\t\t\t\tBIT(13)\n#define ALX_UE_SVRT_DLPROTERR\t\t\t\tBIT(4)\n\n \n#define ALX_EFLD\t\t\t\t\t0x0204\n#define ALX_EFLD_F_EXIST\t\t\t\tBIT(10)\n#define ALX_EFLD_E_EXIST\t\t\t\tBIT(9)\n#define ALX_EFLD_STAT\t\t\t\t\tBIT(5)\n#define ALX_EFLD_START\t\t\t\t\tBIT(0)\n\n \n#define ALX_SLD\t\t\t\t\t\t0x0218\n#define ALX_SLD_STAT\t\t\t\t\tBIT(12)\n#define ALX_SLD_START\t\t\t\t\tBIT(11)\n#define ALX_SLD_MAX_TO\t\t\t\t\t100\n\n#define ALX_PDLL_TRNS1\t\t\t\t\t0x1104\n#define ALX_PDLL_TRNS1_D3PLLOFF_EN\t\t\tBIT(11)\n\n#define ALX_PMCTRL\t\t\t\t\t0x12F8\n#define ALX_PMCTRL_HOTRST_WTEN\t\t\t\tBIT(31)\n \n#define ALX_PMCTRL_ASPM_FCEN\t\t\t\tBIT(30)\n#define ALX_PMCTRL_SADLY_EN\t\t\t\tBIT(29)\n#define ALX_PMCTRL_LCKDET_TIMER_MASK\t\t\t0xF\n#define ALX_PMCTRL_LCKDET_TIMER_SHIFT\t\t\t24\n#define ALX_PMCTRL_LCKDET_TIMER_DEF\t\t\t0xC\n \n#define ALX_PMCTRL_L1REQ_TO_MASK\t\t\t0xF\n#define ALX_PMCTRL_L1REQ_TO_SHIFT\t\t\t20\n#define ALX_PMCTRL_L1REG_TO_DEF\t\t\t\t0xF\n#define ALX_PMCTRL_TXL1_AFTER_L0S\t\t\tBIT(19)\n#define ALX_PMCTRL_L1_TIMER_MASK\t\t\t0x7\n#define ALX_PMCTRL_L1_TIMER_SHIFT\t\t\t16\n#define ALX_PMCTRL_L1_TIMER_16US\t\t\t4\n#define ALX_PMCTRL_RCVR_WT_1US\t\t\t\tBIT(15)\n \n#define ALX_PMCTRL_L1_CLKSW_EN\t\t\t\tBIT(13)\n#define ALX_PMCTRL_L0S_EN\t\t\t\tBIT(12)\n#define ALX_PMCTRL_RXL1_AFTER_L0S\t\t\tBIT(11)\n#define ALX_PMCTRL_L1_BUFSRX_EN\t\t\t\tBIT(7)\n \n#define ALX_PMCTRL_L1_SRDSRX_PWD\t\t\tBIT(6)\n#define ALX_PMCTRL_L1_SRDSPLL_EN\t\t\tBIT(5)\n#define ALX_PMCTRL_L1_SRDS_EN\t\t\t\tBIT(4)\n#define ALX_PMCTRL_L1_EN\t\t\t\tBIT(3)\n\n \n \n \n\n#define ALX_MASTER\t\t\t\t\t0x1400\n \n#define ALX_MASTER_PCLKSEL_SRDS\t\t\t\tBIT(12)\n \n#define ALX_MASTER_IRQMOD2_EN\t\t\t\tBIT(11)\n \n#define ALX_MASTER_IRQMOD1_EN\t\t\t\tBIT(10)\n#define ALX_MASTER_SYSALVTIMER_EN\t\t\tBIT(7)\n#define ALX_MASTER_OOB_DIS\t\t\t\tBIT(6)\n \n#define ALX_MASTER_WAKEN_25M\t\t\t\tBIT(5)\n \n#define ALX_MASTER_DMA_MAC_RST\t\t\t\tBIT(0)\n#define ALX_DMA_MAC_RST_TO\t\t\t\t50\n\n#define ALX_IRQ_MODU_TIMER\t\t\t\t0x1408\n#define ALX_IRQ_MODU_TIMER1_MASK\t\t\t0xFFFF\n#define ALX_IRQ_MODU_TIMER1_SHIFT\t\t\t0\n\n#define ALX_PHY_CTRL\t\t\t\t\t0x140C\n#define ALX_PHY_CTRL_100AB_EN\t\t\t\tBIT(17)\n \n#define ALX_PHY_CTRL_POWER_DOWN\t\t\t\tBIT(14)\n \n#define ALX_PHY_CTRL_PLL_ON\t\t\t\tBIT(13)\n#define ALX_PHY_CTRL_RST_ANALOG\t\t\t\tBIT(12)\n#define ALX_PHY_CTRL_HIB_PULSE\t\t\t\tBIT(11)\n#define ALX_PHY_CTRL_HIB_EN\t\t\t\tBIT(10)\n#define ALX_PHY_CTRL_IDDQ\t\t\t\tBIT(7)\n#define ALX_PHY_CTRL_GATE_25M\t\t\t\tBIT(5)\n#define ALX_PHY_CTRL_LED_MODE\t\t\t\tBIT(2)\n \n#define ALX_PHY_CTRL_DSPRST_OUT\t\t\t\tBIT(0)\n#define ALX_PHY_CTRL_DSPRST_TO\t\t\t\t80\n#define ALX_PHY_CTRL_CLS\t(ALX_PHY_CTRL_LED_MODE | \\\n\t\t\t\t ALX_PHY_CTRL_100AB_EN | \\\n\t\t\t\t ALX_PHY_CTRL_PLL_ON)\n\n#define ALX_MAC_STS\t\t\t\t\t0x1410\n#define ALX_MAC_STS_TXQ_BUSY\t\t\t\tBIT(3)\n#define ALX_MAC_STS_RXQ_BUSY\t\t\t\tBIT(2)\n#define ALX_MAC_STS_TXMAC_BUSY\t\t\t\tBIT(1)\n#define ALX_MAC_STS_RXMAC_BUSY\t\t\t\tBIT(0)\n#define ALX_MAC_STS_IDLE\t(ALX_MAC_STS_TXQ_BUSY | \\\n\t\t\t\t ALX_MAC_STS_RXQ_BUSY | \\\n\t\t\t\t ALX_MAC_STS_TXMAC_BUSY | \\\n\t\t\t\t ALX_MAC_STS_RXMAC_BUSY)\n\n#define ALX_MDIO\t\t\t\t\t0x1414\n#define ALX_MDIO_MODE_EXT\t\t\t\tBIT(30)\n#define ALX_MDIO_BUSY\t\t\t\t\tBIT(27)\n#define ALX_MDIO_CLK_SEL_MASK\t\t\t\t0x7\n#define ALX_MDIO_CLK_SEL_SHIFT\t\t\t\t24\n#define ALX_MDIO_CLK_SEL_25MD4\t\t\t\t0\n#define ALX_MDIO_CLK_SEL_25MD128\t\t\t7\n#define ALX_MDIO_START\t\t\t\t\tBIT(23)\n#define ALX_MDIO_SPRES_PRMBL\t\t\t\tBIT(22)\n \n#define ALX_MDIO_OP_READ\t\t\t\tBIT(21)\n#define ALX_MDIO_REG_MASK\t\t\t\t0x1F\n#define ALX_MDIO_REG_SHIFT\t\t\t\t16\n#define ALX_MDIO_DATA_MASK\t\t\t\t0xFFFF\n#define ALX_MDIO_DATA_SHIFT\t\t\t\t0\n#define ALX_MDIO_MAX_AC_TO\t\t\t\t120\n\n#define ALX_MDIO_EXTN\t\t\t\t\t0x1448\n#define ALX_MDIO_EXTN_DEVAD_MASK\t\t\t0x1F\n#define ALX_MDIO_EXTN_DEVAD_SHIFT\t\t\t16\n#define ALX_MDIO_EXTN_REG_MASK\t\t\t\t0xFFFF\n#define ALX_MDIO_EXTN_REG_SHIFT\t\t\t\t0\n\n#define ALX_SERDES\t\t\t\t\t0x1424\n#define ALX_SERDES_PHYCLK_SLWDWN\t\t\tBIT(18)\n#define ALX_SERDES_MACCLK_SLWDWN\t\t\tBIT(17)\n\n#define ALX_LPI_CTRL\t\t\t\t\t0x1440\n#define ALX_LPI_CTRL_EN\t\t\t\t\tBIT(0)\n\n \n#define ALX_HRTBT_EXT_CTRL\t\t\t\t0x1AD0\n#define L1F_HRTBT_EXT_CTRL_PERIOD_HIGH_MASK\t\t0x3F\n#define L1F_HRTBT_EXT_CTRL_PERIOD_HIGH_SHIFT\t\t24\n#define L1F_HRTBT_EXT_CTRL_SWOI_STARTUP_PKT_EN\t\tBIT(23)\n#define L1F_HRTBT_EXT_CTRL_IOAC_2_FRAGMENTED\t\tBIT(22)\n#define L1F_HRTBT_EXT_CTRL_IOAC_1_FRAGMENTED\t\tBIT(21)\n#define L1F_HRTBT_EXT_CTRL_IOAC_1_KEEPALIVE_EN\t\tBIT(20)\n#define L1F_HRTBT_EXT_CTRL_IOAC_1_HAS_VLAN\t\tBIT(19)\n#define L1F_HRTBT_EXT_CTRL_IOAC_1_IS_8023\t\tBIT(18)\n#define L1F_HRTBT_EXT_CTRL_IOAC_1_IS_IPV6\t\tBIT(17)\n#define L1F_HRTBT_EXT_CTRL_IOAC_2_KEEPALIVE_EN\t\tBIT(16)\n#define L1F_HRTBT_EXT_CTRL_IOAC_2_HAS_VLAN\t\tBIT(15)\n#define L1F_HRTBT_EXT_CTRL_IOAC_2_IS_8023\t\tBIT(14)\n#define L1F_HRTBT_EXT_CTRL_IOAC_2_IS_IPV6\t\tBIT(13)\n#define ALX_HRTBT_EXT_CTRL_NS_EN\t\t\tBIT(12)\n#define ALX_HRTBT_EXT_CTRL_FRAG_LEN_MASK\t\t0xFF\n#define ALX_HRTBT_EXT_CTRL_FRAG_LEN_SHIFT\t\t4\n#define ALX_HRTBT_EXT_CTRL_IS_8023\t\t\tBIT(3)\n#define ALX_HRTBT_EXT_CTRL_IS_IPV6\t\t\tBIT(2)\n#define ALX_HRTBT_EXT_CTRL_WAKEUP_EN\t\t\tBIT(1)\n#define ALX_HRTBT_EXT_CTRL_ARP_EN\t\t\tBIT(0)\n\n#define ALX_HRTBT_REM_IPV4_ADDR\t\t\t\t0x1AD4\n#define ALX_HRTBT_HOST_IPV4_ADDR\t\t\t0x1478\n#define ALX_HRTBT_REM_IPV6_ADDR3\t\t\t0x1AD8\n#define ALX_HRTBT_REM_IPV6_ADDR2\t\t\t0x1ADC\n#define ALX_HRTBT_REM_IPV6_ADDR1\t\t\t0x1AE0\n#define ALX_HRTBT_REM_IPV6_ADDR0\t\t\t0x1AE4\n\n \n#define ALX_SWOI_ACER_CTRL\t\t\t\t0x1B8C\n#define ALX_SWOI_ORIG_ACK_NAK_EN\t\t\tBIT(20)\n#define ALX_SWOI_ORIG_ACK_NAK_PKT_LEN_MASK\t\t0XFF\n#define ALX_SWOI_ORIG_ACK_NAK_PKT_LEN_SHIFT\t\t12\n#define ALX_SWOI_ORIG_ACK_ADDR_MASK\t\t\t0XFFF\n#define ALX_SWOI_ORIG_ACK_ADDR_SHIFT\t\t\t0\n\n#define ALX_SWOI_IOAC_CTRL_2\t\t\t\t0x1B90\n#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_FRAG_LEN_MASK\t0xFF\n#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_FRAG_LEN_SHIFT\t24\n#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_PKT_LEN_MASK\t0xFFF\n#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_PKT_LEN_SHIFT\t12\n#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_HDR_ADDR_MASK\t0xFFF\n#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_HDR_ADDR_SHIFT\t0\n\n#define ALX_SWOI_IOAC_CTRL_3\t\t\t\t0x1B94\n#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_FRAG_LEN_MASK\t0xFF\n#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_FRAG_LEN_SHIFT\t24\n#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_PKT_LEN_MASK\t0xFFF\n#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_PKT_LEN_SHIFT\t12\n#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_HDR_ADDR_MASK\t0xFFF\n#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_HDR_ADDR_SHIFT\t0\n\n \n#define ALX_IDLE_DECISN_TIMER\t\t\t\t0x1474\n \n#define ALX_IDLE_DECISN_TIMER_DEF\t\t\t0x400\n\n#define ALX_MAC_CTRL\t\t\t\t\t0x1480\n#define ALX_MAC_CTRL_FAST_PAUSE\t\t\t\tBIT(31)\n#define ALX_MAC_CTRL_WOLSPED_SWEN\t\t\tBIT(30)\n \n#define ALX_MAC_CTRL_MHASH_ALG_HI5B\t\t\tBIT(29)\n#define ALX_MAC_CTRL_BRD_EN\t\t\t\tBIT(26)\n#define ALX_MAC_CTRL_MULTIALL_EN\t\t\tBIT(25)\n#define ALX_MAC_CTRL_SPEED_MASK\t\t\t\t0x3\n#define ALX_MAC_CTRL_SPEED_SHIFT\t\t\t20\n#define ALX_MAC_CTRL_SPEED_10_100\t\t\t1\n#define ALX_MAC_CTRL_SPEED_1000\t\t\t\t2\n#define ALX_MAC_CTRL_PROMISC_EN\t\t\t\tBIT(15)\n#define ALX_MAC_CTRL_VLANSTRIP\t\t\t\tBIT(14)\n#define ALX_MAC_CTRL_PRMBLEN_MASK\t\t\t0xF\n#define ALX_MAC_CTRL_PRMBLEN_SHIFT\t\t\t10\n#define ALX_MAC_CTRL_PCRCE\t\t\t\tBIT(7)\n#define ALX_MAC_CTRL_CRCE\t\t\t\tBIT(6)\n#define ALX_MAC_CTRL_FULLD\t\t\t\tBIT(5)\n#define ALX_MAC_CTRL_RXFC_EN\t\t\t\tBIT(3)\n#define ALX_MAC_CTRL_TXFC_EN\t\t\t\tBIT(2)\n#define ALX_MAC_CTRL_RX_EN\t\t\t\tBIT(1)\n#define ALX_MAC_CTRL_TX_EN\t\t\t\tBIT(0)\n\n#define ALX_STAD0\t\t\t\t\t0x1488\n#define ALX_STAD1\t\t\t\t\t0x148C\n\n#define ALX_HASH_TBL0\t\t\t\t\t0x1490\n#define ALX_HASH_TBL1\t\t\t\t\t0x1494\n\n#define ALX_MTU\t\t\t\t\t\t0x149C\n#define ALX_MTU_JUMBO_TH\t\t\t\t1514\n#define ALX_MTU_STD_ALGN\t\t\t\t1536\n\n#define ALX_SRAM5\t\t\t\t\t0x1524\n#define ALX_SRAM_RXF_LEN_MASK\t\t\t\t0xFFF\n#define ALX_SRAM_RXF_LEN_SHIFT\t\t\t\t0\n#define ALX_SRAM_RXF_LEN_8K\t\t\t\t(8*1024)\n\n#define ALX_SRAM9\t\t\t\t\t0x1534\n#define ALX_SRAM_LOAD_PTR\t\t\t\tBIT(0)\n\n#define ALX_RX_BASE_ADDR_HI\t\t\t\t0x1540\n\n#define ALX_TX_BASE_ADDR_HI\t\t\t\t0x1544\n\n#define ALX_RFD_ADDR_LO\t\t\t\t\t0x1550\n#define ALX_RFD_RING_SZ\t\t\t\t\t0x1560\n#define ALX_RFD_BUF_SZ\t\t\t\t\t0x1564\n\n#define ALX_RRD_ADDR_LO\t\t\t\t\t0x1568\n#define ALX_RRD_RING_SZ\t\t\t\t\t0x1578\n\n \n#define ALX_TPD_PRI3_ADDR_LO\t\t\t\t0x14E4\n#define ALX_TPD_PRI2_ADDR_LO\t\t\t\t0x14E0\n#define ALX_TPD_PRI1_ADDR_LO\t\t\t\t0x157C\n#define ALX_TPD_PRI0_ADDR_LO\t\t\t\t0x1580\n\n \n#define ALX_TPD_PRI3_PIDX\t\t\t\t0x1618\n#define ALX_TPD_PRI2_PIDX\t\t\t\t0x161A\n#define ALX_TPD_PRI1_PIDX\t\t\t\t0x15F0\n#define ALX_TPD_PRI0_PIDX\t\t\t\t0x15F2\n\n \n#define ALX_TPD_PRI3_CIDX\t\t\t\t0x161C\n#define ALX_TPD_PRI2_CIDX\t\t\t\t0x161E\n#define ALX_TPD_PRI1_CIDX\t\t\t\t0x15F4\n#define ALX_TPD_PRI0_CIDX\t\t\t\t0x15F6\n\n#define ALX_TPD_RING_SZ\t\t\t\t\t0x1584\n\n#define ALX_TXQ0\t\t\t\t\t0x1590\n#define ALX_TXQ0_TXF_BURST_PREF_MASK\t\t\t0xFFFF\n#define ALX_TXQ0_TXF_BURST_PREF_SHIFT\t\t\t16\n#define ALX_TXQ_TXF_BURST_PREF_DEF\t\t\t0x200\n#define ALX_TXQ0_LSO_8023_EN\t\t\t\tBIT(7)\n#define ALX_TXQ0_MODE_ENHANCE\t\t\t\tBIT(6)\n#define ALX_TXQ0_EN\t\t\t\t\tBIT(5)\n#define ALX_TXQ0_SUPT_IPOPT\t\t\t\tBIT(4)\n#define ALX_TXQ0_TPD_BURSTPREF_MASK\t\t\t0xF\n#define ALX_TXQ0_TPD_BURSTPREF_SHIFT\t\t\t0\n#define ALX_TXQ_TPD_BURSTPREF_DEF\t\t\t5\n\n#define ALX_TXQ1\t\t\t\t\t0x1594\n \n#define ALX_TXQ1_ERRLGPKT_DROP_EN\t\t\tBIT(11)\n#define ALX_TXQ1_JUMBO_TSO_TH\t\t\t\t(7*1024)\n\n#define ALX_RXQ0\t\t\t\t\t0x15A0\n#define ALX_RXQ0_EN\t\t\t\t\tBIT(31)\n#define ALX_RXQ0_RSS_HASH_EN\t\t\t\tBIT(29)\n#define ALX_RXQ0_RSS_MODE_MASK\t\t\t\t0x3\n#define ALX_RXQ0_RSS_MODE_SHIFT\t\t\t\t26\n#define ALX_RXQ0_RSS_MODE_DIS\t\t\t\t0\n#define ALX_RXQ0_RSS_MODE_MQMI\t\t\t\t3\n#define ALX_RXQ0_NUM_RFD_PREF_MASK\t\t\t0x3F\n#define ALX_RXQ0_NUM_RFD_PREF_SHIFT\t\t\t20\n#define ALX_RXQ0_NUM_RFD_PREF_DEF\t\t\t8\n#define ALX_RXQ0_IDT_TBL_SIZE_MASK\t\t\t0x1FF\n#define ALX_RXQ0_IDT_TBL_SIZE_SHIFT\t\t\t8\n#define ALX_RXQ0_IDT_TBL_SIZE_DEF\t\t\t0x100\n#define ALX_RXQ0_IDT_TBL_SIZE_NORMAL\t\t\t128\n#define ALX_RXQ0_IPV6_PARSE_EN\t\t\t\tBIT(7)\n#define ALX_RXQ0_RSS_HSTYP_MASK\t\t\t\t0xF\n#define ALX_RXQ0_RSS_HSTYP_SHIFT\t\t\t2\n#define ALX_RXQ0_RSS_HSTYP_IPV6_TCP_EN\t\t\tBIT(5)\n#define ALX_RXQ0_RSS_HSTYP_IPV6_EN\t\t\tBIT(4)\n#define ALX_RXQ0_RSS_HSTYP_IPV4_TCP_EN\t\t\tBIT(3)\n#define ALX_RXQ0_RSS_HSTYP_IPV4_EN\t\t\tBIT(2)\n#define ALX_RXQ0_RSS_HSTYP_ALL\t\t(ALX_RXQ0_RSS_HSTYP_IPV6_TCP_EN | \\\n\t\t\t\t\t ALX_RXQ0_RSS_HSTYP_IPV4_TCP_EN | \\\n\t\t\t\t\t ALX_RXQ0_RSS_HSTYP_IPV6_EN | \\\n\t\t\t\t\t ALX_RXQ0_RSS_HSTYP_IPV4_EN)\n#define ALX_RXQ0_ASPM_THRESH_MASK\t\t\t0x3\n#define ALX_RXQ0_ASPM_THRESH_SHIFT\t\t\t0\n#define ALX_RXQ0_ASPM_THRESH_100M\t\t\t3\n\n#define ALX_RXQ2\t\t\t\t\t0x15A8\n#define ALX_RXQ2_RXF_XOFF_THRESH_MASK\t\t\t0xFFF\n#define ALX_RXQ2_RXF_XOFF_THRESH_SHIFT\t\t\t16\n#define ALX_RXQ2_RXF_XON_THRESH_MASK\t\t\t0xFFF\n#define ALX_RXQ2_RXF_XON_THRESH_SHIFT\t\t\t0\n \n#define ALX_RXQ2_RXF_FLOW_CTRL_RSVD\t\t\t3212\n\n#define ALX_DMA\t\t\t\t\t\t0x15C0\n#define ALX_DMA_RCHNL_SEL_MASK\t\t\t\t0x3\n#define ALX_DMA_RCHNL_SEL_SHIFT\t\t\t\t26\n#define ALX_DMA_WDLY_CNT_MASK\t\t\t\t0xF\n#define ALX_DMA_WDLY_CNT_SHIFT\t\t\t\t16\n#define ALX_DMA_WDLY_CNT_DEF\t\t\t\t4\n#define ALX_DMA_RDLY_CNT_MASK\t\t\t\t0x1F\n#define ALX_DMA_RDLY_CNT_SHIFT\t\t\t\t11\n#define ALX_DMA_RDLY_CNT_DEF\t\t\t\t15\n \n#define ALX_DMA_RREQ_PRI_DATA\t\t\t\tBIT(10)\n#define ALX_DMA_RREQ_BLEN_MASK\t\t\t\t0x7\n#define ALX_DMA_RREQ_BLEN_SHIFT\t\t\t\t4\n#define ALX_DMA_RORDER_MODE_MASK\t\t\t0x7\n#define ALX_DMA_RORDER_MODE_SHIFT\t\t\t0\n#define ALX_DMA_RORDER_MODE_OUT\t\t\t\t4\n\n#define ALX_WOL0\t\t\t\t\t0x14A0\n#define ALX_WOL0_PME_LINK\t\t\t\tBIT(5)\n#define ALX_WOL0_LINK_EN\t\t\t\tBIT(4)\n#define ALX_WOL0_PME_MAGIC_EN\t\t\t\tBIT(3)\n#define ALX_WOL0_MAGIC_EN\t\t\t\tBIT(2)\n\n#define ALX_RFD_PIDX\t\t\t\t\t0x15E0\n\n#define ALX_RFD_CIDX\t\t\t\t\t0x15F8\n\n \n#define ALX_MIB_BASE\t\t\t\t\t0x1700\n\n#define ALX_MIB_RX_OK\t\t\t\t\t(ALX_MIB_BASE + 0)\n#define ALX_MIB_RX_BCAST\t\t\t\t(ALX_MIB_BASE + 4)\n#define ALX_MIB_RX_MCAST\t\t\t\t(ALX_MIB_BASE + 8)\n#define ALX_MIB_RX_PAUSE\t\t\t\t(ALX_MIB_BASE + 12)\n#define ALX_MIB_RX_CTRL\t\t\t\t\t(ALX_MIB_BASE + 16)\n#define ALX_MIB_RX_FCS_ERR\t\t\t\t(ALX_MIB_BASE + 20)\n#define ALX_MIB_RX_LEN_ERR\t\t\t\t(ALX_MIB_BASE + 24)\n#define ALX_MIB_RX_BYTE_CNT\t\t\t\t(ALX_MIB_BASE + 28)\n#define ALX_MIB_RX_RUNT\t\t\t\t\t(ALX_MIB_BASE + 32)\n#define ALX_MIB_RX_FRAG\t\t\t\t\t(ALX_MIB_BASE + 36)\n#define ALX_MIB_RX_SZ_64B\t\t\t\t(ALX_MIB_BASE + 40)\n#define ALX_MIB_RX_SZ_127B\t\t\t\t(ALX_MIB_BASE + 44)\n#define ALX_MIB_RX_SZ_255B\t\t\t\t(ALX_MIB_BASE + 48)\n#define ALX_MIB_RX_SZ_511B\t\t\t\t(ALX_MIB_BASE + 52)\n#define ALX_MIB_RX_SZ_1023B\t\t\t\t(ALX_MIB_BASE + 56)\n#define ALX_MIB_RX_SZ_1518B\t\t\t\t(ALX_MIB_BASE + 60)\n#define ALX_MIB_RX_SZ_MAX\t\t\t\t(ALX_MIB_BASE + 64)\n#define ALX_MIB_RX_OV_SZ\t\t\t\t(ALX_MIB_BASE + 68)\n#define ALX_MIB_RX_OV_RXF\t\t\t\t(ALX_MIB_BASE + 72)\n#define ALX_MIB_RX_OV_RRD\t\t\t\t(ALX_MIB_BASE + 76)\n#define ALX_MIB_RX_ALIGN_ERR\t\t\t\t(ALX_MIB_BASE + 80)\n#define ALX_MIB_RX_BCCNT\t\t\t\t(ALX_MIB_BASE + 84)\n#define ALX_MIB_RX_MCCNT\t\t\t\t(ALX_MIB_BASE + 88)\n#define ALX_MIB_RX_ERRADDR\t\t\t\t(ALX_MIB_BASE + 92)\n\n#define ALX_MIB_TX_OK\t\t\t\t\t(ALX_MIB_BASE + 96)\n#define ALX_MIB_TX_BCAST\t\t\t\t(ALX_MIB_BASE + 100)\n#define ALX_MIB_TX_MCAST\t\t\t\t(ALX_MIB_BASE + 104)\n#define ALX_MIB_TX_PAUSE\t\t\t\t(ALX_MIB_BASE + 108)\n#define ALX_MIB_TX_EXC_DEFER\t\t\t\t(ALX_MIB_BASE + 112)\n#define ALX_MIB_TX_CTRL\t\t\t\t\t(ALX_MIB_BASE + 116)\n#define ALX_MIB_TX_DEFER\t\t\t\t(ALX_MIB_BASE + 120)\n#define ALX_MIB_TX_BYTE_CNT\t\t\t\t(ALX_MIB_BASE + 124)\n#define ALX_MIB_TX_SZ_64B\t\t\t\t(ALX_MIB_BASE + 128)\n#define ALX_MIB_TX_SZ_127B\t\t\t\t(ALX_MIB_BASE + 132)\n#define ALX_MIB_TX_SZ_255B\t\t\t\t(ALX_MIB_BASE + 136)\n#define ALX_MIB_TX_SZ_511B\t\t\t\t(ALX_MIB_BASE + 140)\n#define ALX_MIB_TX_SZ_1023B\t\t\t\t(ALX_MIB_BASE + 144)\n#define ALX_MIB_TX_SZ_1518B\t\t\t\t(ALX_MIB_BASE + 148)\n#define ALX_MIB_TX_SZ_MAX\t\t\t\t(ALX_MIB_BASE + 152)\n#define ALX_MIB_TX_SINGLE_COL\t\t\t\t(ALX_MIB_BASE + 156)\n#define ALX_MIB_TX_MULTI_COL\t\t\t\t(ALX_MIB_BASE + 160)\n#define ALX_MIB_TX_LATE_COL\t\t\t\t(ALX_MIB_BASE + 164)\n#define ALX_MIB_TX_ABORT_COL\t\t\t\t(ALX_MIB_BASE + 168)\n#define ALX_MIB_TX_UNDERRUN\t\t\t\t(ALX_MIB_BASE + 172)\n#define ALX_MIB_TX_TRD_EOP\t\t\t\t(ALX_MIB_BASE + 176)\n#define ALX_MIB_TX_LEN_ERR\t\t\t\t(ALX_MIB_BASE + 180)\n#define ALX_MIB_TX_TRUNC\t\t\t\t(ALX_MIB_BASE + 184)\n#define ALX_MIB_TX_BCCNT\t\t\t\t(ALX_MIB_BASE + 188)\n#define ALX_MIB_TX_MCCNT\t\t\t\t(ALX_MIB_BASE + 192)\n#define ALX_MIB_UPDATE\t\t\t\t\t(ALX_MIB_BASE + 196)\n\n\n#define ALX_ISR\t\t\t\t\t\t0x1600\n#define ALX_ISR_DIS\t\t\t\t\tBIT(31)\n#define ALX_ISR_RX_Q7\t\t\t\t\tBIT(30)\n#define ALX_ISR_RX_Q6\t\t\t\t\tBIT(29)\n#define ALX_ISR_RX_Q5\t\t\t\t\tBIT(28)\n#define ALX_ISR_RX_Q4\t\t\t\t\tBIT(27)\n#define ALX_ISR_PCIE_LNKDOWN\t\t\t\tBIT(26)\n#define ALX_ISR_RX_Q3\t\t\t\t\tBIT(19)\n#define ALX_ISR_RX_Q2\t\t\t\t\tBIT(18)\n#define ALX_ISR_RX_Q1\t\t\t\t\tBIT(17)\n#define ALX_ISR_RX_Q0\t\t\t\t\tBIT(16)\n#define ALX_ISR_TX_Q0\t\t\t\t\tBIT(15)\n#define ALX_ISR_PHY\t\t\t\t\tBIT(12)\n#define ALX_ISR_DMAW\t\t\t\t\tBIT(10)\n#define ALX_ISR_DMAR\t\t\t\t\tBIT(9)\n#define ALX_ISR_TXF_UR\t\t\t\t\tBIT(8)\n#define ALX_ISR_TX_Q3\t\t\t\t\tBIT(7)\n#define ALX_ISR_TX_Q2\t\t\t\t\tBIT(6)\n#define ALX_ISR_TX_Q1\t\t\t\t\tBIT(5)\n#define ALX_ISR_RFD_UR\t\t\t\t\tBIT(4)\n#define ALX_ISR_RXF_OV\t\t\t\t\tBIT(3)\n#define ALX_ISR_MANU\t\t\t\t\tBIT(2)\n#define ALX_ISR_TIMER\t\t\t\t\tBIT(1)\n#define ALX_ISR_SMB\t\t\t\t\tBIT(0)\n\n#define ALX_IMR\t\t\t\t\t\t0x1604\n\n \n#define ALX_INT_RETRIG\t\t\t\t\t0x1608\n \n#define ALX_INT_RETRIG_TO\t\t\t\t20000\n\n#define ALX_SMB_TIMER\t\t\t\t\t0x15C4\n\n#define ALX_TINT_TPD_THRSHLD\t\t\t\t0x15C8\n\n#define ALX_TINT_TIMER\t\t\t\t\t0x15CC\n\n#define ALX_CLK_GATE\t\t\t\t\t0x1814\n#define ALX_CLK_GATE_RXMAC\t\t\t\tBIT(5)\n#define ALX_CLK_GATE_TXMAC\t\t\t\tBIT(4)\n#define ALX_CLK_GATE_RXQ\t\t\t\tBIT(3)\n#define ALX_CLK_GATE_TXQ\t\t\t\tBIT(2)\n#define ALX_CLK_GATE_DMAR\t\t\t\tBIT(1)\n#define ALX_CLK_GATE_DMAW\t\t\t\tBIT(0)\n#define ALX_CLK_GATE_ALL\t\t(ALX_CLK_GATE_RXMAC | \\\n\t\t\t\t\t ALX_CLK_GATE_TXMAC | \\\n\t\t\t\t\t ALX_CLK_GATE_RXQ | \\\n\t\t\t\t\t ALX_CLK_GATE_TXQ | \\\n\t\t\t\t\t ALX_CLK_GATE_DMAR | \\\n\t\t\t\t\t ALX_CLK_GATE_DMAW)\n\n \n#define ALX_DRV\t\t\t\t\t\t0x1804\n#define ALX_DRV_PHY_AUTO\t\t\t\tBIT(28)\n#define ALX_DRV_PHY_1000\t\t\t\tBIT(27)\n#define ALX_DRV_PHY_100\t\t\t\t\tBIT(26)\n#define ALX_DRV_PHY_10\t\t\t\t\tBIT(25)\n#define ALX_DRV_PHY_DUPLEX\t\t\t\tBIT(24)\n \n#define ALX_DRV_PHY_PAUSE\t\t\t\tBIT(23)\n \n#define ALX_DRV_PHY_MASK\t\t\t\t0xFF\n#define ALX_DRV_PHY_SHIFT\t\t\t\t21\n#define ALX_DRV_PHY_UNKNOWN\t\t\t\t0\n\n \n#define ALX_PHY_INITED\t\t\t\t\t0x003F\n\n \n#define ALX_WOL_CTRL2\t\t\t\t\t0x1830\n#define ALX_WOL_CTRL2_DATA_STORE\t\t\tBIT(3)\n#define ALX_WOL_CTRL2_PTRN_EVT\t\t\t\tBIT(2)\n#define ALX_WOL_CTRL2_PME_PTRN_EN\t\t\tBIT(1)\n#define ALX_WOL_CTRL2_PTRN_EN\t\t\t\tBIT(0)\n\n#define ALX_WOL_CTRL3\t\t\t\t\t0x1834\n#define ALX_WOL_CTRL3_PTRN_ADDR_MASK\t\t\t0xFFFFF\n#define ALX_WOL_CTRL3_PTRN_ADDR_SHIFT\t\t\t0\n\n#define ALX_WOL_CTRL4\t\t\t\t\t0x1838\n#define ALX_WOL_CTRL4_PT15_MATCH\t\t\tBIT(31)\n#define ALX_WOL_CTRL4_PT14_MATCH\t\t\tBIT(30)\n#define ALX_WOL_CTRL4_PT13_MATCH\t\t\tBIT(29)\n#define ALX_WOL_CTRL4_PT12_MATCH\t\t\tBIT(28)\n#define ALX_WOL_CTRL4_PT11_MATCH\t\t\tBIT(27)\n#define ALX_WOL_CTRL4_PT10_MATCH\t\t\tBIT(26)\n#define ALX_WOL_CTRL4_PT9_MATCH\t\t\t\tBIT(25)\n#define ALX_WOL_CTRL4_PT8_MATCH\t\t\t\tBIT(24)\n#define ALX_WOL_CTRL4_PT7_MATCH\t\t\t\tBIT(23)\n#define ALX_WOL_CTRL4_PT6_MATCH\t\t\t\tBIT(22)\n#define ALX_WOL_CTRL4_PT5_MATCH\t\t\t\tBIT(21)\n#define ALX_WOL_CTRL4_PT4_MATCH\t\t\t\tBIT(20)\n#define ALX_WOL_CTRL4_PT3_MATCH\t\t\t\tBIT(19)\n#define ALX_WOL_CTRL4_PT2_MATCH\t\t\t\tBIT(18)\n#define ALX_WOL_CTRL4_PT1_MATCH\t\t\t\tBIT(17)\n#define ALX_WOL_CTRL4_PT0_MATCH\t\t\t\tBIT(16)\n#define ALX_WOL_CTRL4_PT15_EN\t\t\t\tBIT(15)\n#define ALX_WOL_CTRL4_PT14_EN\t\t\t\tBIT(14)\n#define ALX_WOL_CTRL4_PT13_EN\t\t\t\tBIT(13)\n#define ALX_WOL_CTRL4_PT12_EN\t\t\t\tBIT(12)\n#define ALX_WOL_CTRL4_PT11_EN\t\t\t\tBIT(11)\n#define ALX_WOL_CTRL4_PT10_EN\t\t\t\tBIT(10)\n#define ALX_WOL_CTRL4_PT9_EN\t\t\t\tBIT(9)\n#define ALX_WOL_CTRL4_PT8_EN\t\t\t\tBIT(8)\n#define ALX_WOL_CTRL4_PT7_EN\t\t\t\tBIT(7)\n#define ALX_WOL_CTRL4_PT6_EN\t\t\t\tBIT(6)\n#define ALX_WOL_CTRL4_PT5_EN\t\t\t\tBIT(5)\n#define ALX_WOL_CTRL4_PT4_EN\t\t\t\tBIT(4)\n#define ALX_WOL_CTRL4_PT3_EN\t\t\t\tBIT(3)\n#define ALX_WOL_CTRL4_PT2_EN\t\t\t\tBIT(2)\n#define ALX_WOL_CTRL4_PT1_EN\t\t\t\tBIT(1)\n#define ALX_WOL_CTRL4_PT0_EN\t\t\t\tBIT(0)\n\n#define ALX_WOL_CTRL5\t\t\t\t\t0x183C\n#define ALX_WOL_CTRL5_PT3_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT3_LEN_SHIFT\t\t\t24\n#define ALX_WOL_CTRL5_PT2_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT2_LEN_SHIFT\t\t\t16\n#define ALX_WOL_CTRL5_PT1_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT1_LEN_SHIFT\t\t\t8\n#define ALX_WOL_CTRL5_PT0_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT0_LEN_SHIFT\t\t\t0\n\n#define ALX_WOL_CTRL6\t\t\t\t\t0x1840\n#define ALX_WOL_CTRL5_PT7_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT7_LEN_SHIFT\t\t\t24\n#define ALX_WOL_CTRL5_PT6_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT6_LEN_SHIFT\t\t\t16\n#define ALX_WOL_CTRL5_PT5_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT5_LEN_SHIFT\t\t\t8\n#define ALX_WOL_CTRL5_PT4_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT4_LEN_SHIFT\t\t\t0\n\n#define ALX_WOL_CTRL7\t\t\t\t\t0x1844\n#define ALX_WOL_CTRL5_PT11_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT11_LEN_SHIFT\t\t\t24\n#define ALX_WOL_CTRL5_PT10_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT10_LEN_SHIFT\t\t\t16\n#define ALX_WOL_CTRL5_PT9_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT9_LEN_SHIFT\t\t\t8\n#define ALX_WOL_CTRL5_PT8_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT8_LEN_SHIFT\t\t\t0\n\n#define ALX_WOL_CTRL8\t\t\t\t\t0x1848\n#define ALX_WOL_CTRL5_PT15_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT15_LEN_SHIFT\t\t\t24\n#define ALX_WOL_CTRL5_PT14_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT14_LEN_SHIFT\t\t\t16\n#define ALX_WOL_CTRL5_PT13_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT13_LEN_SHIFT\t\t\t8\n#define ALX_WOL_CTRL5_PT12_LEN_MASK\t\t\t0xFF\n#define ALX_WOL_CTRL5_PT12_LEN_SHIFT\t\t\t0\n\n#define ALX_ACER_FIXED_PTN0\t\t\t\t0x1850\n#define ALX_ACER_FIXED_PTN0_MASK\t\t\t0xFFFFFFFF\n#define ALX_ACER_FIXED_PTN0_SHIFT\t\t\t0\n\n#define ALX_ACER_FIXED_PTN1\t\t\t\t0x1854\n#define ALX_ACER_FIXED_PTN1_MASK\t\t\t0xFFFF\n#define ALX_ACER_FIXED_PTN1_SHIFT\t\t\t0\n\n#define ALX_ACER_RANDOM_NUM0\t\t\t\t0x1858\n#define ALX_ACER_RANDOM_NUM0_MASK\t\t\t0xFFFFFFFF\n#define ALX_ACER_RANDOM_NUM0_SHIFT\t\t\t0\n\n#define ALX_ACER_RANDOM_NUM1\t\t\t\t0x185C\n#define ALX_ACER_RANDOM_NUM1_MASK\t\t\t0xFFFFFFFF\n#define ALX_ACER_RANDOM_NUM1_SHIFT\t\t\t0\n\n#define ALX_ACER_RANDOM_NUM2\t\t\t\t0x1860\n#define ALX_ACER_RANDOM_NUM2_MASK\t\t\t0xFFFFFFFF\n#define ALX_ACER_RANDOM_NUM2_SHIFT\t\t\t0\n\n#define ALX_ACER_RANDOM_NUM3\t\t\t\t0x1864\n#define ALX_ACER_RANDOM_NUM3_MASK\t\t\t0xFFFFFFFF\n#define ALX_ACER_RANDOM_NUM3_SHIFT\t\t\t0\n\n#define ALX_ACER_MAGIC\t\t\t\t\t0x1868\n#define ALX_ACER_MAGIC_EN\t\t\t\tBIT(31)\n#define ALX_ACER_MAGIC_PME_EN\t\t\t\tBIT(30)\n#define ALX_ACER_MAGIC_MATCH\t\t\t\tBIT(29)\n#define ALX_ACER_MAGIC_FF_CHECK\t\t\t\tBIT(10)\n#define ALX_ACER_MAGIC_RAN_LEN_MASK\t\t\t0x1F\n#define ALX_ACER_MAGIC_RAN_LEN_SHIFT\t\t\t5\n#define ALX_ACER_MAGIC_FIX_LEN_MASK\t\t\t0x1F\n#define ALX_ACER_MAGIC_FIX_LEN_SHIFT\t\t\t0\n\n#define ALX_ACER_TIMER\t\t\t\t\t0x186C\n#define ALX_ACER_TIMER_EN\t\t\t\tBIT(31)\n#define ALX_ACER_TIMER_PME_EN\t\t\t\tBIT(30)\n#define ALX_ACER_TIMER_MATCH\t\t\t\tBIT(29)\n#define ALX_ACER_TIMER_THRES_MASK\t\t\t0x1FFFF\n#define ALX_ACER_TIMER_THRES_SHIFT\t\t\t0\n#define ALX_ACER_TIMER_THRES_DEF\t\t\t1\n\n \n#define ALX_RSS_KEY0\t\t\t\t\t0x14B0\n#define ALX_RSS_KEY1\t\t\t\t\t0x14B4\n#define ALX_RSS_KEY2\t\t\t\t\t0x14B8\n#define ALX_RSS_KEY3\t\t\t\t\t0x14BC\n#define ALX_RSS_KEY4\t\t\t\t\t0x14C0\n#define ALX_RSS_KEY5\t\t\t\t\t0x14C4\n#define ALX_RSS_KEY6\t\t\t\t\t0x14C8\n#define ALX_RSS_KEY7\t\t\t\t\t0x14CC\n#define ALX_RSS_KEY8\t\t\t\t\t0x14D0\n#define ALX_RSS_KEY9\t\t\t\t\t0x14D4\n\n#define ALX_RSS_IDT_TBL0\t\t\t\t0x1B00\n\n#define ALX_MSI_MAP_TBL1\t\t\t\t0x15D0\n#define ALX_MSI_MAP_TBL1_TXQ1_SHIFT\t\t\t20\n#define ALX_MSI_MAP_TBL1_TXQ0_SHIFT\t\t\t16\n#define ALX_MSI_MAP_TBL1_RXQ3_SHIFT\t\t\t12\n#define ALX_MSI_MAP_TBL1_RXQ2_SHIFT\t\t\t8\n#define ALX_MSI_MAP_TBL1_RXQ1_SHIFT\t\t\t4\n#define ALX_MSI_MAP_TBL1_RXQ0_SHIFT\t\t\t0\n\n#define ALX_MSI_MAP_TBL2\t\t\t\t0x15D8\n#define ALX_MSI_MAP_TBL2_TXQ3_SHIFT\t\t\t20\n#define ALX_MSI_MAP_TBL2_TXQ2_SHIFT\t\t\t16\n#define ALX_MSI_MAP_TBL2_RXQ7_SHIFT\t\t\t12\n#define ALX_MSI_MAP_TBL2_RXQ6_SHIFT\t\t\t8\n#define ALX_MSI_MAP_TBL2_RXQ5_SHIFT\t\t\t4\n#define ALX_MSI_MAP_TBL2_RXQ4_SHIFT\t\t\t0\n\n#define ALX_MSI_ID_MAP\t\t\t\t\t0x15D4\n\n#define ALX_MSI_RETRANS_TIMER\t\t\t\t0x1920\n \n#define ALX_MSI_MASK_SEL_LINE\t\t\t\tBIT(16)\n#define ALX_MSI_RETRANS_TM_MASK\t\t\t\t0xFFFF\n#define ALX_MSI_RETRANS_TM_SHIFT\t\t\t0\n\n \n\n \n#define ALX_WRR\t\t\t\t\t\t0x1938\n#define ALX_WRR_PRI_MASK\t\t\t\t0x3\n#define ALX_WRR_PRI_SHIFT\t\t\t\t29\n#define ALX_WRR_PRI_RESTRICT_NONE\t\t\t3\n#define ALX_WRR_PRI3_MASK\t\t\t\t0x1F\n#define ALX_WRR_PRI3_SHIFT\t\t\t\t24\n#define ALX_WRR_PRI2_MASK\t\t\t\t0x1F\n#define ALX_WRR_PRI2_SHIFT\t\t\t\t16\n#define ALX_WRR_PRI1_MASK\t\t\t\t0x1F\n#define ALX_WRR_PRI1_SHIFT\t\t\t\t8\n#define ALX_WRR_PRI0_MASK\t\t\t\t0x1F\n#define ALX_WRR_PRI0_SHIFT\t\t\t\t0\n\n#define ALX_HQTPD\t\t\t\t\t0x193C\n#define ALX_HQTPD_BURST_EN\t\t\t\tBIT(31)\n#define ALX_HQTPD_Q3_NUMPREF_MASK\t\t\t0xF\n#define ALX_HQTPD_Q3_NUMPREF_SHIFT\t\t\t8\n#define ALX_HQTPD_Q2_NUMPREF_MASK\t\t\t0xF\n#define ALX_HQTPD_Q2_NUMPREF_SHIFT\t\t\t4\n#define ALX_HQTPD_Q1_NUMPREF_MASK\t\t\t0xF\n#define ALX_HQTPD_Q1_NUMPREF_SHIFT\t\t\t0\n\n#define ALX_MISC\t\t\t\t\t0x19C0\n#define ALX_MISC_PSW_OCP_MASK\t\t\t\t0x7\n#define ALX_MISC_PSW_OCP_SHIFT\t\t\t\t21\n#define ALX_MISC_PSW_OCP_DEF\t\t\t\t0x7\n#define ALX_MISC_ISO_EN\t\t\t\t\tBIT(12)\n#define ALX_MISC_INTNLOSC_OPEN\t\t\t\tBIT(3)\n\n#define ALX_MSIC2\t\t\t\t\t0x19C8\n#define ALX_MSIC2_CALB_START\t\t\t\tBIT(0)\n\n#define ALX_MISC3\t\t\t\t\t0x19CC\n \n#define ALX_MISC3_25M_BY_SW\t\t\t\tBIT(1)\n \n#define ALX_MISC3_25M_NOTO_INTNL\t\t\tBIT(0)\n\n \n#define ALX_MSIX_ENTRY_BASE\t\t\t\t0x2000\n\n \n\n \n#define ALX_MII_GIGA_PSSR\t\t\t\t0x11\n#define ALX_GIGA_PSSR_SPD_DPLX_RESOLVED\t\t\t0x0800\n#define ALX_GIGA_PSSR_DPLX\t\t\t\t0x2000\n#define ALX_GIGA_PSSR_SPEED\t\t\t\t0xC000\n#define ALX_GIGA_PSSR_10MBS\t\t\t\t0x0000\n#define ALX_GIGA_PSSR_100MBS\t\t\t\t0x4000\n#define ALX_GIGA_PSSR_1000MBS\t\t\t\t0x8000\n\n \n#define ALX_MII_IER\t\t\t\t\t0x12\n#define ALX_IER_LINK_UP\t\t\t\t\t0x0400\n#define ALX_IER_LINK_DOWN\t\t\t\t0x0800\n\n \n#define ALX_MII_ISR\t\t\t\t\t0x13\n\n#define ALX_MII_DBG_ADDR\t\t\t\t0x1D\n#define ALX_MII_DBG_DATA\t\t\t\t0x1E\n\n \n\n#define ALX_MIIDBG_ANACTRL\t\t\t\t0x00\n#define ALX_ANACTRL_DEF\t\t\t\t\t0x02EF\n\n#define ALX_MIIDBG_SYSMODCTRL\t\t\t\t0x04\n \n#define ALX_SYSMODCTRL_IECHOADJ_DEF\t\t\t0xBB8B\n\n#define ALX_MIIDBG_SRDSYSMOD\t\t\t\t0x05\n#define ALX_SRDSYSMOD_DEEMP_EN\t\t\t\t0x0040\n#define ALX_SRDSYSMOD_DEF\t\t\t\t0x2C46\n\n#define ALX_MIIDBG_HIBNEG\t\t\t\t0x0B\n#define ALX_HIBNEG_PSHIB_EN\t\t\t\t0x8000\n#define ALX_HIBNEG_HIB_PSE\t\t\t\t0x1000\n#define ALX_HIBNEG_DEF\t\t\t\t\t0xBC40\n#define ALX_HIBNEG_NOHIB\t(ALX_HIBNEG_DEF & \\\n\t\t\t\t ~(ALX_HIBNEG_PSHIB_EN | ALX_HIBNEG_HIB_PSE))\n\n#define ALX_MIIDBG_TST10BTCFG\t\t\t\t0x12\n#define ALX_TST10BTCFG_DEF\t\t\t\t0x4C04\n\n#define ALX_MIIDBG_AZ_ANADECT\t\t\t\t0x15\n#define ALX_AZ_ANADECT_DEF\t\t\t\t0x3220\n#define ALX_AZ_ANADECT_LONG\t\t\t\t0x3210\n\n#define ALX_MIIDBG_MSE16DB\t\t\t\t0x18\n#define ALX_MSE16DB_UP\t\t\t\t\t0x05EA\n#define ALX_MSE16DB_DOWN\t\t\t\t0x02EA\n\n#define ALX_MIIDBG_MSE20DB\t\t\t\t0x1C\n#define ALX_MSE20DB_TH_MASK\t\t\t\t0x7F\n#define ALX_MSE20DB_TH_SHIFT\t\t\t\t2\n#define ALX_MSE20DB_TH_DEF\t\t\t\t0x2E\n#define ALX_MSE20DB_TH_HI\t\t\t\t0x54\n\n#define ALX_MIIDBG_AGC\t\t\t\t\t0x23\n#define ALX_AGC_2_VGA_MASK\t\t\t\t0x3FU\n#define ALX_AGC_2_VGA_SHIFT\t\t\t\t8\n#define ALX_AGC_LONG1G_LIMT\t\t\t\t40\n#define ALX_AGC_LONG100M_LIMT\t\t\t\t44\n\n#define ALX_MIIDBG_LEGCYPS\t\t\t\t0x29\n#define ALX_LEGCYPS_EN\t\t\t\t\t0x8000\n#define ALX_LEGCYPS_DEF\t\t\t\t\t0x129D\n\n#define ALX_MIIDBG_TST100BTCFG\t\t\t\t0x36\n#define ALX_TST100BTCFG_DEF\t\t\t\t0xE12C\n\n#define ALX_MIIDBG_GREENCFG\t\t\t\t0x3B\n#define ALX_GREENCFG_DEF\t\t\t\t0x7078\n\n#define ALX_MIIDBG_GREENCFG2\t\t\t\t0x3D\n#define ALX_GREENCFG2_BP_GREEN\t\t\t\t0x8000\n#define ALX_GREENCFG2_GATE_DFSE_EN\t\t\t0x0080\n\n \n#define ALX_MIIEXT_PCS\t\t\t\t\t3\n\n#define ALX_MIIEXT_CLDCTRL3\t\t\t\t0x8003\n#define ALX_CLDCTRL3_BP_CABLE1TH_DET_GT\t\t\t0x8000\n\n#define ALX_MIIEXT_CLDCTRL5\t\t\t\t0x8005\n#define ALX_CLDCTRL5_BP_VD_HLFBIAS\t\t\t0x4000\n\n#define ALX_MIIEXT_CLDCTRL6\t\t\t\t0x8006\n#define ALX_CLDCTRL6_CAB_LEN_MASK\t\t\t0xFF\n#define ALX_CLDCTRL6_CAB_LEN_SHIFT\t\t\t0\n#define ALX_CLDCTRL6_CAB_LEN_SHORT1G\t\t\t116\n#define ALX_CLDCTRL6_CAB_LEN_SHORT100M\t\t\t152\n\n#define ALX_MIIEXT_VDRVBIAS\t\t\t\t0x8062\n#define ALX_VDRVBIAS_DEF\t\t\t\t0x3\n\n \n#define ALX_MIIEXT_ANEG\t\t\t\t\t7\n\n#define ALX_MIIEXT_LOCAL_EEEADV\t\t\t\t0x3C\n#define ALX_LOCAL_EEEADV_1000BT\t\t\t\t0x0004\n#define ALX_LOCAL_EEEADV_100BT\t\t\t\t0x0002\n\n#define ALX_MIIEXT_AFE\t\t\t\t\t0x801A\n#define ALX_AFE_10BT_100M_TH\t\t\t\t0x0040\n\n#define ALX_MIIEXT_S3DIG10\t\t\t\t0x8023\n \n#define ALX_MIIEXT_S3DIG10_SL\t\t\t\t0x0001\n#define ALX_MIIEXT_S3DIG10_DEF\t\t\t\t0\n\n#define ALX_MIIEXT_NLP78\t\t\t\t0x8027\n#define ALX_MIIEXT_NLP78_120M_DEF\t\t\t0x8A05\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}