   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"IO001.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.IO001_Init,"ax",%progbits
  18              		.align	2
  19              		.global	IO001_Init
  20              		.code	16
  21              		.thumb_func
  23              	IO001_Init:
  24              	.LFB38:
  25              		.file 1 "../Dave/Generated/src/IO001/IO001.c"
   1:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO001/IO001.c **** **  DAVE App Name : IO001       App Version: 1.0.16               
   3:../Dave/Generated/src/IO001/IO001.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO001/IO001.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO001/IO001.c **** 
   7:../Dave/Generated/src/IO001/IO001.c **** /*CODE_BLOCK_BEGIN[IO001.c]*/
   8:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
   9:../Dave/Generated/src/IO001/IO001.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  10:../Dave/Generated/src/IO001/IO001.c ****  All rights reserved.                                                         **
  11:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  12:../Dave/Generated/src/IO001/IO001.c ****  Redistribution and use in source and binary forms, with or without           **
  13:../Dave/Generated/src/IO001/IO001.c ****  modification,are permitted provided that the following conditions are met:   **
  14:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  15:../Dave/Generated/src/IO001/IO001.c ****  *Redistributions of source code must retain the above copyright notice,      **
  16:../Dave/Generated/src/IO001/IO001.c ****  this list of conditions and the following disclaimer.                        **
  17:../Dave/Generated/src/IO001/IO001.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  18:../Dave/Generated/src/IO001/IO001.c ****  this list of conditions and the following disclaimer in the documentation    **
  19:../Dave/Generated/src/IO001/IO001.c ****  and/or other materials provided with the distribution.                       **
  20:../Dave/Generated/src/IO001/IO001.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  21:../Dave/Generated/src/IO001/IO001.c ****  may be used to endorse or promote products derived from this software without**
  22:../Dave/Generated/src/IO001/IO001.c ****  specific prior written permission.                                           **
  23:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  24:../Dave/Generated/src/IO001/IO001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  25:../Dave/Generated/src/IO001/IO001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  26:../Dave/Generated/src/IO001/IO001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  27:../Dave/Generated/src/IO001/IO001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  28:../Dave/Generated/src/IO001/IO001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  29:../Dave/Generated/src/IO001/IO001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  30:../Dave/Generated/src/IO001/IO001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  31:../Dave/Generated/src/IO001/IO001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  32:../Dave/Generated/src/IO001/IO001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  33:../Dave/Generated/src/IO001/IO001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  34:../Dave/Generated/src/IO001/IO001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  35:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  36:../Dave/Generated/src/IO001/IO001.c ****  To improve the quality of the software, users are encouraged to share        **
  37:../Dave/Generated/src/IO001/IO001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  38:../Dave/Generated/src/IO001/IO001.c ****  dave@infineon.com).                                                          **
  39:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  40:../Dave/Generated/src/IO001/IO001.c **** ********************************************************************************
  41:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  42:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  43:../Dave/Generated/src/IO001/IO001.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  44:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  45:../Dave/Generated/src/IO001/IO001.c **** ** COMPILER : Compiler Independent                                            **
  46:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  47:../Dave/Generated/src/IO001/IO001.c **** ** AUTHOR   : App Developer                                                   **
  48:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  49:../Dave/Generated/src/IO001/IO001.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  50:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  51:../Dave/Generated/src/IO001/IO001.c **** ** MODIFICATION DATE : Feb 07, 2013                                           **
  52:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  53:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  54:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  55:../Dave/Generated/src/IO001/IO001.c **** **                      Author(s) Identity                                    **
  56:../Dave/Generated/src/IO001/IO001.c **** ********************************************************************************
  57:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  58:../Dave/Generated/src/IO001/IO001.c **** ** Initials     Name                                                          **
  59:../Dave/Generated/src/IO001/IO001.c **** ** ---------------------------------------------------------------------------**
  60:../Dave/Generated/src/IO001/IO001.c **** ** PAE        App Developer                                                   **
  61:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  62:../Dave/Generated/src/IO001/IO001.c **** /**
  63:../Dave/Generated/src/IO001/IO001.c ****  * @file   IO001.c
  64:../Dave/Generated/src/IO001/IO001.c ****  *
  65:../Dave/Generated/src/IO001/IO001.c ****  * @brief  IO_Analog_IO001 App
  66:../Dave/Generated/src/IO001/IO001.c ****  */
  67:../Dave/Generated/src/IO001/IO001.c **** /* Revision History - 
  68:../Dave/Generated/src/IO001/IO001.c ****  * 7 Feb 2013 v1.0.6  Replaced "/pin/iocr_pcr" resource with 
  69:../Dave/Generated/src/IO001/IO001.c ****  *                    "/IO001_inputchardummy" resource to get the IOCR_PCR value.
  70:../Dave/Generated/src/IO001/IO001.c ****  *
  71:../Dave/Generated/src/IO001/IO001.c ****  */
  72:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  73:../Dave/Generated/src/IO001/IO001.c ****  ** INCLUDE FILES                                                             **
  74:../Dave/Generated/src/IO001/IO001.c ****  ******************************************************************************/
  75:../Dave/Generated/src/IO001/IO001.c **** 
  76:../Dave/Generated/src/IO001/IO001.c **** /** Inclusion of header file */
  77:../Dave/Generated/src/IO001/IO001.c **** #include <DAVE3.h>
  78:../Dave/Generated/src/IO001/IO001.c **** 
  79:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  80:../Dave/Generated/src/IO001/IO001.c **** **                      Private Macro Definitions                             **
  81:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  82:../Dave/Generated/src/IO001/IO001.c **** 
  83:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO001/IO001.c **** **                      Private Type Definitions                              **
  85:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  86:../Dave/Generated/src/IO001/IO001.c **** 
  87:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  88:../Dave/Generated/src/IO001/IO001.c **** **                 Private Function Declarations:
  89:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  90:../Dave/Generated/src/IO001/IO001.c **** 
  91:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  92:../Dave/Generated/src/IO001/IO001.c **** **                      Global Constant Definitions                           **
  93:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  94:../Dave/Generated/src/IO001/IO001.c **** 
  95:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  96:../Dave/Generated/src/IO001/IO001.c **** **                      Global Variable Definitions                           **
  97:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  98:../Dave/Generated/src/IO001/IO001.c **** 
  99:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 100:../Dave/Generated/src/IO001/IO001.c **** **                      Private Constant Definitions                          **
 101:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 102:../Dave/Generated/src/IO001/IO001.c **** 
 103:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 104:../Dave/Generated/src/IO001/IO001.c **** **                 Function like macro definitions                            **
 105:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 106:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO001/IO001.c **** **                      Private Function Definitions                          **
 108:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO001/IO001.c **** 
 110:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO001/IO001.c **** **                      Public Function Definitions                           **
 112:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO001/IO001.c **** 
 114:../Dave/Generated/src/IO001/IO001.c **** 
 115:../Dave/Generated/src/IO001/IO001.c **** /** @ingroup IO001_Func
 116:../Dave/Generated/src/IO001/IO001.c ****  * @{
 117:../Dave/Generated/src/IO001/IO001.c ****  */
 118:../Dave/Generated/src/IO001/IO001.c **** 
 119:../Dave/Generated/src/IO001/IO001.c **** void IO001_Init(void)
 120:../Dave/Generated/src/IO001/IO001.c **** {
  26              		.loc 1 120 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 8
  31              		.cfi_offset 7, -8
  32              		.cfi_offset 14, -4
  33 0002 00AF     		add	r7, sp, #0
  34              	.LCFI1:
  35              		.cfi_def_cfa_register 7
 121:../Dave/Generated/src/IO001/IO001.c ****    /* <<<DD_IO001_API_1>>> */
 122:../Dave/Generated/src/IO001/IO001.c **** 
 123:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 6 based on User configuration */
 124:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 125:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->PDISC  &= (~((uint32_t)0x1U << 6));
  36              		.loc 1 125 0
  37 0004 154B     		ldr	r3, .L2
  38 0006 5B68     		ldr	r3, [r3, #4]
  39 0008 144A     		ldr	r2, .L2
  40 000a 5268     		ldr	r2, [r2, #4]
  41 000c 126E     		ldr	r2, [r2, #96]
  42 000e 4021     		mov	r1, #64
  43 0010 8A43     		bic	r2, r1
  44 0012 1A66     		str	r2, [r3, #96]
 126:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 127:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle1.PortRegs->IOCR4 |= (0U << 19);
  45              		.loc 1 127 0
  46 0014 114B     		ldr	r3, .L2
  47 0016 5B68     		ldr	r3, [r3, #4]
  48 0018 104A     		ldr	r2, .L2
  49 001a 5268     		ldr	r2, [r2, #4]
  50 001c 5269     		ldr	r2, [r2, #20]
  51 001e 5A61     		str	r2, [r3, #20]
 128:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 8 based on User configuration */
 129:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 130:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->PDISC  &= (~((uint32_t)0x1U << 8));
  52              		.loc 1 130 0
  53 0020 0F4B     		ldr	r3, .L2+4
  54 0022 5B68     		ldr	r3, [r3, #4]
  55 0024 0E4A     		ldr	r2, .L2+4
  56 0026 5268     		ldr	r2, [r2, #4]
  57 0028 116E     		ldr	r1, [r2, #96]
  58 002a 0E4A     		ldr	r2, .L2+8
  59 002c 0A40     		and	r2, r1
  60 002e 1A66     		str	r2, [r3, #96]
 131:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 132:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle2.PortRegs->IOCR8 |= (0U << 3);
  61              		.loc 1 132 0
  62 0030 0B4B     		ldr	r3, .L2+4
  63 0032 5B68     		ldr	r3, [r3, #4]
  64 0034 0A4A     		ldr	r2, .L2+4
  65 0036 5268     		ldr	r2, [r2, #4]
  66 0038 9269     		ldr	r2, [r2, #24]
  67 003a 9A61     		str	r2, [r3, #24]
 133:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 2 Pin 9 based on User configuration */
 134:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 135:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->PDISC  &= (~((uint32_t)0x1U << 9));
  68              		.loc 1 135 0
  69 003c 0A4B     		ldr	r3, .L2+12
  70 003e 5B68     		ldr	r3, [r3, #4]
  71 0040 094A     		ldr	r2, .L2+12
  72 0042 5268     		ldr	r2, [r2, #4]
  73 0044 116E     		ldr	r1, [r2, #96]
  74 0046 094A     		ldr	r2, .L2+16
  75 0048 0A40     		and	r2, r1
  76 004a 1A66     		str	r2, [r3, #96]
 136:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 137:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle3.PortRegs->IOCR8 |= (0U << 11);
  77              		.loc 1 137 0
  78 004c 064B     		ldr	r3, .L2+12
  79 004e 5B68     		ldr	r3, [r3, #4]
  80 0050 054A     		ldr	r2, .L2+12
  81 0052 5268     		ldr	r2, [r2, #4]
  82 0054 9269     		ldr	r2, [r2, #24]
  83 0056 9A61     		str	r2, [r3, #24]
 138:../Dave/Generated/src/IO001/IO001.c **** }
  84              		.loc 1 138 0
  85 0058 BD46     		mov	sp, r7
  86              		@ sp needed for prologue
  87 005a 80BD     		pop	{r7, pc}
  88              	.L3:
  89              		.align	2
  90              	.L2:
  91 005c 00000000 		.word	IO001_Handle1
  92 0060 00000000 		.word	IO001_Handle2
  93 0064 FFFEFFFF 		.word	-257
  94 0068 00000000 		.word	IO001_Handle3
  95 006c FFFDFFFF 		.word	-513
  96              		.cfi_endproc
  97              	.LFE38:
  99              		.section	.text.IO001_EnableDigitalInput,"ax",%progbits
 100              		.align	2
 101              		.global	IO001_EnableDigitalInput
 102              		.code	16
 103              		.thumb_func
 105              	IO001_EnableDigitalInput:
 106              	.LFB39:
 139:../Dave/Generated/src/IO001/IO001.c **** 
 140:../Dave/Generated/src/IO001/IO001.c **** void IO001_EnableDigitalInput(const IO001_HandleType* Handle,IO001_InputModeType Mode)
 141:../Dave/Generated/src/IO001/IO001.c **** {
 107              		.loc 1 141 0
 108              		.cfi_startproc
 109 0000 90B5     		push	{r4, r7, lr}
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 12
 112              		.cfi_offset 4, -12
 113              		.cfi_offset 7, -8
 114              		.cfi_offset 14, -4
 115 0002 85B0     		sub	sp, sp, #20
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
 118 0004 00AF     		add	r7, sp, #0
 119              	.LCFI4:
 120              		.cfi_def_cfa_register 7
 121 0006 7860     		str	r0, [r7, #4]
 122 0008 0A1C     		mov	r2, r1
 123 000a FB1C     		add	r3, r7, #3
 124 000c 1A70     		strb	r2, [r3]
 142:../Dave/Generated/src/IO001/IO001.c ****   uint8_t Pin = Handle->PortPin;
 125              		.loc 1 142 0
 126 000e 3B1C     		mov	r3, r7
 127 0010 0F33     		add	r3, r3, #15
 128 0012 7A68     		ldr	r2, [r7, #4]
 129 0014 5278     		ldrb	r2, [r2, #1]
 130 0016 1A70     		strb	r2, [r3]
 143:../Dave/Generated/src/IO001/IO001.c ****   /* <<<DD_IO001_API_2>>> */
 144:../Dave/Generated/src/IO001/IO001.c ****      
 145:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Mode */
 146:../Dave/Generated/src/IO001/IO001.c ****   Handle->PortRegs->PDISC  =  (uint32_t)(Handle->PortRegs->PDISC & ~(1UL << (Pin)));
 131              		.loc 1 146 0
 132 0018 7B68     		ldr	r3, [r7, #4]
 133 001a 5B68     		ldr	r3, [r3, #4]
 134 001c 7A68     		ldr	r2, [r7, #4]
 135 001e 5268     		ldr	r2, [r2, #4]
 136 0020 126E     		ldr	r2, [r2, #96]
 137 0022 391C     		mov	r1, r7
 138 0024 0F31     		add	r1, r1, #15
 139 0026 0978     		ldrb	r1, [r1]
 140 0028 0120     		mov	r0, #1
 141 002a 041C     		mov	r4, r0
 142 002c 8C40     		lsl	r4, r4, r1
 143 002e 211C     		mov	r1, r4
 144 0030 C943     		mvn	r1, r1
 145 0032 0A40     		and	r2, r1
 146 0034 1A66     		str	r2, [r3, #96]
 147:../Dave/Generated/src/IO001/IO001.c ****   if(Pin < 4U)
 147              		.loc 1 147 0
 148 0036 3B1C     		mov	r3, r7
 149 0038 0F33     		add	r3, r3, #15
 150 003a 1B78     		ldrb	r3, [r3]
 151 003c 032B     		cmp	r3, #3
 152 003e 24D8     		bhi	.L5
 148:../Dave/Generated/src/IO001/IO001.c ****   {
 149:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 153              		.loc 1 149 0
 154 0040 7B68     		ldr	r3, [r7, #4]
 155 0042 5B68     		ldr	r3, [r3, #4]
 156 0044 7A68     		ldr	r2, [r7, #4]
 157 0046 5268     		ldr	r2, [r2, #4]
 158 0048 1269     		ldr	r2, [r2, #16]
 159 004a 391C     		mov	r1, r7
 160 004c 0F31     		add	r1, r1, #15
 161 004e 0978     		ldrb	r1, [r1]
 162 0050 C900     		lsl	r1, r1, #3
 163 0052 0331     		add	r1, r1, #3
 164 0054 1F20     		mov	r0, #31
 165 0056 041C     		mov	r4, r0
 166 0058 8C40     		lsl	r4, r4, r1
 167 005a 211C     		mov	r1, r4
 168 005c C943     		mvn	r1, r1
 169 005e 0A40     		and	r2, r1
 170 0060 1A61     		str	r2, [r3, #16]
 150:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 171              		.loc 1 150 0
 172 0062 7B68     		ldr	r3, [r7, #4]
 173 0064 5B68     		ldr	r3, [r3, #4]
 174 0066 7A68     		ldr	r2, [r7, #4]
 175 0068 5268     		ldr	r2, [r2, #4]
 176 006a 1169     		ldr	r1, [r2, #16]
 177 006c FA1C     		add	r2, r7, #3
 178 006e 1078     		ldrb	r0, [r2]
 179 0070 1F22     		mov	r2, #31
 180 0072 1040     		and	r0, r2
 181 0074 3A1C     		mov	r2, r7
 182 0076 0F32     		add	r2, r2, #15
 183 0078 1278     		ldrb	r2, [r2]
 184 007a D200     		lsl	r2, r2, #3
 185 007c 0332     		add	r2, r2, #3
 186 007e 041C     		mov	r4, r0
 187 0080 9440     		lsl	r4, r4, r2
 188 0082 221C     		mov	r2, r4
 189 0084 0A43     		orr	r2, r1
 190 0086 1A61     		str	r2, [r3, #16]
 191 0088 A0E0     		b	.L4
 192              	.L5:
 151:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 193              		.loc 1 151 0
 194 008a 3B1C     		mov	r3, r7
 195 008c 0F33     		add	r3, r3, #15
 196 008e 1B78     		ldrb	r3, [r3]
 197 0090 032B     		cmp	r3, #3
 198 0092 30D9     		bls	.L7
 199              		.loc 1 151 0 is_stmt 0 discriminator 1
 200 0094 3B1C     		mov	r3, r7
 201 0096 0F33     		add	r3, r3, #15
 202 0098 1B78     		ldrb	r3, [r3]
 203 009a 072B     		cmp	r3, #7
 204 009c 2BD8     		bhi	.L7
 152:../Dave/Generated/src/IO001/IO001.c ****   {
 153:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 4U;
 205              		.loc 1 153 0 is_stmt 1
 206 009e 3B1C     		mov	r3, r7
 207 00a0 0F33     		add	r3, r3, #15
 208 00a2 3A1C     		mov	r2, r7
 209 00a4 0F32     		add	r2, r2, #15
 210 00a6 1278     		ldrb	r2, [r2]
 211 00a8 043A     		sub	r2, r2, #4
 212 00aa 1A70     		strb	r2, [r3]
 154:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 213              		.loc 1 154 0
 214 00ac 7B68     		ldr	r3, [r7, #4]
 215 00ae 5B68     		ldr	r3, [r3, #4]
 216 00b0 7A68     		ldr	r2, [r7, #4]
 217 00b2 5268     		ldr	r2, [r2, #4]
 218 00b4 5269     		ldr	r2, [r2, #20]
 219 00b6 391C     		mov	r1, r7
 220 00b8 0F31     		add	r1, r1, #15
 221 00ba 0978     		ldrb	r1, [r1]
 222 00bc C900     		lsl	r1, r1, #3
 223 00be 0331     		add	r1, r1, #3
 224 00c0 1F20     		mov	r0, #31
 225 00c2 041C     		mov	r4, r0
 226 00c4 8C40     		lsl	r4, r4, r1
 227 00c6 211C     		mov	r1, r4
 228 00c8 C943     		mvn	r1, r1
 229 00ca 0A40     		and	r2, r1
 230 00cc 5A61     		str	r2, [r3, #20]
 155:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 231              		.loc 1 155 0
 232 00ce 7B68     		ldr	r3, [r7, #4]
 233 00d0 5B68     		ldr	r3, [r3, #4]
 234 00d2 7A68     		ldr	r2, [r7, #4]
 235 00d4 5268     		ldr	r2, [r2, #4]
 236 00d6 5169     		ldr	r1, [r2, #20]
 237 00d8 FA1C     		add	r2, r7, #3
 238 00da 1078     		ldrb	r0, [r2]
 239 00dc 1F22     		mov	r2, #31
 240 00de 1040     		and	r0, r2
 241 00e0 3A1C     		mov	r2, r7
 242 00e2 0F32     		add	r2, r2, #15
 243 00e4 1278     		ldrb	r2, [r2]
 244 00e6 D200     		lsl	r2, r2, #3
 245 00e8 0332     		add	r2, r2, #3
 246 00ea 041C     		mov	r4, r0
 247 00ec 9440     		lsl	r4, r4, r2
 248 00ee 221C     		mov	r2, r4
 249 00f0 0A43     		orr	r2, r1
 250 00f2 5A61     		str	r2, [r3, #20]
 251 00f4 6AE0     		b	.L4
 252              	.L7:
 156:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 253              		.loc 1 156 0
 254 00f6 3B1C     		mov	r3, r7
 255 00f8 0F33     		add	r3, r3, #15
 256 00fa 1B78     		ldrb	r3, [r3]
 257 00fc 072B     		cmp	r3, #7
 258 00fe 30D9     		bls	.L8
 259              		.loc 1 156 0 is_stmt 0 discriminator 1
 260 0100 3B1C     		mov	r3, r7
 261 0102 0F33     		add	r3, r3, #15
 262 0104 1B78     		ldrb	r3, [r3]
 263 0106 0B2B     		cmp	r3, #11
 264 0108 2BD8     		bhi	.L8
 157:../Dave/Generated/src/IO001/IO001.c ****   {
 158:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 8U;
 265              		.loc 1 158 0 is_stmt 1
 266 010a 3B1C     		mov	r3, r7
 267 010c 0F33     		add	r3, r3, #15
 268 010e 3A1C     		mov	r2, r7
 269 0110 0F32     		add	r2, r2, #15
 270 0112 1278     		ldrb	r2, [r2]
 271 0114 083A     		sub	r2, r2, #8
 272 0116 1A70     		strb	r2, [r3]
 159:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 273              		.loc 1 159 0
 274 0118 7B68     		ldr	r3, [r7, #4]
 275 011a 5B68     		ldr	r3, [r3, #4]
 276 011c 7A68     		ldr	r2, [r7, #4]
 277 011e 5268     		ldr	r2, [r2, #4]
 278 0120 9269     		ldr	r2, [r2, #24]
 279 0122 391C     		mov	r1, r7
 280 0124 0F31     		add	r1, r1, #15
 281 0126 0978     		ldrb	r1, [r1]
 282 0128 C900     		lsl	r1, r1, #3
 283 012a 0331     		add	r1, r1, #3
 284 012c 1F20     		mov	r0, #31
 285 012e 041C     		mov	r4, r0
 286 0130 8C40     		lsl	r4, r4, r1
 287 0132 211C     		mov	r1, r4
 288 0134 C943     		mvn	r1, r1
 289 0136 0A40     		and	r2, r1
 290 0138 9A61     		str	r2, [r3, #24]
 160:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 291              		.loc 1 160 0
 292 013a 7B68     		ldr	r3, [r7, #4]
 293 013c 5B68     		ldr	r3, [r3, #4]
 294 013e 7A68     		ldr	r2, [r7, #4]
 295 0140 5268     		ldr	r2, [r2, #4]
 296 0142 9169     		ldr	r1, [r2, #24]
 297 0144 FA1C     		add	r2, r7, #3
 298 0146 1078     		ldrb	r0, [r2]
 299 0148 1F22     		mov	r2, #31
 300 014a 1040     		and	r0, r2
 301 014c 3A1C     		mov	r2, r7
 302 014e 0F32     		add	r2, r2, #15
 303 0150 1278     		ldrb	r2, [r2]
 304 0152 D200     		lsl	r2, r2, #3
 305 0154 0332     		add	r2, r2, #3
 306 0156 041C     		mov	r4, r0
 307 0158 9440     		lsl	r4, r4, r2
 308 015a 221C     		mov	r2, r4
 309 015c 0A43     		orr	r2, r1
 310 015e 9A61     		str	r2, [r3, #24]
 311 0160 34E0     		b	.L4
 312              	.L8:
 161:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 313              		.loc 1 161 0
 314 0162 3B1C     		mov	r3, r7
 315 0164 0F33     		add	r3, r3, #15
 316 0166 1B78     		ldrb	r3, [r3]
 317 0168 0B2B     		cmp	r3, #11
 318 016a 2FD9     		bls	.L4
 319              		.loc 1 161 0 is_stmt 0 discriminator 1
 320 016c 3B1C     		mov	r3, r7
 321 016e 0F33     		add	r3, r3, #15
 322 0170 1B78     		ldrb	r3, [r3]
 323 0172 0F2B     		cmp	r3, #15
 324 0174 2AD8     		bhi	.L4
 162:../Dave/Generated/src/IO001/IO001.c ****   {
 163:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 12U;
 325              		.loc 1 163 0 is_stmt 1
 326 0176 3B1C     		mov	r3, r7
 327 0178 0F33     		add	r3, r3, #15
 328 017a 3A1C     		mov	r2, r7
 329 017c 0F32     		add	r2, r2, #15
 330 017e 1278     		ldrb	r2, [r2]
 331 0180 0C3A     		sub	r2, r2, #12
 332 0182 1A70     		strb	r2, [r3]
 164:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 333              		.loc 1 164 0
 334 0184 7B68     		ldr	r3, [r7, #4]
 335 0186 5B68     		ldr	r3, [r3, #4]
 336 0188 7A68     		ldr	r2, [r7, #4]
 337 018a 5268     		ldr	r2, [r2, #4]
 338 018c D269     		ldr	r2, [r2, #28]
 339 018e 391C     		mov	r1, r7
 340 0190 0F31     		add	r1, r1, #15
 341 0192 0978     		ldrb	r1, [r1]
 342 0194 C900     		lsl	r1, r1, #3
 343 0196 0331     		add	r1, r1, #3
 344 0198 1F20     		mov	r0, #31
 345 019a 041C     		mov	r4, r0
 346 019c 8C40     		lsl	r4, r4, r1
 347 019e 211C     		mov	r1, r4
 348 01a0 C943     		mvn	r1, r1
 349 01a2 0A40     		and	r2, r1
 350 01a4 DA61     		str	r2, [r3, #28]
 165:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 351              		.loc 1 165 0
 352 01a6 7B68     		ldr	r3, [r7, #4]
 353 01a8 5B68     		ldr	r3, [r3, #4]
 354 01aa 7A68     		ldr	r2, [r7, #4]
 355 01ac 5268     		ldr	r2, [r2, #4]
 356 01ae D169     		ldr	r1, [r2, #28]
 357 01b0 FA1C     		add	r2, r7, #3
 358 01b2 1078     		ldrb	r0, [r2]
 359 01b4 1F22     		mov	r2, #31
 360 01b6 1040     		and	r0, r2
 361 01b8 3A1C     		mov	r2, r7
 362 01ba 0F32     		add	r2, r2, #15
 363 01bc 1278     		ldrb	r2, [r2]
 364 01be D200     		lsl	r2, r2, #3
 365 01c0 0332     		add	r2, r2, #3
 366 01c2 041C     		mov	r4, r0
 367 01c4 9440     		lsl	r4, r4, r2
 368 01c6 221C     		mov	r2, r4
 369 01c8 0A43     		orr	r2, r1
 370 01ca DA61     		str	r2, [r3, #28]
 371              	.L4:
 166:../Dave/Generated/src/IO001/IO001.c ****   }
 167:../Dave/Generated/src/IO001/IO001.c ****   else
 168:../Dave/Generated/src/IO001/IO001.c ****   {
 169:../Dave/Generated/src/IO001/IO001.c ****    /*Not supposed to be here */
 170:../Dave/Generated/src/IO001/IO001.c ****   }
 171:../Dave/Generated/src/IO001/IO001.c **** }
 372              		.loc 1 171 0
 373 01cc BD46     		mov	sp, r7
 374 01ce 05B0     		add	sp, sp, #20
 375              		@ sp needed for prologue
 376 01d0 90BD     		pop	{r4, r7, pc}
 377              		.cfi_endproc
 378              	.LFE39:
 380 01d2 C046     		.section	.text.IO001_DisableDigitalInput,"ax",%progbits
 381              		.align	2
 382              		.global	IO001_DisableDigitalInput
 383              		.code	16
 384              		.thumb_func
 386              	IO001_DisableDigitalInput:
 387              	.LFB40:
 172:../Dave/Generated/src/IO001/IO001.c **** 
 173:../Dave/Generated/src/IO001/IO001.c **** void IO001_DisableDigitalInput(const IO001_HandleType* Handle)
 174:../Dave/Generated/src/IO001/IO001.c **** {
 388              		.loc 1 174 0
 389              		.cfi_startproc
 390 0000 90B5     		push	{r4, r7, lr}
 391              	.LCFI5:
 392              		.cfi_def_cfa_offset 12
 393              		.cfi_offset 4, -12
 394              		.cfi_offset 7, -8
 395              		.cfi_offset 14, -4
 396 0002 83B0     		sub	sp, sp, #12
 397              	.LCFI6:
 398              		.cfi_def_cfa_offset 24
 399 0004 00AF     		add	r7, sp, #0
 400              	.LCFI7:
 401              		.cfi_def_cfa_register 7
 402 0006 7860     		str	r0, [r7, #4]
 175:../Dave/Generated/src/IO001/IO001.c ****   /* <<<DD_IO001_API_3>>> */
 176:../Dave/Generated/src/IO001/IO001.c ****   /* Disable Digital Mode */
 177:../Dave/Generated/src/IO001/IO001.c ****   Handle->PortRegs->PDISC  |=  (uint32_t)(1UL << Handle->PortPin);
 403              		.loc 1 177 0
 404 0008 7B68     		ldr	r3, [r7, #4]
 405 000a 5B68     		ldr	r3, [r3, #4]
 406 000c 7A68     		ldr	r2, [r7, #4]
 407 000e 5268     		ldr	r2, [r2, #4]
 408 0010 116E     		ldr	r1, [r2, #96]
 409 0012 7A68     		ldr	r2, [r7, #4]
 410 0014 5278     		ldrb	r2, [r2, #1]
 411 0016 0120     		mov	r0, #1
 412 0018 041C     		mov	r4, r0
 413 001a 9440     		lsl	r4, r4, r2
 414 001c 221C     		mov	r2, r4
 415 001e 0A43     		orr	r2, r1
 416 0020 1A66     		str	r2, [r3, #96]
 178:../Dave/Generated/src/IO001/IO001.c **** }
 417              		.loc 1 178 0
 418 0022 BD46     		mov	sp, r7
 419 0024 03B0     		add	sp, sp, #12
 420              		@ sp needed for prologue
 421 0026 90BD     		pop	{r4, r7, pc}
 422              		.cfi_endproc
 423              	.LFE40:
 425              		.text
 426              	.Letext0:
 427              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 428              		.file 3 "C:\\DAVE3_workspace\\ws3.1.10\\ESC_Pinus_XMC1302_V1.2\\Dave\\Generated\\inc\\DAVESupport/
 429              		.file 4 "C:\\DAVE3_workspace\\ws3.1.10\\ESC_Pinus_XMC1302_V1.2\\Dave\\Generated\\inc\\DAVESupport/
DEFINED SYMBOLS
                            *ABS*:00000000 IO001.c
C:\Users\maan\AppData\Local\Temp\ccNw1pAb.s:18     .text.IO001_Init:00000000 $t
C:\Users\maan\AppData\Local\Temp\ccNw1pAb.s:23     .text.IO001_Init:00000000 IO001_Init
C:\Users\maan\AppData\Local\Temp\ccNw1pAb.s:91     .text.IO001_Init:0000005c $d
C:\Users\maan\AppData\Local\Temp\ccNw1pAb.s:100    .text.IO001_EnableDigitalInput:00000000 $t
C:\Users\maan\AppData\Local\Temp\ccNw1pAb.s:105    .text.IO001_EnableDigitalInput:00000000 IO001_EnableDigitalInput
C:\Users\maan\AppData\Local\Temp\ccNw1pAb.s:381    .text.IO001_DisableDigitalInput:00000000 $t
C:\Users\maan\AppData\Local\Temp\ccNw1pAb.s:386    .text.IO001_DisableDigitalInput:00000000 IO001_DisableDigitalInput
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.665d63c3c957c91c5ed795826dcbc088
                           .group:00000000 wm4.XMC1300.h.45.4ee692c6c98aa9fc42e2abbc732052b9
                           .group:00000000 wm4.core_cm0.h.47.022e66414e77714da7c4b30b3ad99fe8
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.b7b6650bdd2316848d940915272d75b8
                           .group:00000000 wm4.core_cm0.h.135.ca70469f87e143609670bb393bfa6518
                           .group:00000000 wm4.XMC1000_RomFunctionTable.h.31.6d9a94465618f31b040dc9cea9a47ad7
                           .group:00000000 wm4.XMC1300.h.126.871a37eeeb3f6a078f5ddf5efd64103f
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.383e3edbb9cbf6e538f7c1532ef623c1
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.1aa717522e337383e1234be386036b7c
                           .group:00000000 wm4.CLK002.h.56.d2936f957892acc36e594c5138aee657
                           .group:00000000 wm4.uc_id.h.35.f852fba3565a132d8ed947977fab9fbc
                           .group:00000000 wm4.CCU4Global_Conf.h.63.a52fac0daa39b5f58343578312b4eb54
                           .group:00000000 wm4.CCU8GLOBAL_Conf.h.82.76c6b1bf357180d1e8ea1f462a66deb8
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.f334402b2e237110b77f625dfc27af0e
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.NVIC002_Conf.h.63.311363d77acc1b28b7e28dd840e9cd60
                           .group:00000000 wm4.ADCGROUP001.h.66.3ee81aba16709c201614af7d67499bdb
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505

UNDEFINED SYMBOLS
IO001_Handle1
IO001_Handle2
IO001_Handle3
