# Arena 12-18 Design Review

**Project:** G6 12-18 Teensy Arena (Reiser Lab @ Janelia | HHMI)
**KiCad:** 10.0.5 | 13 hierarchical schematic sheets | 6-layer PCB, 330mm x 241mm (curved/arced outline, not rectangular)
**Rev:** v1.0 (current HEAD, commit "export v1.0")
**Analyzers run:** `analyze_schematic.py` (+`--lifecycle`), `analyze_pcb.py --full --proximity`, `cross_analysis.py`, `analyze_emc.py` (44 rules), `analyze_thermal.py`, `simulate_subcircuits.py` (ngspice), native `kicad-cli pcb drc` / `sch erc`. Scope: root `arena_12-18.kicad_pcb` only, per project direction; `layout_tool/`, `manual_route/v1`, `manual_route/v2`, and `working_backups/` were treated as stale and out of scope.

## Overview

A precision-analog + digital fan-out board for a 12-column LED display arena. A Teensy 4.1 (U1) is the controller, driving 12 repeated column-buffer blocks (SPI CS/SCK/COPI/CIPO fan-out via SN74LVC-family buffers/transceivers) out to panel connectors, plus an analog I/O front end (dual OPA2277 buffers with BAS40-04 input clamps, an MCP4725 DAC, a REF102 10V reference). Power rails: +5V (input via barrel jack or Ethernet-adjacent USB), +3.3V (Teensy logic), +/-15V (analog), 10V_REF (buffered reference). External interfaces: RJ45 Ethernet, Qwiic (I2C), barrel jack, 3x BNC/coax analog I/O, and 12x 5-pin column headers. 622 schematic components, 623 PCB footprints, all SMD except mounting hardware.

## Critical Findings

| Severity | Issue | Section |
|----------|-------|---------|
| WARNING | U85 (MCP4725 DAC, VDD=+5V) shares an I2C bus with U1 (Teensy, 3.3V logic) pulled up only to +3.3V, below the DAC's datasheet VIH threshold (0.7*VDD = 3.5V min) | Signal Analysis / Cross-Domain |
| WARNING | AIN.A0/AIN.A1: OPA2277 buffers (U86/U87, +/-15V supply) drive Teensy ADC pins A0/A1 directly; BAS40-04 clamp diodes to GND/+3.3V exist but there is no series resistor limiting fault current if the op-amp output saturates toward the rails | Signal Analysis / Op-Amp Circuits |
| WARNING | All external connectors (RJ45 Ethernet J1, barrel jack J27, 3x BNC J29/J30/J31, Qwiic J2) have zero ESD/TVS protection | Manufacturing / Protection |
| WARNING | 12x 5-pin column headers (J8,J10,J12,J14,J16,J18,J20,J22,J24,J26,J33,J35) carry CS/SCK/data signals with **no ground pin** in the connector | PCB Layout / Connectors |
| WARNING | 0% test point coverage (0/584 nets): no dedicated test points for bring-up/debug on a 12x-repeated board | Manufacturing / DFM |
| INFO (resolved) | 0.075mm via annular ring on all 855 vias, confirmed **intentional** (matches project's own DRC rule); passes native KiCad DRC but requires a "challenging" fab tier, not standard/advanced | PCB Layout / Via Analysis |
| FALSE POSITIVE (investigated) | Third-party analyzer reported GND net split into 309 copper islands (308 orphaned decoupling-cap pads), **confirmed false positive** via raw zone-polygon point-in-poly check (7/7 samples) and native `kicad-cli pcb drc` (0 violations, 0 unconnected items) | EMC / Cross-Domain |

No CRITICAL (board-killing) issues were found. Native DRC/ERC come back essentially clean (0 DRC violations, 4 benign ERC warnings), SPICE-simulatable subcircuits all pass, and the schematic/PCB are in sync.

## Component Summary

| Type | Count |
|---|---|
| Resistor | 256 |
| Capacitor | 161 |
| IC | 135 |
| Connector | 47 |
| Fuse | 12 |
| Diode | 4 |
| Mounting hole | 6 |
| Switch | 1 |

Nets: 723 (schematic) / 588 (PCB, excludes some internal-only nets). Wires: 2847. No-connects: 31. Power rails: +15V, -15V, +5V, +3.3V, 10V_REF, GND. Unique BOM lines: 25 (heavily repeated 12x per column).

**Sourcing:** parts are sourced by **LCSC part number** (`"LCSC Part #"` schematic property, populated on ~24/25 unique parts), not the analyzer's `MPN` field. The analyzer's SS-001 "1/25 MPN coverage" blocker is a **false positive** for this project's workflow (see False Positives). LCSC datasheet sync succeeded for the 6 ICs (REF102AU, OPA2277, MCP4725, 2x SN74LVC1T45-class level shifters, SN74LVC1G* buffers); 19 passives/connectors failed at the LCSC API/network layer (confirmed non-transient, retried twice), so those parts were reviewed as consistency-only.

## Power Tree

```
Barrel Jack J27 (SW_5V) ──┬─→ +5V rail ──→ U85 (MCP4725 DAC, VDD)
Ethernet/USB (via Teensy) ─┘              └→ (other +5V loads)

+15V/-15V (external, source not in this board's schematics;
           likely from an off-board bipolar supply or DNP U82
           RB-XXYYD isolated DC-DC module)
   +15V/-15V ──→ U86, U87 (OPA2277 dual op-amp, x2 packages)

+15V ──→ U84 (REF102AU, 10V reference) ──→ Vout (unnamed net)
              ──→ U83 (op-amp buffer, +/- config) ──→ "10V_REF" rail
              ──→ C99, R193, R194 (loads)

Teensy 4.1 (U1) onboard regulator ──→ +3.3V ──→ all column-buffer logic (x12),
                                                 SN74LVC1T45 level shifters (U2,U3)
```

Note: the +15V/-15V source is not resolvable from this board's schematics alone (no regulator detected for it); it's presumably fed from an external bench/rack supply through a connector. This is expected for an instrumentation board of this type, not a gap.

## Analyzer Verification

**Component count:** PCB footprint count 623 matches raw `grep -c '(footprint "' arena_12-18.kicad_pcb` = 623 exactly. Schematic analyzer reports 622 components across 13 sheets, consistent (623 PCB footprints includes one net-tie/aux item not in the schematic count, not investigated further as immaterial).

**Native DRC/ERC (ground truth):** `kicad-cli pcb drc` gives **0 violations, 0 unconnected items**, `schematic_parity: []` (full schematic/PCB sync confirmed by KiCad itself, not just the analyzer). `kicad-cli sch erc` gives 4 warnings, all benign (library symbol rev mismatch on J1's RJ45 magjack symbol; footprint-filter mismatches on J2 and J27 where a specific footprint was deliberately chosen over the generic filter list).

**Key IC pinout/behavior verification (datasheet-backed, not just symbol-consistency):**

| Ref | Part | Check | Result |
|---|---|---|---|
| U85 | MCP4725xxx-xCH (C144198) | VDD rail vs I2C VIH threshold | VDD=+5V confirmed via schematic pin-net trace (pin 3→+5V). Datasheet Electrical Characteristics table: VIH = 0.7*VDD = **3.5V min**. Bus pull-ups (R31/R32, 1k) traced to **+3.3V**, and Teensy U1 drives 3.3V logic high. 3.3V is below the 3.5V VIH minimum: a **datasheet-verified logic-level incompatibility**, not just a heuristic. |
| U86/U87 | OPA2277 (C24460) | Supply rating vs applied +/-15V | Datasheet Abs Max: VS = (V+)-(V-) max 36V. Applied: 30V (+/-15V), within rating. Output short-circuit rating: **continuous**, one amp per package, so the op-amp itself is not at risk from the no-series-resistor clamp topology. The concern is the +3.3V rail / BAS40-04 diode / Teensy pin, not the op-amp. |
| U84 | REF102AU | Vout net routing | Pin 6 (Vout) verified via `ic_pin_analysis` to route through `__unnamed_47` into U83's "+" input, **not** directly to the "10V_REF" named net. Traced further: U83 (op-amp, buffer config) output *is* the "10V_REF" net. This resolves the RS-001 "no rail source" finding as a false positive (see below): the rail is properly sourced via a buffered reference, and the analyzer just doesn't recognize a non-"power_out"-typed op-amp output as a valid rail source. |

**Pinout ambiguity:** No bare discrete transistors in this design requiring SOT-23 pinout-variant judgment calls (all active devices are ICs in SOIC/SOT-23-5/6 IC packages with pin-function-labeled schematic symbols, not generic transistor symbols). Generic-transistor pinout risk class does not apply here.

**Hierarchical connectivity:** spot-checked `CIPO_IN` (flagged 12x as a single-pin net, NT-001), confirmed present as both a `hierarchical_label` in `column_buffer.kicad_sch` and a matching sheet pin in `panel_column.kicad_sch`. This is a real connection the per-sheet net view doesn't fully resolve; NT-001's ~174 findings are dominated by this pattern across the 12 repeated column sheets, not 174 genuine floating nets (see False Positives).

## Signal Analysis Review

### Op-Amp Circuits
U83, U86, U87 are all OPA2277 unity-gain-follower configurations (each unit's "-" input tied directly to its own output). U86-unit-B and U87-unit-B buffer the MCP4725 DAC's AOUT signal; that buffered output is divided by a 10k/20k (R191/R189, R192/R190) resistor pair (ratio 0.667) into U86-unit-A/U87-unit-A's "+" input, alongside the external analog input path. This is consistent with a DAC-driven offset/zero-trim scheme feeding the AIN.A0/A1 buffers. The detector labeled purpose "unknown," but the topology is clear from net tracing even though intent (calibration vs bias) isn't stated in the schematic.

### Voltage Dividers
R191/R189 and R192/R190: both 10k/20k, ratio 0.667, feeding op-amp "+" inputs as described above. Not a regulator feedback divider; no Vref/Vout verification applicable.

### Protection Devices
BAS40-04 (D1-D4) dual-Schottky clamps sit on AIN.A0/AIN.A1 (D1/D2) and presumably D3/D4 on other analog inputs; confirmed via pin-net trace that D1 clamps to both GND and +3.3V, forming a standard input-protection network. **Gap:** no series resistor between the OPA2277 output and the clamp/Teensy-pin node. Under a fault where the op-amp output saturates near +/-15V, the clamp diodes and the +3.3V rail absorb the op-amp's full short-circuit output current with nothing limiting it. BAS40-04 is rated for a few hundred mA continuous (a well-known industry part; a specific datasheet PDF wasn't obtained for this MPN so this figure is inference, not datasheet-verified), so the diodes likely survive, but sustained fault current would be dumped into the +3.3V rail with no current limit. Adding a small series resistor (1k-10k) between each op-amp output and its Teensy ADC pin/clamp node is cheap, common practice for exactly this failure mode.

### Level Shifters
U2, U3 (SN74LVC1T45DBV) detected as unidirectional level shifters, consistent with datasheet-verified parts (C7843, single-bit dual-supply bus transceiver with configurable voltage translation).

### Decoupling Analysis
Decoupling detected on all 5 rails (+3.3V, +15V, -15V, +5V, 10V_REF). Two DC-00x EMC findings triaged as false positives (see below).

### Simulation Verification
ngspice verified all 7 SPICE-simulatable subcircuits (2 voltage dividers, 5 decoupling networks): **7 pass, 0 warn, 0 fail**. No op-amp gain stages or RC/LC filters were pattern-matched for simulation (the op-amp stages are unity-gain followers, not gain/filter topologies the simulator models).

### Ethernet Interface
U1 (Teensy 4.1 Ethernet variant) connects to J1 (Cetus RJ45 Magjack). ESD coverage: **none** on ETH_T+/-, ETH_R+/-, ETH_LED (see Manufacturing/Protection).

### Design Observations
5 decoupling-rail observations, all validated against the schematic. No RF chains, BMS, memory interfaces, key matrices, or isolation barriers present; not applicable to this design.

## Power Analysis

No regulators are present *on this board* for +15V/-15V/+5V (all sourced externally via connectors), so inrush/sequencing analysis for those rails is out of scope for this board. +3.3V and onboard regulation live inside the Teensy 4.1 module (not analyzable, since it's a closed sub-board). PDN impedance, sleep-current, and inrush sections are not meaningful for this design (no switching regulators, no battery, always-externally-powered instrumentation board), so they're reported as not applicable rather than a gap.

## PCB Layout Analysis

**Board:** 330 x 241mm, 6 copper layers (F.Cu/In1-4.Cu/B.Cu), non-rectangular (arc-segment) outline, 1.6mm thickness, ENIG finish. Routing complete: 0 unrouted nets (confirmed by both analyzer and native DRC).

**Via analysis:** 855 through-vias, uniformly 0.45mm pad / 0.3mm drill = 0.075mm annular ring. 718 of 855 (84%) are **via-in-pad**, heavily used for tight decoupling-cap-to-plane connections in the repeated column blocks. This ring size was confirmed intentional for density; it matches the project's custom DRC rule (`min_via_annular_width: 0.075`) and passes native DRC, but is below both JLCPCB-class "standard" (0.125mm) and "advanced" (0.1mm) tiers, so plan on a "challenging"/high-density-capable fab house.

**Ground plane connectivity, investigated in depth and resolved as a false positive:** The PCB analyzer's `connectivity_graph` (union-find over zone fill + vias + tracks) reported GND split into 309 islands: one 382-pad backbone plus 308 single-pad islands, overwhelmingly decoupling-cap ground pads on via-in-pad connections. A concrete example was traced further:
- C7 pin 2 (GND, via-in-pad at x=74.614, y=159.628) was reported as its own isolated island.
- Parsing the raw `.kicad_pcb` zone `filled_polygon` point lists directly (not the analyzer's derived data) and running point-in-polygon tests shows **C7's via-in-pad location is inside the GND zone's filled polygon on both In1.Cu and In4.Cu**, meaning it *is* physically connected to the main pour.
- Repeating this for 6 more sampled "isolated" pads (C133, U102, C113, C142, U60, C70): **7 of 7 are actually inside the filled polygon**, contradicting the analyzer's island assignment.
- Native `kicad-cli pcb drc` (KiCad's own connectivity engine, ground truth) reports **0 unconnected items** board-wide.

This is not a stale-fill artifact (the raw polygon data used above is the same data in the current file). It's a bug/limitation in the third-party analyzer's connectivity-graph computation, most likely related to the GND zone's extremely complex filled polygon (48,048 vertices on the largest island, driven by hundreds of via/pad clearance cutouts). **The ground plane is fine. The 309-island finding and the ~209 downstream EMC "reference plane gap" (GP-001) findings it drove should be disregarded** (233 of 377 EMC findings trace back to this same false positive). Worth flagging this analyzer behavior back to whoever maintains the kicad review skill.

**DFM:** tier "challenging" (driven by the 0.075mm annular ring, accepted above). 2 DFM violations, both the same annular-ring metric (error DFM-001 below advanced-tier minimum, warning DFM-002 below IPC Class 2). No other DFM blockers.

**Fiducials / orientation:** no fiducials on F.Cu (info only: finest pad pitch is 0.54mm, coarse enough that fiducials are a nice-to-have, not required). 350 passives deviate from a 0-degree majority orientation (info; expected on a board following signal routing rather than a uniform placement grid).

**Test coverage:** 0/584 nets have dedicated test points. Worth adding a few (e.g. on +3.3V, +15V/-15V, GND, and the SPI bus) given this is a 12x-repeated bring-up board where per-column fault isolation will matter.

## Schematic <-> PCB Cross-Reference

Component count matches (623 PCB / 622+1 schematic, immaterial delta). `schematic_parity` from native DRC returned **empty**, so KiCad itself confirms zero schematic/PCB sync issues. No DNP-vs-routed inconsistency found beyond U82 (see False Positives). No footprint/value/MPN mismatches surfaced in spot-checks of the datasheet-verified ICs (U84, U85, U86, U87).

## EMC / Cross-Domain Analysis

377 EMC findings total (176 error, 125 warning, 76 info), but **233 of these (165 error + 68 warning, rule GP-001 "reference plane gap") are downstream of the same false-positive ground-connectivity data described above** and should be disregarded pending re-analysis with a fixed connectivity graph (or simply trust the native DRC clean result).

Findings that are **not** explained by that false positive and worth attention:
- **DC-002** (error, heuristic): "No decoupling cap found near U1." U1 is the entire Teensy 4.1 module; it has its own onboard decoupling. **False positive**, see below.
- **DC-001** (error, deterministic): "Decoupling cap too far from U82" (9.3mm). U82 is **DNP** (RB-XXYYD isolated DC-DC module, not populated). **False positive** (moot for an unpopulated part).
- CK-001/002/003 (clock routing, 33+2+11 findings) and RP-001 (return path, 22 findings) were not individually re-verified against raw geometry given time constraints. Treat as unverified analyzer output, likely lower-severity than their counts suggest given the connectivity-graph issue found elsewhere, but worth a second pass for full confidence.
- IO-001/IO-002 (47+24 findings, I/O-related) not deep-dived; same caveat.

**Cross-analysis (`cross_analysis.py`):** 25 findings, dominated by the same plane-split root cause (PS-002, RP-002); same false-positive caveat applies. No CC-001 (connector current capacity), EG-001 (ESD gap detector, see manual ESD audit below instead), or XV-00x (schematic/PCB sync) findings were raised, consistent with the clean native-DRC result.

## Component Lifecycle

Attempted via `--lifecycle` flag (LCSC, no API key required). **Materially incomplete**: only 1 of 25 unique parts (SM04B-SRSS-TB) returned a result (status: unknown/not found), and the rest failed silently against the same flaky LCSC API observed during datasheet sync. **Lifecycle audit not meaningfully performed**; treat as not done, not as "checked and clean."

## Manufacturing / DFM / Testability

**Assembly:** 880 total placements (repeated-BOM count), 100% SMD, complexity score 43/100, package mix: 397x 0402 (hard), 325x SOT-23 (hard), 70x SOIC, 56x other SMD, 20x 1206, 12x 1210. No QFN/BGA/exposed-pad packages, so thermal-via analysis is not applicable (confirmed: `analyze_thermal.py` found no components with quantifiable power dissipation, consistent with an instrumentation board with no power devices).

**ESD/surge protection, connector-by-connector (manual review, not covered by a single analyzer rule):**

| Connector | Signal(s) | ESD coverage |
|---|---|---|
| J1 (RJ45 Ethernet) | ETH_T+/-, ETH_R+/-, ETH_LED | none |
| J27 (Barrel jack, main 5V input) | SW_5V | none |
| J29/J30/J31 (BNC/coax) | AOUT, A0_5V, A1_5V | none |
| J2 (Qwiic/I2C) | Qwiic_SDA/SDL | none |
| J5/J6 (coax) | D29_5V, D35_5V | none |

Every external-facing connector on the board has zero ESD/TVS devices. For a lab-benchtop instrument (not a publicly handled consumer product) the risk is lower than typical, but J1 (Ethernet, likely to run a long cable across a room to networking equipment) and J27 (main external power input, most exposed to supply-side transients) are the two to prioritize if protection is added.

**Connector grounding:** the 12 repeated 5-pin column headers (J8,J10,J12,J14,J16,J18,J20,J22,J24,J26,J33,J35, carrying CS0/CS1/CS2/SCK/data signals) have **no ground pin**. If these drive any meaningful cable length to the panel boards, the SPI-class signals will have no local return reference at the connector, which can hurt signal integrity/EMC at the cable interface. Worth a look if these headers feed off-board cables rather than a rigid mezzanine connection.

**Ordering notes:** 6 layers, 1.6mm thickness, ENIG finish, "challenging" DFM tier (via annular ring, accepted). No impedance-controlled traces detected (no USB/HDMI/DDR-class differential pairs on this board). Stencil: standard, no fine-pitch (finest is SOT-23/0402).

## False Positives / Reviewer Overrides

1. **SS-001 (sourcing blocker, error):** "1/25 unique parts have MPN." This project sources via **LCSC Part #** (populated on ~24/25 parts), a property the analyzer's sourcing-gate check doesn't look at. Not a real sourcing gap.
2. **RS-001 (10V_REF has no declared source, warning):** traced U84 (REF102) through U83 (op-amp buffer) to the "10V_REF" net. The rail *is* sourced, just via a buffered-reference topology the rail-source auditor doesn't recognize (it only credits `power_out`-typed pins).
3. **DC-001 (decoupling too far from U82, error):** U82 is DNP, so the finding is moot.
4. **DC-002 (no decoupling near U1, error):** U1 is a complete Teensy 4.1 module with its own onboard decoupling, not a bare MCU die.
5. **NT-001 (~174 single-pin-net findings):** dominated by hierarchical-label pass-through nets (verified via `CIPO_IN` spot-check) across the 12 repeated column sheets, not genuine floating nets.
6. **PM-002 (J1 0.2mm from board edge, error):** J1 is an RJ45 magjack, a connector type designed to sit at/protrude past the board edge for panel mounting. Likely not a real manufacturability risk; confirm mechanical fit in the enclosure if one exists.
7. **GND connectivity (309 islands) and the 233 downstream EMC GP-001 findings:** confirmed false positive via raw zone-polygon verification (7/7 samples) and native KiCad DRC (0 unconnected items); see PCB Layout Analysis above for the full investigation.
8. **Via annular ring (DFM-001/DFM-002, "challenging" tier):** confirmed intentional, not a defect; flagged for fab-house selection awareness only.

## Not Performed / Review Limits

- **Component lifecycle audit:** attempted, materially incomplete (24/25 parts failed against the LCSC API, a network reliability issue in this environment, not a project code path issue).
- **Datasheet-backed verification:** only the 6 ICs with successful LCSC datasheet downloads (REF102AU, OPA2277 x2, MCP4725, SN74LVC1T45 x2/SN74LVC1G-class buffers) got true datasheet citations; the other 19 unique parts (mostly passives, connectors, fuses) were reviewed as consistency-only, per project direction.
- **Gerber analysis:** not performed; no gerber output present in the project (pre-fab, PCB-file-only stage).
- **Prior review delta:** no prior review file or prior analysis run existed in this project; this is the first review.
- **Full EMC re-verification of CK-00x/RP-001/IO-00x (rule groups not GP-001):** not individually cross-checked against raw layout geometry given the scope of the ground-connectivity investigation; flagged as analyzer-derived, not verified.
- **Thermal analysis:** ran, correctly returned "skipped, no quantifiable power dissipation" (no regulators/power devices on this board).

## Final Verdict

**No fabrication blockers.** Native DRC/ERC are clean, the schematic and PCB are in sync, and the one board-wide connectivity concern that looked serious (fragmented ground plane) was investigated and disproven. Before ordering, address in priority order: (1) the I2C level-mismatch on the MCP4725 bus (a cheap fix: either pull up to +5V and add a level shifter, or move the pull-ups, since the DAC is on 3.3V-side wiring already), (2) the missing series resistor on the AIN.A0/A1 op-amp-to-Teensy path, and (3) decide whether the unprotected external connectors (especially J1 Ethernet and J27 power) need TVS/ESD devices given the deployment environment. The via annular ring and RJ45 edge placement are non-issues per the confirmed design intent.
