/// Auto-generated register definitions for SUPC
/// Device: ATSAME70N20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70n20b::supc {

// ============================================================================
// SUPC - Supply Controller
// Base Address: 0x400E1810
// ============================================================================

/// SUPC Register Structure
struct SUPC_Registers {

    /// Supply Controller Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Supply Controller Supply Monitor Mode Register
    /// Offset: 0x0004
    volatile uint32_t SMMR;

    /// Supply Controller Mode Register
    /// Offset: 0x0008
    volatile uint32_t MR;

    /// Supply Controller Wake-up Mode Register
    /// Offset: 0x000C
    volatile uint32_t WUMR;

    /// Supply Controller Wake-up Inputs Register
    /// Offset: 0x0010
    volatile uint32_t WUIR;

    /// Supply Controller Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t SR;
    uint8_t RESERVED_0018[188]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00D4
    volatile uint32_t SYSC_WPMR;
};

static_assert(sizeof(SUPC_Registers) >= 216, "SUPC_Registers size mismatch");

/// SUPC peripheral instance
constexpr SUPC_Registers* SUPC = 
    reinterpret_cast<SUPC_Registers*>(0x400E1810);

}  // namespace alloy::hal::atmel::same70::atsame70n20b::supc
