# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do vga_lcy_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 {D:/ZXOPEN2016/class161126/20160529/vga_20161220/rom.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 {D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 {D:/ZXOPEN2016/class161126/20160529/vga_20161220/pll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 {D:/ZXOPEN2016/class161126/20160529/vga_20161220/rgb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rgb
# 
# Top level modules:
# 	rgb
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 {D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_driver3.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_driver3
# 
# Top level modules:
# 	vga_driver3
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220/db {D:/ZXOPEN2016/class161126/20160529/vga_20161220/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 {D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  vga_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps vga_tb 
# Loading work.vga_tb
# Loading work.vga
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.vga_driver3
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.rgb
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 280000  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint sim:/vga_tb/dut/d3/*
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 -O0 D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart
# Loading work.vga_tb
run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 280000  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
# Break in Module vga_tb at D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v line 20
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 -O0 D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart
# Loading work.vga_tb
run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 280000  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
# Break in Module vga_tb at D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v line 20
# WARNING: No extended dataflow license exists
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 -O0 D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart
# Loading work.vga_tb
run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 280000  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
# Break in Module vga_tb at D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v line 20
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 -O0 D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_driver3.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_driver3
# 
# Top level modules:
# 	vga_driver3
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class161126/20160529/vga_20161220 -O0 D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
restart
# Loading work.vga_tb
# Loading work.vga_driver3
run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 280000  Instance: vga_tb.dut.p1.altpll_component.cycloneiii_pll.pll3
# Break in Module vga_tb at D:/ZXOPEN2016/class161126/20160529/vga_20161220/vga_tb.v line 20
