DISPLAY_PLANE_ENABLE,VAR_0
DISPPLANE_SEL_PIPE_MASK,VAR_1
DISPPLANE_SEL_PIPE_SHIFT,VAR_2
DSPCNTR,FUNC_0
I915_READ,FUNC_1
INTEL_GEN,FUNC_2
POWER_DOMAIN_PIPE,FUNC_3
intel_display_power_get_if_enabled,FUNC_4
intel_display_power_put,FUNC_5
to_i915,FUNC_6
i9xx_plane_get_hw_state,FUNC_7
plane,VAR_3
pipe,VAR_4
dev_priv,VAR_5
power_domain,VAR_6
i9xx_plane,VAR_7
wakeref,VAR_8
ret,VAR_9
val,VAR_10
