## FIFO Block Diagram

<img width="552" alt="image" src="https://github.com/devchadha-jmi/Verilog-Labs/assets/82091082/7ee8e428-fac0-479b-83ce-18e508062fa4">
