var g_data = {"name":"C:/Users/arpit/OneDrive/Desktop/Project/I2C_VERIFICATION/sim/../master/wb_monitor.sv","src":"class wb_mon extends uvm_monitor;\n	virtual wb_if vif;\n	wb_tx tx;\n	uvm_analysis_port#(wb_tx) ap_port;\n	`uvm_component_utils(wb_mon)\n	`NEW_COMP\n	\n	function void build_phase(uvm_phase phase);\n		super.build_phase(phase);\n		uvm_config_db#(virtual wb_if)::get(this,\"\", \"vif\", vif);\n		ap_port = new(\"ap_port\", this);\n	endfunction\n	\n	task run_phase(uvm_phase phase);\n		forever begin\n			@(vif.mon_cb);\n			if (vif.mon_cb.wb_stb_i && vif.mon_cb.wb_cyc_i && vif.mon_cb.wb_ack_o) begin \n				tx = wb_tx::type_id::create(\"tx\");\n				tx.addr = vif.mon_cb.wb_addr_i;\n				tx.data = (vif.mon_cb.wb_we_i == 1'b1) ? vif.mon_cb.wb_dat_i : vif.mon_cb.wb_dat_o;\n				tx.wr_rd = vif.mon_cb.wb_we_i;\n				ap_port.write(tx);\n			end\n		end\n	endtask\nendclass\n\n","lang":"verilog"};
processSrcData(g_data);