- ğŸ‘‹ Hi, Iâ€™m Sagar B C, Design Verification Engineer.
- ğŸ‘€ Iâ€™m very much interested in RTL Design and Verification.
- ğŸŒ± Iâ€™m skilled in developing SV and UVM based CRV environments.
- ğŸ’ï¸ Iâ€™m looking to collaborate on any VLSI projects that requires RTL design and verification.
- ğŸ“« Any Doubts???..... Just send a mail to sagarbc05@gmail.com....
- Note: Only valid queries will be replied...
