// Seed: 1403376226
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4
);
  assign id_3 = -1'b0;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_2 = 32'd10,
    parameter id_5 = 32'd89
) (
    input tri0 id_0,
    output logic id_1,
    input supply0 _id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire _id_5,
    input tri id_6
);
  parameter id_8 = -1;
  or primCall (id_3, id_0, id_4, id_9, id_10, id_6);
  always id_1 <= -1'b0;
  logic id_9;
  logic id_10[id_5 : id_2];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_3,
      id_0
  );
  assign id_10 = id_6;
  logic id_11;
  ;
  assign id_9 = id_9 && id_9 + id_2;
endmodule
