// Seed: 3866849865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    inout wor id_3,
    input wire id_4,
    output wand id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri id_8,
    output tri0 id_9,
    input supply0 id_10
    , id_41,
    input wand id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14,
    input supply1 id_15,
    input tri id_16,
    input wire id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri id_20,
    input tri id_21,
    input supply1 id_22,
    input tri0 id_23,
    output wor id_24,
    input tri1 id_25,
    output uwire id_26,
    input wand id_27,
    input tri1 id_28,
    input tri1 id_29,
    output wor id_30,
    input wor id_31,
    input tri id_32,
    input wire id_33,
    output wor id_34,
    input wor id_35,
    input supply1 id_36,
    output wire id_37,
    input wor id_38,
    input supply0 id_39
);
  assign id_26 = "" ? (-1) : id_19 - id_4;
  module_0 modCall_1 (
      id_41,
      id_41,
      id_41,
      id_41
  );
endmodule
