module D_FF_pos  (
input D,
input clk,
output reg Q
);


always @(posedge clk)
begin
Q = D;
end
endmodule
