#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 14 18:39:45 2021
# Process ID: 9064
# Current directory: E:/hdmi_fpga/hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14740 E:\hdmi_fpga\hdmi\hdmi.xpr
# Log file: E:/hdmi_fpga/hdmi/vivado.log
# Journal file: E:/hdmi_fpga/hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/hdmi_fpga/hdmi/hdmi.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/hdmi_fpga/hdmi/hdmi.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'hdmi.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.980 ; gain = 0.000
file mkdir E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new
close [ open E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/A.v w ]
add_files E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/A.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/A.v] -no_script -reset -force -quiet
remove_files  E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/A.v
file mkdir E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/AS.v w ]
add_files -fileset sim_1 E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/AS.v
export_ip_user_files -of_objects  [get_files E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/AS.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/AS.v
file delete -force E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/AS.v
add_files -norecurse {E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/top.v E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/vtc.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/tb_vtc.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  e:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
[Thu Jan 14 18:43:22 2021] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/hdmi_fpga/hdmi/hdmi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/hdmi_fpga/hdmi/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/hdmi_fpga/hdmi/hdmi.ip_user_files -ipstatic_source_dir E:/hdmi_fpga/hdmi/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/modeltech64_10.4/vivado2020_1_lib} {questa=E:/hdmi_fpga/hdmi/hdmi.cache/compile_simlib/questa} {riviera=E:/hdmi_fpga/hdmi/hdmi.cache/compile_simlib/riviera} {activehdl=E:/hdmi_fpga/hdmi/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vtc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vtc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sources_1/new/vtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/tb_vtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vtc
INFO: [VRFC 10-2458] undeclared symbol clk_out1, assumed default net type wire [E:/hdmi_fpga/hdmi/hdmi.srcs/sim_1/new/tb_vtc.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
"xelab -wto 62adf7a481544d2aa515056f0e660fbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_vtc_behav xil_defaultlib.tb_vtc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 62adf7a481544d2aa515056f0e660fbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_vtc_behav xil_defaultlib.tb_vtc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vtc
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.tb_vtc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vtc_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim/xsim.dir/tb_vtc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 14 18:43:55 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/hdmi_fpga/hdmi/hdmi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_vtc_behav -key {Behavioral:sim_1:Functional:tb_vtc} -tclbatch {tb_vtc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_vtc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_vtc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.922 ; gain = 16.504
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.789 ; gain = 4.031
save_wave_config {E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg
set_property xsim.view E:/hdmi_fpga/hdmi/tb_vtc_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 18:44:35 2021...
