-- generated by newgenasym Sat May 14 17:31:41 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity FIN1101 is
    port (    
	\dout+\:   OUT    STD_LOGIC;    
	\dout-\:   OUT    STD_LOGIC;    
	EN:        IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	\n.c.\:    INOUT  STD_LOGIC;    
	\rin+\:    IN     STD_LOGIC;    
	\rin-\:    IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC);
end FIN1101;
