#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 19 02:17:41 2024
# Process ID: 27688
# Current directory: C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log CPU1best.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU1best.tcl
# Log file: C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.runs/synth_1/CPU1best.vds
# Journal file: C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.runs/synth_1\vivado.jou
# Running On: Pierre, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17041 MB
#-----------------------------------------------------------
source CPU1best.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 448.590 ; gain = 160.715
Command: read_checkpoint -auto_incremental -incremental C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/utils_1/imports/synth_1/ALUtest.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/utils_1/imports/synth_1/ALUtest.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU1best -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.598 ; gain = 410.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU1best' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/CPU1best.vhd:44]
INFO: [Synth 8-3491] module 'Compteurbest' declared at 'C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Compteurbest.vhd:37' bound to instance 'U1' of component 'Compteurbest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/CPU1best.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Compteurbest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Compteurbest.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Compteurbest' (0#1) [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Compteurbest.vhd:45]
INFO: [Synth 8-3491] module 'Instructionmemorybest' declared at 'C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Instructionmemorybest.vhd:30' bound to instance 'U2' of component 'Instructionmemorybest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/CPU1best.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Instructionmemorybest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Instructionmemorybest.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Instructionmemorybest' (0#1) [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Instructionmemorybest.vhd:38]
INFO: [Synth 8-3491] module 'Basculebest' declared at 'C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Basculebest.vhd:34' bound to instance 'U3' of component 'Basculebest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/CPU1best.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Basculebest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Basculebest.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Basculebest' (0#1) [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Basculebest.vhd:49]
INFO: [Synth 8-3491] module 'Benchbest' declared at 'C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Benchbest.vhd:36' bound to instance 'U4' of component 'Benchbest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/CPU1best.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Benchbest' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Benchbest.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Benchbest' (0#1) [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/Benchbest.vhd:48]
ERROR: [Synth 8-549] port width mismatch for port 'addr_W': port width = 4, actual width = 8 [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/CPU1best.vhd:121]
ERROR: [Synth 8-285] failed synthesizing module 'CPU1best' [C:/Users/logar/Documents/GitHub/BE_FPGA/BE_FPGA/project_1/project_1.srcs/sources_1/new/CPU1best.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.957 ; gain = 500.855
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 02:18:01 2024...
