

================================================================
== Vitis HLS Report for 'edgeDetect'
================================================================
* Date:           Sat Apr  8 12:22:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        edgeDetect
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.520 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  159228010|  159228010|  1.592 sec|  1.592 sec|  159228011|  159228011|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                                                                 |                                                       |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |                             Instance                            |                         Module                        |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_edgeDetect_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_44    |edgeDetect_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2    |  100565064|  100565064|  1.006 sec|  1.006 sec|  100565064|  100565064|       no|
        |grp_edgeDetect_Pipeline_VITIS_LOOP_201_3_VITIS_LOOP_202_4_fu_54  |edgeDetect_Pipeline_VITIS_LOOP_201_3_VITIS_LOOP_202_4  |   58662943|   58662943|  0.587 sec|  0.587 sec|   58662943|   58662943|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|    7211|   7132|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    239|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    7249|   7371|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       6|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |ctrl_s_axi_U                                                     |ctrl_s_axi                                             |        0|   0|    74|   104|    0|
    |grp_edgeDetect_Pipeline_VITIS_LOOP_201_3_VITIS_LOOP_202_4_fu_54  |edgeDetect_Pipeline_VITIS_LOOP_201_3_VITIS_LOOP_202_4  |        0|   0|  1817|  2061|    0|
    |grp_edgeDetect_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_44    |edgeDetect_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2    |        0|   2|  4705|  3797|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U12                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|   2|   205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U13                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|   2|   205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U14                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|   2|   205|   390|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                       |        0|   8|  7211|  7132|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  25|          5|    1|          5|
    |grp_fu_67_ce      |  14|          3|    1|          3|
    |grp_fu_67_opcode  |  14|          3|    2|          6|
    |grp_fu_67_p0      |  14|          3|   32|         96|
    |grp_fu_67_p1      |  14|          3|   32|         96|
    |grp_fu_71_ce      |  14|          3|    1|          3|
    |grp_fu_71_opcode  |  14|          3|    2|          6|
    |grp_fu_71_p0      |  14|          3|   32|         96|
    |grp_fu_71_p1      |  14|          3|   32|         96|
    |grp_fu_75_ce      |  14|          3|    1|          3|
    |grp_fu_75_opcode  |  14|          3|    2|          6|
    |grp_fu_75_p0      |  14|          3|   32|         96|
    |grp_fu_75_p1      |  14|          3|   32|         96|
    |v3_Addr_A         |  14|          3|   32|         96|
    |v3_EN_A           |  14|          3|    1|          3|
    |v3_EN_B           |   9|          2|    1|          2|
    |v3_WEN_A          |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             | 239|         51|  240|        717|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |   4|   0|    4|          0|
    |grp_edgeDetect_Pipeline_VITIS_LOOP_201_3_VITIS_LOOP_202_4_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |grp_edgeDetect_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_44_ap_start_reg    |   1|   0|    1|          0|
    |v0_read_reg_62                                                                |  32|   0|   32|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |  38|   0|   38|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|    edgeDetect|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|    edgeDetect|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|    edgeDetect|  return value|
|v1_Addr_A           |  out|   32|        bram|            v1|         array|
|v1_EN_A             |  out|    1|        bram|            v1|         array|
|v1_WEN_A            |  out|    4|        bram|            v1|         array|
|v1_Din_A            |  out|   32|        bram|            v1|         array|
|v1_Dout_A           |   in|   32|        bram|            v1|         array|
|v1_Clk_A            |  out|    1|        bram|            v1|         array|
|v1_Rst_A            |  out|    1|        bram|            v1|         array|
|v1_Addr_B           |  out|   32|        bram|            v1|         array|
|v1_EN_B             |  out|    1|        bram|            v1|         array|
|v1_WEN_B            |  out|    4|        bram|            v1|         array|
|v1_Din_B            |  out|   32|        bram|            v1|         array|
|v1_Dout_B           |   in|   32|        bram|            v1|         array|
|v1_Clk_B            |  out|    1|        bram|            v1|         array|
|v1_Rst_B            |  out|    1|        bram|            v1|         array|
|v2_Addr_A           |  out|   32|        bram|            v2|         array|
|v2_EN_A             |  out|    1|        bram|            v2|         array|
|v2_WEN_A            |  out|    4|        bram|            v2|         array|
|v2_Din_A            |  out|   32|        bram|            v2|         array|
|v2_Dout_A           |   in|   32|        bram|            v2|         array|
|v2_Clk_A            |  out|    1|        bram|            v2|         array|
|v2_Rst_A            |  out|    1|        bram|            v2|         array|
|v2_Addr_B           |  out|   32|        bram|            v2|         array|
|v2_EN_B             |  out|    1|        bram|            v2|         array|
|v2_WEN_B            |  out|    4|        bram|            v2|         array|
|v2_Din_B            |  out|   32|        bram|            v2|         array|
|v2_Dout_B           |   in|   32|        bram|            v2|         array|
|v2_Clk_B            |  out|    1|        bram|            v2|         array|
|v2_Rst_B            |  out|    1|        bram|            v2|         array|
|v3_Addr_A           |  out|   32|        bram|            v3|         array|
|v3_EN_A             |  out|    1|        bram|            v3|         array|
|v3_WEN_A            |  out|    4|        bram|            v3|         array|
|v3_Din_A            |  out|   32|        bram|            v3|         array|
|v3_Dout_A           |   in|   32|        bram|            v3|         array|
|v3_Clk_A            |  out|    1|        bram|            v3|         array|
|v3_Rst_A            |  out|    1|        bram|            v3|         array|
|v3_Addr_B           |  out|   32|        bram|            v3|         array|
|v3_EN_B             |  out|    1|        bram|            v3|         array|
|v3_WEN_B            |  out|    4|        bram|            v3|         array|
|v3_Din_B            |  out|   32|        bram|            v3|         array|
|v3_Dout_B           |   in|   32|        bram|            v3|         array|
|v3_Clk_B            |  out|    1|        bram|            v3|         array|
|v3_Rst_B            |  out|    1|        bram|            v3|         array|
+--------------------+-----+-----+------------+--------------+--------------+

