\doxysubsubsubsection{ADC Clock Prescaler}
\hypertarget{group__ADC__ClockPrescaler}{}\label{group__ADC__ClockPrescaler}\index{ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__ADC__ClockPrescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}\label{group__ADC__ClockPrescaler_ga71571b183aa6d0ddbaeef8a1da11d00a} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}~0x00000000U
\item 
\Hypertarget{group__ADC__ClockPrescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\label{group__ADC__ClockPrescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})
\item 
\Hypertarget{group__ADC__ClockPrescaler_ga0da8cf05586963080a721928cae18913}\label{group__ADC__ClockPrescaler_ga0da8cf05586963080a721928cae18913} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})
\item 
\Hypertarget{group__ADC__ClockPrescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}\label{group__ADC__ClockPrescaler_gadc0676c90087e9cd3acc3ee1256f3cd0} 
\#define {\bfseries ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
