Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  1 14:44:59 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.862     -195.508                     27                  183        0.274        0.000                      0                  183        4.500        0.000                       0                   113  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.862     -195.508                     27                  183        0.274        0.000                      0                  183        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           27  Failing Endpoints,  Worst Slack       -7.862ns,  Total Violation     -195.508ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.862ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 6.358ns (35.664%)  route 11.469ns (64.336%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.720    17.492    dig6[3]_i_19_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    17.616 f  dig6[3]_i_21/O
                         net (fo=2, routed)           0.589    18.205    dig6[3]_i_21_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.124    18.329 r  dig6[3]_i_8/O
                         net (fo=12, routed)          0.705    19.033    dig6[3]_i_8_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    19.157 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.880    20.038    dig3[3]_i_21_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124    20.162 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.621    20.783    dig3[3]_i_12_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.907 r  dig4[3]_i_5/O
                         net (fo=8, routed)           0.859    21.766    dig4[3]_i_5_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I5_O)        0.124    21.890 r  dig4[3]_i_4/O
                         net (fo=9, routed)           1.021    22.912    dig4[3]_i_4_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I0_O)        0.124    23.036 r  dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    23.036    dig6[0]_i_1_n_0
    SLICE_X15Y129        FDSE                                         r  dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y129        FDSE                                         r  dig6_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y129        FDSE (Setup_fdse_C_D)        0.031    15.174    dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -23.036    
  -------------------------------------------------------------------
                         slack                                 -7.862    

Slack (VIOLATED) :        -7.836ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.801ns  (logic 6.358ns (35.716%)  route 11.443ns (64.284%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.720    17.492    dig6[3]_i_19_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    17.616 f  dig6[3]_i_21/O
                         net (fo=2, routed)           0.589    18.205    dig6[3]_i_21_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.124    18.329 r  dig6[3]_i_8/O
                         net (fo=12, routed)          0.705    19.033    dig6[3]_i_8_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    19.157 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.880    20.038    dig3[3]_i_21_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124    20.162 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.825    20.987    dig3[3]_i_12_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124    21.111 r  dig4[3]_i_6/O
                         net (fo=1, routed)           0.819    21.930    dig4[3]_i_6_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    22.054 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.832    22.886    dig4[3]_i_3_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    23.010    dig5[1]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y128        FDRE                                         r  dig5_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X15Y128        FDRE (Setup_fdre_C_D)        0.032    15.174    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -23.010    
  -------------------------------------------------------------------
                         slack                                 -7.836    

Slack (VIOLATED) :        -7.835ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.799ns  (logic 6.358ns (35.720%)  route 11.441ns (64.280%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.720    17.492    dig6[3]_i_19_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    17.616 f  dig6[3]_i_21/O
                         net (fo=2, routed)           0.589    18.205    dig6[3]_i_21_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.124    18.329 r  dig6[3]_i_8/O
                         net (fo=12, routed)          0.705    19.033    dig6[3]_i_8_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    19.157 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.880    20.038    dig3[3]_i_21_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124    20.162 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.825    20.987    dig3[3]_i_12_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124    21.111 r  dig4[3]_i_6/O
                         net (fo=1, routed)           0.819    21.930    dig4[3]_i_6_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    22.054 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.830    22.884    dig4[3]_i_3_n_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124    23.008 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    23.008    dig5[2]_i_1_n_0
    SLICE_X15Y128        FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y128        FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X15Y128        FDRE (Setup_fdre_C_D)        0.031    15.173    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -23.008    
  -------------------------------------------------------------------
                         slack                                 -7.835    

Slack (VIOLATED) :        -7.816ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.828ns  (logic 6.358ns (35.663%)  route 11.470ns (64.337%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.720    17.492    dig6[3]_i_19_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    17.616 f  dig6[3]_i_21/O
                         net (fo=2, routed)           0.589    18.205    dig6[3]_i_21_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.124    18.329 r  dig6[3]_i_8/O
                         net (fo=12, routed)          0.705    19.033    dig6[3]_i_8_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    19.157 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.880    20.038    dig3[3]_i_21_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124    20.162 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.825    20.987    dig3[3]_i_12_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124    21.111 r  dig4[3]_i_6/O
                         net (fo=1, routed)           0.819    21.930    dig4[3]_i_6_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    22.054 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.858    22.912    dig4[3]_i_3_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I2_O)        0.124    23.036 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    23.036    dig4[2]_i_1_n_0
    SLICE_X14Y129        FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y129        FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y129        FDRE (Setup_fdre_C_D)        0.077    15.220    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -23.036    
  -------------------------------------------------------------------
                         slack                                 -7.816    

Slack (VIOLATED) :        -7.698ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.660ns  (logic 6.358ns (36.002%)  route 11.302ns (63.998%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.791    17.563    dig6[3]_i_19_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I3_O)        0.124    17.687 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.890    18.577    dig3[3]_i_14_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.124    18.701 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.814    19.515    dig3[3]_i_9_n_0
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.124    19.639 r  dig2[3]_i_10/O
                         net (fo=1, routed)           0.658    20.297    dig2[3]_i_10_n_0
    SLICE_X12Y130        LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  dig2[3]_i_5/O
                         net (fo=9, routed)           0.630    21.051    dig2[3]_i_5_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I1_O)        0.124    21.175 r  dig1[3]_i_4/O
                         net (fo=10, routed)          0.473    21.648    dig1[3]_i_4_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I1_O)        0.124    21.772 r  dig1[3]_i_3/O
                         net (fo=8, routed)           0.972    22.744    dig1[3]_i_3_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.124    22.868 r  dig2[2]_i_1/O
                         net (fo=1, routed)           0.000    22.868    dig2[2]_i_1_n_0
    SLICE_X15Y127        FDRE                                         r  dig2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig2_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.031    15.171    dig2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 -7.698    

Slack (VIOLATED) :        -7.697ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.661ns  (logic 6.358ns (36.001%)  route 11.303ns (63.999%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.791    17.563    dig6[3]_i_19_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I3_O)        0.124    17.687 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.890    18.577    dig3[3]_i_14_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.124    18.701 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.814    19.515    dig3[3]_i_9_n_0
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.124    19.639 r  dig2[3]_i_10/O
                         net (fo=1, routed)           0.658    20.297    dig2[3]_i_10_n_0
    SLICE_X12Y130        LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  dig2[3]_i_5/O
                         net (fo=9, routed)           0.799    21.221    dig2[3]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.345 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.540    21.885    dig2[3]_i_4_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I1_O)        0.124    22.009 r  dig2[3]_i_3/O
                         net (fo=8, routed)           0.736    22.745    dig2[3]_i_3_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.124    22.869 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    22.869    dig3[1]_i_1_n_0
    SLICE_X15Y127        FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.032    15.172    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -22.869    
  -------------------------------------------------------------------
                         slack                                 -7.697    

Slack (VIOLATED) :        -7.693ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.656ns  (logic 6.358ns (36.011%)  route 11.298ns (63.989%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.791    17.563    dig6[3]_i_19_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I3_O)        0.124    17.687 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.890    18.577    dig3[3]_i_14_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.124    18.701 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.814    19.515    dig3[3]_i_9_n_0
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.124    19.639 r  dig2[3]_i_10/O
                         net (fo=1, routed)           0.658    20.297    dig2[3]_i_10_n_0
    SLICE_X12Y130        LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  dig2[3]_i_5/O
                         net (fo=9, routed)           0.799    21.221    dig2[3]_i_5_n_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.345 r  dig2[3]_i_4/O
                         net (fo=10, routed)          0.540    21.885    dig2[3]_i_4_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I1_O)        0.124    22.009 r  dig2[3]_i_3/O
                         net (fo=8, routed)           0.731    22.740    dig2[3]_i_3_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I1_O)        0.124    22.864 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    22.864    dig3[0]_i_1_n_0
    SLICE_X15Y127        FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)        0.031    15.171    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -22.864    
  -------------------------------------------------------------------
                         slack                                 -7.693    

Slack (VIOLATED) :        -7.676ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.642ns  (logic 6.358ns (36.039%)  route 11.284ns (63.961%))
  Logic Levels:           13  (DSP48E1=1 LUT6=12)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.720    17.492    dig6[3]_i_19_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    17.616 f  dig6[3]_i_21/O
                         net (fo=2, routed)           0.589    18.205    dig6[3]_i_21_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.124    18.329 r  dig6[3]_i_8/O
                         net (fo=12, routed)          0.705    19.033    dig6[3]_i_8_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    19.157 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.880    20.038    dig3[3]_i_21_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124    20.162 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.621    20.783    dig3[3]_i_12_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I1_O)        0.124    20.907 r  dig4[3]_i_5/O
                         net (fo=8, routed)           0.859    21.766    dig4[3]_i_5_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I5_O)        0.124    21.890 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.836    22.726    dig4[3]_i_4_n_0
    SLICE_X15Y129        LUT6 (Prop_lut6_I2_O)        0.124    22.850 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    22.850    dig4[1]_i_1_n_0
    SLICE_X15Y129        FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y129        FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y129        FDRE (Setup_fdre_C_D)        0.031    15.174    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -22.850    
  -------------------------------------------------------------------
                         slack                                 -7.676    

Slack (VIOLATED) :        -7.666ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 6.358ns (35.965%)  route 11.320ns (64.035%))
  Logic Levels:           13  (DSP48E1=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.791    17.563    dig6[3]_i_19_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I3_O)        0.124    17.687 r  dig3[3]_i_14/O
                         net (fo=8, routed)           0.890    18.577    dig3[3]_i_14_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I3_O)        0.124    18.701 r  dig3[3]_i_9/O
                         net (fo=7, routed)           0.814    19.515    dig3[3]_i_9_n_0
    SLICE_X12Y130        LUT3 (Prop_lut3_I1_O)        0.124    19.639 r  dig2[3]_i_10/O
                         net (fo=1, routed)           0.658    20.297    dig2[3]_i_10_n_0
    SLICE_X12Y130        LUT6 (Prop_lut6_I0_O)        0.124    20.421 r  dig2[3]_i_5/O
                         net (fo=9, routed)           0.630    21.051    dig2[3]_i_5_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I1_O)        0.124    21.175 r  dig1[3]_i_4/O
                         net (fo=10, routed)          0.473    21.648    dig1[3]_i_4_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I1_O)        0.124    21.772 r  dig1[3]_i_3/O
                         net (fo=8, routed)           0.990    22.762    dig1[3]_i_3_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124    22.886 r  dig2[1]_i_1/O
                         net (fo=1, routed)           0.000    22.886    dig2[1]_i_1_n_0
    SLICE_X14Y127        FDRE                                         r  dig2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y127        FDRE                                         r  dig2_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.081    15.221    dig2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -22.886    
  -------------------------------------------------------------------
                         slack                                 -7.666    

Slack (VIOLATED) :        -7.656ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.671ns  (logic 6.358ns (35.979%)  route 11.313ns (64.021%))
  Logic Levels:           13  (DSP48E1=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.606     5.208    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.422 r  XLXI_7/inst/DO[11]
                         net (fo=2, routed)           1.108     7.530    data[11]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[7]_P[29])
                                                      3.656    11.186 r  dig02/P[29]
                         net (fo=12, routed)          1.252    12.438    dig02_n_76
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.562 f  dig6[3]_i_47/O
                         net (fo=4, routed)           1.131    13.693    dig6[3]_i_47_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  dig6[3]_i_36/O
                         net (fo=10, routed)          0.658    14.475    dig6[3]_i_36_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.599 f  dig6[3]_i_39/O
                         net (fo=3, routed)           1.024    15.624    dig6[3]_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I0_O)        0.124    15.748 r  dig6[3]_i_22/O
                         net (fo=11, routed)          0.900    16.647    dig6[3]_i_22_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  dig6[3]_i_19/O
                         net (fo=9, routed)           0.720    17.492    dig6[3]_i_19_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    17.616 f  dig6[3]_i_21/O
                         net (fo=2, routed)           0.589    18.205    dig6[3]_i_21_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.124    18.329 r  dig6[3]_i_8/O
                         net (fo=12, routed)          0.705    19.033    dig6[3]_i_8_n_0
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    19.157 r  dig3[3]_i_21/O
                         net (fo=2, routed)           0.880    20.038    dig3[3]_i_21_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124    20.162 r  dig3[3]_i_12/O
                         net (fo=8, routed)           0.524    20.685    dig3[3]_i_12_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.809 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.996    21.806    dig5[3]_i_2_n_0
    SLICE_X12Y129        LUT5 (Prop_lut5_I0_O)        0.124    21.930 r  dig6[2]_i_1/O
                         net (fo=5, routed)           0.826    22.756    dig6[2]_i_1_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I3_O)        0.124    22.880 r  dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    22.880    dig5[3]_i_1_n_0
    SLICE_X14Y129        FDRE                                         r  dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.497    14.919    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y129        FDRE                                         r  dig5_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X14Y129        FDRE (Setup_fdre_C_D)        0.081    15.224    dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -22.880    
  -------------------------------------------------------------------
                         slack                                 -7.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     1.468    segment1/XLXI_47/clk
    SLICE_X39Y124        FDRE                                         r  segment1/XLXI_47/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDRE (Prop_fdre_C_Q)         0.141     1.609 f  segment1/XLXI_47/count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.789    segment1/XLXI_47/count_reg_n_0_[0]
    SLICE_X39Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  segment1/XLXI_47/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    segment1/XLXI_47/count[0]
    SLICE_X39Y124        FDRE                                         r  segment1/XLXI_47/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     1.983    segment1/XLXI_47/clk
    SLICE_X39Y124        FDRE                                         r  segment1/XLXI_47/count_reg[0]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X39Y124        FDRE (Hold_fdre_C_D)         0.091     1.559    segment1/XLXI_47/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.551     1.470    segment1/XLXI_47/clk
    SLICE_X36Y125        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.185     1.796    segment1/XLXI_47/clk_div
    SLICE_X36Y125        LUT5 (Prop_lut5_I4_O)        0.045     1.841 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.841    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.819     1.984    segment1/XLXI_47/clk
    SLICE_X36Y125        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X36Y125        FDRE (Hold_fdre_C_D)         0.091     1.561    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y123        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y123        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  count_reg[15]/Q
                         net (fo=2, routed)           0.148     1.785    count_reg[15]
    SLICE_X30Y123        LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    count[12]_i_2_n_0
    SLICE_X30Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count_reg[12]_i_1_n_4
    SLICE_X30Y123        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.821     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y123        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X30Y123        FDRE (Hold_fdre_C_D)         0.134     1.606    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y126        FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     1.636 r  count_reg[27]/Q
                         net (fo=2, routed)           0.148     1.785    count_reg[27]
    SLICE_X30Y126        LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.830    count[24]_i_2_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count_reg[24]_i_1_n_4
    SLICE_X30Y126        FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.821     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y126        FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.134     1.606    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y127        FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_reg[31]/Q
                         net (fo=2, routed)           0.148     1.787    count_reg[31]
    SLICE_X30Y127        LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[28]_i_2_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    count_reg[28]_i_1_n_4
    SLICE_X30Y127        FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.822     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y127        FDRE                                         r  count_reg[31]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X30Y127        FDRE (Hold_fdre_C_D)         0.134     1.608    count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y124        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.785    count_reg[19]
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.830    count[16]_i_2_n_0
    SLICE_X30Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count_reg[16]_i_1_n_4
    SLICE_X30Y124        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y124        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X30Y124        FDRE (Hold_fdre_C_D)         0.134     1.605    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y122        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.788    count_reg[11]
    SLICE_X30Y122        LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[8]_i_2_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    count_reg[8]_i_1_n_4
    SLICE_X30Y122        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.822     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y122        FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X30Y122        FDRE (Hold_fdre_C_D)         0.134     1.608    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y120        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.789    count_reg[3]
    SLICE_X30Y120        LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    count[0]_i_2_n_0
    SLICE_X30Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.898 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    count_reg[0]_i_1_n_4
    SLICE_X30Y120        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y120        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.134     1.609    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.555     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y121        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.788    count_reg[7]
    SLICE_X30Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.833    count[4]_i_2_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    count_reg[4]_i_1_n_4
    SLICE_X30Y121        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y121        FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X30Y121        FDRE (Hold_fdre_C_D)         0.134     1.608    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  count_reg[23]/Q
                         net (fo=2, routed)           0.149     1.785    count_reg[23]
    SLICE_X30Y125        LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.830    count[20]_i_2_n_0
    SLICE_X30Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    count_reg[20]_i_1_n_4
    SLICE_X30Y125        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X30Y125        FDRE (Hold_fdre_C_D)         0.134     1.605    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y125   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y125   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y112    LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y112    LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y112    LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y112    LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y113    LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X1Y112    LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y113    LED_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y113    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   segment1/XLXI_47/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   segment1/XLXI_47/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   segment1/XLXI_47/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   segment1/XLXI_47/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y131   dig0_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y132   dig0_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y131   dig0_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y131   dig0_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y112    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y112    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y112    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y112    LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y112    LED_reg[15]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y112    LED_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y112    LED_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y112    LED_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X1Y112    LED_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y112    LED_reg[6]/C



