Fitter report for DE1_SOC_Linux_FB
Mon Apr 23 14:47:49 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Mon Apr 23 14:47:49 2018           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; DE1_SOC_Linux_FB                                ;
; Top-level Entity Name           ; DE1_SOC_Linux_FB                                ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 6,553 / 32,070 ( 20 % )                         ;
; Total registers                 ; 11937                                           ;
; Total pins                      ; 354 / 457 ( 77 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 238,614 / 4,065,280 ( 6 % )                     ;
; Total RAM Blocks                ; 38 / 397 ( 10 % )                               ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3 / 6 ( 50 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.0%      ;
;     Processor 3            ;  12.3%      ;
;     Processor 4            ;  11.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; VGA_B[0]            ; Missing drive strength and slew rate ;
; VGA_B[1]            ; Missing drive strength and slew rate ;
; VGA_B[2]            ; Missing drive strength and slew rate ;
; VGA_B[3]            ; Missing drive strength and slew rate ;
; VGA_B[4]            ; Missing drive strength and slew rate ;
; VGA_B[5]            ; Missing drive strength and slew rate ;
; VGA_B[6]            ; Missing drive strength and slew rate ;
; VGA_B[7]            ; Missing drive strength and slew rate ;
; VGA_CLK             ; Missing drive strength and slew rate ;
; VGA_G[0]            ; Missing drive strength and slew rate ;
; VGA_G[1]            ; Missing drive strength and slew rate ;
; VGA_G[2]            ; Missing drive strength and slew rate ;
; VGA_G[3]            ; Missing drive strength and slew rate ;
; VGA_G[4]            ; Missing drive strength and slew rate ;
; VGA_G[5]            ; Missing drive strength and slew rate ;
; VGA_G[6]            ; Missing drive strength and slew rate ;
; VGA_G[7]            ; Missing drive strength and slew rate ;
; VGA_HS              ; Missing drive strength and slew rate ;
; VGA_R[0]            ; Missing drive strength and slew rate ;
; VGA_R[1]            ; Missing drive strength and slew rate ;
; VGA_R[2]            ; Missing drive strength and slew rate ;
; VGA_R[3]            ; Missing drive strength and slew rate ;
; VGA_R[4]            ; Missing drive strength and slew rate ;
; VGA_R[5]            ; Missing drive strength and slew rate ;
; VGA_R[6]            ; Missing drive strength and slew rate ;
; VGA_R[7]            ; Missing drive strength and slew rate ;
; VGA_VS              ; Missing drive strength and slew rate ;
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; CAMERA_PWDN_n       ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; MIPI_RESET_n        ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; MIPI_REFCLK         ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; FAN_CTRL            ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; TD_RESET_N          ; Missing drive strength and slew rate ;
; VGA_BLANK_N         ; Missing drive strength and slew rate ;
; VGA_SYNC_N          ; Missing drive strength and slew rate ;
; MIPI_CS_n           ; Missing drive strength and slew rate ;
; MIPI_MCLK           ; Missing drive strength and slew rate ;
; CAMERA_I2C_SCL      ; Missing drive strength and slew rate ;
; CAMERA_I2C_SDA      ; Missing drive strength and slew rate ;
; MIPI_I2C_SCL        ; Missing drive strength and slew rate ;
; MIPI_I2C_SDA        ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; ADC_CS_N            ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; PS2_CLK             ; Missing drive strength and slew rate ;
; PS2_CLK2            ; Missing drive strength and slew rate ;
; PS2_DAT             ; Missing drive strength and slew rate ;
; PS2_DAT2            ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                       ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                               ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK2_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; CLOCK3_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; MIPI_PIXEL_CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                       ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                      ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                        ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                         ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                          ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                         ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                        ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]               ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                         ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                       ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                      ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                     ; I                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                      ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                      ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                     ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                     ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                     ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                     ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                     ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                     ; OE                       ;                       ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; FpsMonitor:uFps|sec_cnt[15]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; FpsMonitor:uFps|sec_cnt[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; FpsMonitor:uFps|sec_cnt[23]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; FpsMonitor:uFps|sec_cnt[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[5]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[5]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[9]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[9]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                     ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[7]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|counter_reg_bit[7]~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[1][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[2][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[2][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[2][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[2][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[3][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[5][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|D[7][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[8]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[8]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[11]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[5]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[6]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[6]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_Y[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_Y[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_Y[4]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_Y[4]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pre_ready                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pre_ready~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a10                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrptr_g[9]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rs_dgwp_reg[5]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[5]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|wrptr_g[7]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|enable                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|enable~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][24]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[1][24]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][29]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][29]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][31]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[2][31]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][10]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][10]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][20]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][20]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][28]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][28]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][30]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[3][30]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][3]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[6][3]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][7]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][7]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][8]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][8]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][11]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[8][11]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][6]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][6]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][28]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[9][28]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][10]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[12][10]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|internal_registers[14][1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[4]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[4]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[9]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[9]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[13]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[13]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_length_of_burst[14]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|discard_remaining_data_of_read_word                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|discard_remaining_data_of_read_word~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|internal_output_is_valid~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|read                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|read~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[4]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[7]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[12]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[14]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[14]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[17]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[17]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[18]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[18]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.ENDING                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.ENDING~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[3]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[3]~DUPLICATE                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[5]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[5]~DUPLICATE                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6]~DUPLICATE                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[3]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[3]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[4]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[4]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5]~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~DUPLICATE                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4]~DUPLICATE                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0]~DUPLICATE ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|full_reg                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|full_reg~DUPLICATE                                                                              ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[16]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[16]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[28]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[28]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[6]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[6]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[10]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[10]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[12]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[12]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[11]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[11]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[24]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[24]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[27]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[27]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|frame_complete                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|frame_complete~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|master_writedata[6]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|master_writedata[6]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|master_writedata[18]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|master_writedata[18]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|state.SENDING_SAMPLES                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|state.SENDING_SAMPLES~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|txr[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|txr[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_check_samples_width_au|r_val[17]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_check_samples_width_au|r_val[17]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3503_line897|r_val[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3503_line897|r_val[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3514_line897|r_val[4]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3514_line897|r_val[4]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_packet_read_address_au|r_val[19]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_packet_read_address_au|r_val[19]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_packet_read_address_au|r_val[22]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_packet_read_address_au|r_val[22]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_first_packet_id_au|r_val[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_first_packet_id_au|r_val[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|r_val[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au|r_val[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au|r_val[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_packet_write_address_au|r_val[11]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_packet_write_address_au|r_val[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au|r_val[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au|r_val[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au|r_val[12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au|r_val[12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au|r_val[18]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au|r_val[18]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[16]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[16]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[21]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[21]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[22]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[22]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[25]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[25]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[26]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|r_val[26]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|active_cmd.mode[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|active_cmd.mode[0]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|active_cmd.mode[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|active_cmd.mode[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[8]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[8]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[10]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[10]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[7]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[7]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[9]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[9]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[9]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[9]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[10]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[10]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[15]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[15]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[22]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_address_int[22]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[15]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[15]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[19]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[19]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[21]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.addr[21]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[2]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[2]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[11]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[11]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[13]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|cmd_fifo_q_reg.len_be[13]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[15]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[15]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[20]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[20]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[25]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.addr[25]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[2]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[2]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[4]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[4]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[8]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[8]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[9]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[9]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[10]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[10]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[12]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[12]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[14]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[14]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[15]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_cmd.len_be[15]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[3]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[3]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[4]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[10]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[10]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[7]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[7]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[8]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[8]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[6]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[6]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[7]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[7]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[8]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[8]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_address1[2]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_address1[2]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_address1[23]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_address1[23]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_address1[24]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_address1[24]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_burstcount_int[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_burstcount_int[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[8]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[8]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[19]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_q_reg.addr[19]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[4]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[4]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[6]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|outstanding_writes[6]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[5]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[5]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[8]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[8]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[10]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[10]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[24]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.addr[24]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.len_be[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_cmd.len_be[2]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|write_count[2]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|write_count[2]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_3528_comb_0_id_8533|q[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_3528_comb_0_id_8533|q[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg_1382|q[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg_1382|q[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg_1382|q[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg_1382|q[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[4]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[6]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[14]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[15]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[16]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[16]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[18]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|q[18]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_just_read_reg|q[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_just_read_reg|q[2]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_just_read_reg|q[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_just_read_reg|q[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:write_to_read_ack_id_3438_line164|q[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:write_to_read_ack_id_3438_line164|q[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[0]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[50]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[50]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mipi_pwdn_n:mipi_reset_n|data_out                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mipi_pwdn_n:mipi_reset_n|data_out~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][183]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][183]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][187]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][187]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][188]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][188]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][65]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][134]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][134]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_passthru_reg                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_passthru_reg~DUPLICATE                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[8]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[8]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[21]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[21]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[23]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[23]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[24]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[25]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[25]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|end_begintransfer                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter|pending_response_count[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][105]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_non_sec_master_limiter|pending_response_count[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_non_sec_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|packet_in_progress                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_008|saved_grant[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_008|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[5]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[8]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[8]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[12]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[13]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[13]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[18]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[18]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[21]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[21]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[23]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[23]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[24]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|burstcount_register_lint[4]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|end_begintransfer                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|first_burst_stalled                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|first_burst_stalled~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[3]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[11]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[11]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[12]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[13]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[13]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[15]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[15]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[17]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[17]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[19]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[19]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[24]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[25]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[25]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|burstcount_register_lint[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|burstcount_register_lint[2]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|end_begintransfer                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|first_burst_stalled                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|first_burst_stalled~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[11]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[12]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[14]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[18]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_addr[20]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_addr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|active_rnw                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|f_pop                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|f_pop~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_cmd[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.011                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|i_state.111                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.000000010~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[38]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[38]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[29]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[36]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[36]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[42]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[42]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_sw:sw|edge_capture[7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sw:sw|edge_capture[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_sw:sw|edge_capture[8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:u0|soc_system_sw:sw|edge_capture[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                           ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value          ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; PLL Compensation Mode       ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment             ;
; Global Signal               ; DE1_SOC_Linux_FB                            ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment             ;
; Synchronizer Identification ; alt_vipitc131_common_sync                   ;              ; data_out_sync0[1]                                                                            ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[0]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[10]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[11]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[12]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[13]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[14]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[15]                                                                                   ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[1]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[2]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[3]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[4]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[5]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[6]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[7]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[8]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_system_sdram                            ;              ; m_data[9]                                                                                    ; ON                     ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22384 ) ; 0.00 % ( 0 / 22384 )       ; 0.00 % ( 0 / 22384 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22384 ) ; 0.00 % ( 0 / 22384 )       ; 0.00 % ( 0 / 22384 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; pzdyqx:nabboc                         ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                             ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 21077 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                         ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 253 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 842 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 49 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,553 / 32,070        ; 20 %  ;
; ALMs needed [=A-B+C]                                        ; 6,553                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8,079 / 32,070        ; 25 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,827                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,638                 ;       ;
;         [c] ALMs used for registers                         ; 2,614                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,570 / 32,070        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 44 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 19                    ;       ;
;         [c] Due to LAB input limits                         ; 25                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,145 / 3,207         ; 36 %  ;
;     -- Logic LABs                                           ; 1,145                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,582                 ;       ;
;     -- 7 input functions                                    ; 134                   ;       ;
;     -- 6 input functions                                    ; 1,554                 ;       ;
;     -- 5 input functions                                    ; 1,425                 ;       ;
;     -- 4 input functions                                    ; 2,095                 ;       ;
;     -- <=3 input functions                                  ; 4,374                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,232                 ;       ;
; Dedicated logic registers                                   ; 11,660                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 10,882 / 64,140       ; 17 %  ;
;         -- Secondary logic registers                        ; 778 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 11,015                ;       ;
;         -- Routing optimization registers                   ; 645                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 354 / 457             ; 77 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 277                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 11                    ;       ;
; M10K blocks                                                 ; 38 / 397              ; 10 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 238,614 / 4,065,280   ; 6 %   ;
; Total block memory implementation bits                      ; 389,120 / 4,065,280   ; 10 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global clocks                                               ; 10 / 16               ; 63 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 6.3% / 6.3% / 6.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 23.8% / 24.7% / 27.8% ;       ;
; Maximum fan-out                                             ; 5096                  ;       ;
; Highest non-global fan-out                                  ; 2978                  ;       ;
; Total fan-out                                               ; 90570                 ;       ;
; Average fan-out                                             ; 3.48                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                  ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6777 / 32070 ( 21 % )  ; 64 / 32070 ( < 1 % ) ; 97 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6777                   ; 64                   ; 97                    ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7902 / 32070 ( 25 % )  ; 73 / 32070 ( < 1 % ) ; 105 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2781                   ; 12                   ; 35                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2546                   ; 37                   ; 55                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 2575                   ; 24                   ; 15                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1168 / 32070 ( 4 % )   ; 9 / 32070 ( < 1 % )  ; 9 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 43 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )    ; 1 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 18                     ; 0                    ; 1                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 25                     ; 0                    ; 0                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1123 / 3207 ( 35 % )   ; 11 / 3207 ( < 1 % )  ; 17 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )                      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1123                   ; 11                   ; 17                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 9338                   ; 91                   ; 153                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 127                    ; 4                    ; 3                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 1515                   ; 12                   ; 27                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 1381                   ; 15                   ; 29                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 2056                   ; 17                   ; 22                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 4259                   ; 43                   ; 72                    ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3184                   ; 40                   ; 8                     ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 10711 / 64140 ( 17 % ) ; 72 / 64140 ( < 1 % ) ; 99 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 767 / 64140 ( 1 % )    ; 4 / 64140 ( < 1 % )  ; 7 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 10843                  ; 72                   ; 100                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 635                    ; 4                    ; 6                     ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 273                    ; 0                    ; 0                     ; 76                                    ; 5                              ;
; I/O registers                                               ; 101                    ; 0                    ; 0                     ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 238614                 ; 0                    ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 389120                 ; 0                    ; 0                     ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 38 / 397 ( 9 % )       ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                       ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 3 / 116 ( 2 % )        ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                       ; 7 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 35 / 400 ( 8 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )       ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                        ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                         ; 3 / 6 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Connections                                                 ;                        ;                      ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 12928                  ; 63                   ; 173                   ; 81                                    ; 294                            ;
;     -- Registered Input Connections                         ; 11369                  ; 28                   ; 115                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 387                    ; 6                    ; 562                   ; 108                                   ; 12476                          ;
;     -- Registered Output Connections                        ; 214                    ; 5                    ; 561                   ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Internal Connections                                        ;                        ;                      ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 87894                  ; 577                  ; 1515                  ; 5230                                  ; 12915                          ;
;     -- Registered Connections                               ; 52092                  ; 349                  ; 1198                  ; 100                                   ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; External Connections                                        ;                        ;                      ;                       ;                                       ;                                ;
;     -- Top                                                  ; 132                    ; 1                    ; 542                   ; 51                                    ; 12589                          ;
;     -- pzdyqx:nabboc                                        ; 1                      ; 0                    ; 38                    ; 0                                     ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 542                    ; 38                   ; 4                     ; 0                                     ; 151                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 51                     ; 0                    ; 0                     ; 138                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 12589                  ; 30                   ; 151                   ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Partition Interface                                         ;                        ;                      ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 135                    ; 11                   ; 115                   ; 12                                    ; 299                            ;
;     -- Output Ports                                         ; 174                    ; 4                    ; 133                   ; 46                                    ; 270                            ;
;     -- Bidir Ports                                          ; 135                    ; 0                    ; 0                     ; 69                                    ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Registered Ports                                            ;                        ;                      ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                    ; 3                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 81                    ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                        ;                      ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 10                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 31                    ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 90                    ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 95                    ; 0                                     ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 92                    ; 0                                     ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 46                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 32                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1104                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD            ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_CLK      ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 397                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[0]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[1]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[2]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[3]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[4]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[5]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[6]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[7]     ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[8]     ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_D[9]     ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_HS       ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; MIPI_PIXEL_VS       ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27            ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]          ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]          ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]          ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]          ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]          ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]          ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]          ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]          ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_HS               ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_VS               ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CAMERA_PWDN_n       ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL            ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_CS_n           ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_MCLK           ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_REFCLK         ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MIPI_RESET_n        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N          ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_CS_N          ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; CAMERA_I2C_SCL    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                               ;
; CAMERA_I2C_SDA    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                               ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                           ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                             ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                              ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                              ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; MIPI_I2C_SCL      ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                 ;
; MIPI_I2C_SDA      ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                       ;
; PS2_CLK           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_CLK2          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT           ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; PS2_DAT2          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 66 / 80 ( 83 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; MIPI_PIXEL_CLK                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; MIPI_PIXEL_D[0]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; MIPI_PIXEL_D[1]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; MIPI_PIXEL_D[2]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; MIPI_PIXEL_D[3]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; MIPI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; MIPI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; MIPI_PIXEL_D[4]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; MIPI_PIXEL_D[5]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; MIPI_CS_n                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; MIPI_PIXEL_D[6]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; MIPI_PIXEL_D[7]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; MIPI_MCLK                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; CAMERA_PWDN_n                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; MIPI_PIXEL_D[8]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; MIPI_PIXEL_D[9]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; CAMERA_I2C_SDA                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; MIPI_PIXEL_VS                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; CAMERA_I2C_SCL                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; MIPI_RESET_n                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; MIPI_PIXEL_HS                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; MIPI_REFCLK                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                      ;                            ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                          ;                            ;
;     -- PLL Type                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                       ; none                       ;
;     -- PLL Bandwidth                                                                                                 ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                       ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                     ; 100.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                             ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                            ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                             ; 60.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                             ; 160.000000 MHz             ;
;     -- PLL Enable                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                     ; 10                         ;
;     -- N Counter                                                                                                     ; 2                          ;
;     -- PLL Refclk Select                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                       ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                            ;                            ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER           ;                            ;
;             -- Output Clock Frequency                                                                                ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER           ;                            ;
;             -- Output Clock Frequency                                                                                ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 216.000000 degrees         ;
;             -- C Counter                                                                                             ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 4                          ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER           ;                            ;
;             -- Output Clock Frequency                                                                                ; 20.0 MHz                   ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 25                         ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;                                                                                                                      ;                            ;
; vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X0_Y56_N0    ;
;     -- PLL Feedback clock type                                                                                       ; none                       ;
;     -- PLL Bandwidth                                                                                                 ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                       ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                             ; 325.0 MHz                  ;
;     -- PLL Operation Mode                                                                                            ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                             ; 46.153847 MHz              ;
;     -- PLL Freq Max Lock                                                                                             ; 123.076923 MHz             ;
;     -- PLL Enable                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                     ; 13                         ;
;     -- N Counter                                                                                                     ; 2                          ;
;     -- PLL Refclk Select                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X0_Y62_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                       ; CLOCK4_50~input            ;
;             -- CLKIN(1) source                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                            ;                            ;
;         -- vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                ; 65.0 MHz                   ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y63_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; On                         ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;                                                                                                                      ;                            ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                      ; Fractional PLL             ;
;     -- PLL Location                                                                                                  ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                       ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                 ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                       ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                             ; 519.999999 MHz             ;
;     -- PLL Operation Mode                                                                                            ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                             ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                             ; 76.923077 MHz              ;
;     -- PLL Enable                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                       ; 1717986833 / 4294967296    ;
;     -- M Counter                                                                                                     ; 10                         ;
;     -- N Counter                                                                                                     ; 1                          ;
;     -- PLL Refclk Select                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                            ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                       ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                            ;                            ;
;         -- soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                ; 129.999999 MHz             ;
;             -- Output Clock Location                                                                                 ; PLLOUTPUTCOUNTER_X0_Y4_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                ; Off                        ;
;             -- Duty Cycle                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                             ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                        ; 1                          ;
;                                                                                                                      ;                            ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SOC_Linux_FB                                                                                                                       ; 6553.0 (1.0)         ; 8079.0 (7.0)                     ; 1569.0 (6.0)                                      ; 43.0 (0.0)                       ; 0.0 (0.0)            ; 9582 (3)            ; 11660 (12)                ; 277 (277)     ; 238614            ; 38    ; 0          ; 354  ; 0            ; |DE1_SOC_Linux_FB                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FpsMonitor:uFps|                                                                                                                    ; 36.0 (36.0)          ; 40.0 (40.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|FpsMonitor:uFps                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |debounce:debounce_inst|                                                                                                             ; 26.3 (26.3)          ; 26.3 (26.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 60.0 (0.0)           ; 73.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 60.0 (6.8)           ; 73.0 (7.5)                       ; 13.0 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 76 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 26.7 (11.8)          ; 34.5 (15.5)                      ; 7.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 14.9 (14.9)          ; 19.0 (19.0)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                                                                          ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 11.2 (11.2)          ; 14.8 (14.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 8.5 (8.5)            ; 9.0 (9.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91.5 (0.5)           ; 104.5 (0.5)                      ; 13.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 153 (1)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91.0 (0.0)           ; 104.0 (0.0)                      ; 13.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91.0 (0.0)           ; 104.0 (0.0)                      ; 13.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91.0 (2.2)           ; 104.0 (3.8)                      ; 13.5 (1.7)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 152 (2)             ; 106 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88.8 (0.0)           ; 100.2 (0.0)                      ; 11.8 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88.8 (63.0)          ; 100.2 (73.2)                     ; 11.8 (10.8)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 150 (107)           ; 98 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.8 (10.8)          ; 12.1 (12.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                          ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 6338.2 (0.0)         ; 7828.2 (0.0)                     ; 1532.5 (0.0)                                      ; 42.5 (0.0)                       ; 0.0 (0.0)            ; 9226 (0)            ; 11388 (0)                 ; 0 (0)         ; 238614            ; 38    ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;       |TERASIC_CAMERA:terasic_camera_0|                                                                                                 ; 222.7 (34.1)         ; 276.0 (44.6)                     ; 53.3 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 343 (66)            ; 432 (30)                  ; 0 (0)         ; 129464            ; 17    ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0                                                                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |CAMERA_RGB:CAMERA_RGB_inst|                                                                                                   ; 131.3 (0.0)          ; 150.6 (0.0)                      ; 19.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 258 (0)                   ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst                                                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;             |Bayer2RGB:Bayer2RGB_inst|                                                                                                  ; 108.3 (63.4)         ; 123.2 (81.3)                     ; 15.0 (17.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 168 (54)            ; 193 (171)                 ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;                |Bayer_LineBuffer:Bayer_LineBuffer_Inst|                                                                                 ; 16.8 (0.0)           ; 17.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 22 (0)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst                                                                                                                                                                                                                                                                                            ; soc_system   ;
;                   |altshift_taps:ALTSHIFT_TAPS_component|                                                                               ; 16.8 (0.0)           ; 17.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 22 (0)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                      ; work         ;
;                      |shift_taps_tr81:auto_generated|                                                                                   ; 16.8 (0.5)           ; 17.5 (0.5)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (1)              ; 22 (1)                    ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated                                                                                                                                                                                                                       ; work         ;
;                         |altsyncram_6ej1:altsyncram2|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22968             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|altsyncram_6ej1:altsyncram2                                                                                                                                                                                           ; work         ;
;                         |cntr_b6h:cntr3|                                                                                                ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_b6h:cntr3                                                                                                                                                                                                        ; work         ;
;                         |cntr_lmf:cntr1|                                                                                                ; 7.2 (6.2)            ; 7.5 (6.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1                                                                                                                                                                                                        ; work         ;
;                            |cmpr_pac:cmpr6|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                                                                                                                                                                         ; work         ;
;                |add2:add2_avg3|                                                                                                         ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                ; work         ;
;                      |par_add_qne:auto_generated|                                                                                       ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;                |add2:add2_avg4|                                                                                                         ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                ; work         ;
;                      |par_add_qne:auto_generated|                                                                                       ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;                |add4:add4_avg1|                                                                                                         ; 10.5 (0.0)           ; 10.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 10.5 (0.0)           ; 10.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                ; work         ;
;                      |par_add_tne:auto_generated|                                                                                       ; 10.5 (10.5)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;                |add4:add4_avg2|                                                                                                         ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component                                                                                                                                                                                                                                                                                ; work         ;
;                      |par_add_tne:auto_generated|                                                                                       ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;             |CAMERA_Bayer:CAMERA_Bayer_inst|                                                                                            ; 23.1 (23.1)          ; 27.4 (27.4)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |rgb_fifo:rgb_fifo_inst|                                                                                                       ; 57.2 (0.0)           ; 80.8 (0.0)                       ; 23.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 144 (0)                   ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst                                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 57.2 (0.0)           ; 80.8 (0.0)                       ; 23.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 144 (0)                   ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |dcfifo_vcq1:auto_generated|                                                                                             ; 57.2 (8.7)           ; 80.8 (17.5)                      ; 23.6 (8.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (7)              ; 144 (45)                  ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_mdc:wrptr_g1p|                                                                                         ; 12.0 (12.0)          ; 12.7 (12.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                                                                                                                                 ; work         ;
;                   |a_graycounter_qv6:rdptr_g1p|                                                                                         ; 16.2 (16.2)          ; 18.7 (18.7)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                                                                                                                                 ; work         ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                                          ; 3.8 (0.0)            ; 9.9 (0.0)                        ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                                                                                                                                                                                                                                  ; work         ;
;                      |dffpipe_te9:dffpipe12|                                                                                            ; 3.8 (3.8)            ; 9.9 (9.9)                        ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                                          ; 5.2 (0.0)            ; 9.2 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                                                                                                                                  ; work         ;
;                      |dffpipe_ue9:dffpipe15|                                                                                            ; 5.2 (5.2)            ; 9.2 (9.2)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15                                                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram_l1b1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 106496            ; 13    ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram                                                                                                                                                                                                                                                                                    ; work         ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                              ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                              ; work         ;
;       |alt_vipitc131_IS2Vid:alt_vip_itc_0|                                                                                              ; 170.4 (50.5)         ; 212.5 (52.2)                     ; 42.1 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 272 (71)            ; 302 (67)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |alt_vipitc131_IS2Vid_statemachine:statemachine|                                                                               ; 25.6 (25.6)          ; 26.5 (26.5)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_vipitc131_common_fifo:input_fifo|                                                                                         ; 78.1 (0.0)           ; 116.5 (0.0)                      ; 38.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 194 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |dcfifo:input_fifo|                                                                                                         ; 78.1 (0.0)           ; 116.5 (0.0)                      ; 38.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 194 (0)                   ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |dcfifo_upq1:auto_generated|                                                                                             ; 78.1 (16.9)          ; 116.5 (35.2)                     ; 38.4 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (25)            ; 194 (66)                  ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_gray2bin_qab:rdptr_g_gray2bin|                                                                                     ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_gray2bin_qab:rs_dgwp_gray2bin|                                                                                     ; 3.4 (3.4)            ; 3.6 (3.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_gray2bin_qab:wrptr_g_gray2bin|                                                                                     ; 3.1 (3.1)            ; 3.4 (3.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                                     ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 10.9 (10.9)          ; 13.7 (13.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                                                                      ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 13.3 (13.3)          ; 15.7 (15.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                                                                      ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 4.3 (0.0)            ; 9.0 (0.0)                        ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_re9:dffpipe15|                                                                                            ; 4.3 (4.3)            ; 9.0 (9.0)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe15                                                                                                                                                                                                                                                 ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 3.1 (0.0)            ; 10.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_se9:dffpipe18|                                                                                            ; 3.1 (3.1)            ; 10.2 (10.2)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe18                                                                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_o8d1:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 51200             ; 5     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                                                                                                                         ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_qe9:rs_brp|                                                                                                  ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_qe9:rs_bwp|                                                                                                  ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_qe9:ws_brp|                                                                                                  ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                    ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                    ; work         ;
;          |alt_vipitc131_common_generic_count:h_counter|                                                                                 ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |alt_vipitc131_common_generic_count:v_counter|                                                                                 ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |alt_vipitc131_common_sync:enable_sync|                                                                                        ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |alt_vipvfr131_vfr:alt_vip_vfr_vga|                                                                                               ; 755.0 (0.0)          ; 1050.0 (0.0)                     ; 300.3 (0.0)                                       ; 5.3 (0.0)                        ; 0.0 (0.0)            ; 909 (0)             ; 1707 (0)                  ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga                                                                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_vipvfr131_common_avalon_mm_slave:slave|                                                                                   ; 253.1 (253.1)        ; 395.3 (395.3)                    ; 144.1 (144.1)                                     ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 224 (224)           ; 628 (628)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_vipvfr131_common_stream_output:outputter|                                                                                 ; 20.5 (20.5)          ; 22.2 (22.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_stream_output:outputter                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |alt_vipvfr131_prc:prc|                                                                                                        ; 388.9 (1.5)          ; 512.3 (1.7)                      ; 123.6 (0.2)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 550 (2)             ; 910 (0)                   ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc                                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|                                                              ; 7.1 (7.1)            ; 37.8 (37.8)                      ; 30.7 (30.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;             |alt_vipvfr131_prc_core:prc_core|                                                                                           ; 68.3 (68.3)          ; 108.0 (108.0)                    ; 39.8 (39.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (118)           ; 182 (182)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |alt_vipvfr131_prc_read_master:read_master|                                                                                 ; 312.0 (0.0)          ; 364.8 (0.0)                      ; 52.9 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 421 (0)             ; 655 (0)                   ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;                |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|                                                        ; 251.2 (118.4)        ; 300.8 (130.6)                    ; 49.7 (12.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 412 (197)           ; 519 (206)                 ; 0 (0)         ; 8286              ; 6     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo                                                                                                                                                                                                                                                     ; soc_system   ;
;                   |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|                                                     ; 57.7 (0.0)           ; 77.8 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 135 (0)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                     ; soc_system   ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                      ; 50.3 (33.2)          ; 67.0 (35.3)                      ; 16.7 (2.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (60)             ; 120 (50)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                         ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                                  ; 8.0 (8.0)            ; 17.3 (17.3)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                            ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                                  ; 9.2 (9.2)            ; 14.3 (14.3)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                            ; soc_system   ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                  ; 7.3 (7.3)            ; 10.8 (10.8)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                     ; soc_system   ;
;                         |altsyncram:ram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                      ; work         ;
;                            |altsyncram_kvr1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated                                                                       ; work         ;
;                   |alt_vipvfr131_common_general_fifo:cmd_fifo|                                                                          ; 75.1 (1.5)           ; 92.3 (1.5)                       ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (3)             ; 178 (2)                   ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo                                                                                                                                                                                                          ; soc_system   ;
;                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                      ; 3.0 (2.1)            ; 10.3 (3.0)                       ; 7.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 22 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                                                                                              ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|                                  ; 0.3 (0.3)            ; 2.5 (2.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock                                                                 ; soc_system   ;
;                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                                  ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock                                                                 ; soc_system   ;
;                         |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|                    ; 0.6 (0.6)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer                                                   ; soc_system   ;
;                      |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|                 ; 68.0 (66.3)          ; 74.8 (73.2)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (105)           ; 143 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                         ; soc_system   ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                             ; soc_system   ;
;                      |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|         ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                 ; soc_system   ;
;                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                  ; 2.0 (1.2)            ; 4.7 (1.7)                        ; 2.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 9 (2)                     ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                          ; soc_system   ;
;                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|                                                   ; 0.8 (0.5)            ; 3.0 (1.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator                                                                              ; soc_system   ;
;                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|                               ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ; soc_system   ;
;                         |altsyncram:ram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                           ; work         ;
;                            |altsyncram_gor1:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 94                ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated                                                                                            ; work         ;
;                |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|                                                               ; 60.8 (60.8)          ; 64.0 (64.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor                                                                                                                                                                                                                                                            ; soc_system   ;
;          |alt_vipvfr131_vfr_control_packet_encoder:encoder|                                                                             ; 24.0 (24.0)          ; 39.7 (39.7)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |alt_vipvfr131_vfr_controller:controller|                                                                                      ; 68.6 (68.6)          ; 80.4 (80.4)                      ; 15.2 (15.2)                                       ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 80 (80)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller                                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0.9 (0.0)            ; 0.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0.9 (0.0)            ; 0.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.0 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |i2c_opencores:i2c_opencores_camera|                                                                                              ; 108.8 (0.0)          ; 116.0 (0.0)                      ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 164 (0)             ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_camera                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 108.8 (34.3)         ; 116.0 (38.4)                     ; 7.2 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 164 (45)            ; 142 (59)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 74.5 (24.5)          ; 77.6 (24.6)                      ; 3.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (34)            ; 83 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 50.0 (50.0)          ; 53.0 (53.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |i2c_opencores:i2c_opencores_mipi|                                                                                                ; 107.7 (0.0)          ; 114.5 (0.0)                      ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (0)             ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_mipi                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 107.7 (34.0)         ; 114.5 (38.1)                     ; 6.8 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (45)            ; 146 (59)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 73.7 (24.8)          ; 76.4 (24.8)                      ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (34)            ; 87 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 48.5 (48.5)          ; 51.7 (51.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                                           ; soc_system   ;
;       |intr_capturer:intr_capturer_0|                                                                                                   ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;       |soc_system_alt_vip_vfb_0:alt_vip_vfb_0|                                                                                          ; 787.2 (79.8)         ; 964.3 (88.1)                     ; 182.8 (8.3)                                       ; 5.8 (0.0)                        ; 0.0 (0.0)            ; 1307 (142)          ; 1499 (110)                ; 0 (0)         ; 47616             ; 6     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0                                                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |ALT_CUSP151_AU:fu_id_6146_line527_89|                                                                                         ; 9.2 (9.2)            ; 9.8 (9.8)                        ; 0.9 (0.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:fu_id_6146_line527_89                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_check_field_height_au|                                                                                     ; 9.4 (9.4)            ; 9.8 (9.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_check_field_height_au                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_check_samples_width_au|                                                                                    ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_check_samples_width_au                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_reader_current_packet_id_au|                                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_current_packet_id_au                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3503_line897|                                                                       ; 11.4 (11.4)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 23 (23)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3503_line897                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_reader_length_cnt_id_3505_line897|                                                                         ; 11.5 (11.5)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 22 (22)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3505_line897                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_reader_length_cnt_id_3514_line897|                                                                         ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3514_line897                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_reader_packet_read_address_au|                                                                             ; 13.0 (13.0)          ; 15.0 (15.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_packet_read_address_au                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_reader_read_address_au|                                                                                    ; 0.7 (0.7)            ; 1.8 (1.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_read_address_au                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_first_packet_id_au|                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_first_packet_id_au                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_length_counter_au|                                                                                  ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au|                                                                          ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_overflow_trigger_au|                                                                                ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_packet_write_address_au|                                                                            ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_packet_write_address_au                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_word_counter_au|                                                                                    ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au|                                                                            ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |ALT_CUSP151_AU:vfb_writer_write_address_au|                                                                                   ; 16.0 (16.0)          ; 16.5 (16.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |ALT_CUSP151_AU:wrap_packet_id_id_3496_line1077|                                                                               ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:wrap_packet_id_id_3496_line1077                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |ALT_CUSP151_AVALON_ST_OUTPUT:dout|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AVALON_ST_OUTPUT:dout                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_avalon_mm_bursting_master_fifo:read_master|                                                                       ; 164.9 (126.3)        ; 178.9 (138.5)                    ; 14.2 (12.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 273 (207)           ; 262 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|                                                                    ; 16.0 (0.0)           ; 17.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo                                                                                                                                                                                                                                                                  ; soc_system   ;
;                |alt_cusp151_fifo_usedw_calculator:usedw_calculator|                                                                     ; 16.0 (15.0)          ; 17.8 (17.0)                      ; 1.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 33 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                               ; soc_system   ;
;                   |alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                                                     ; soc_system   ;
;             |alt_cusp151_general_fifo:cmd_fifo|                                                                                         ; 22.5 (0.0)           ; 22.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo                                                                                                                                                                                                                                                                                       ; soc_system   ;
;                |alt_cusp151_fifo_usedw_calculator:usedw_calculator|                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                                    ; soc_system   ;
;                |alt_cusp151_logic_fifo:\single_clock_small_gen:logic_fifo|                                                              ; 21.2 (20.5)          ; 21.3 (20.7)                      ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (35)             ; 44 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\single_clock_small_gen:logic_fifo                                                                                                                                                                                                                             ; soc_system   ;
;                   |alt_cusp151_fifo_usedw_calculator:usedw_calculator|                                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\single_clock_small_gen:logic_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_avalon_mm_bursting_master_fifo:write_master|                                                                      ; 201.7 (88.5)         ; 264.1 (127.8)                    ; 62.4 (39.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (145)           ; 421 (206)                 ; 0 (0)         ; 47616             ; 6     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|                                                                       ; 28.3 (0.0)           ; 35.8 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 55 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo                                                                                                                                                                                                                                                                    ; soc_system   ;
;                |alt_cusp151_fifo_usedw_calculator:usedw_calculator|                                                                     ; 14.3 (13.9)          ; 16.3 (14.8)                      ; 2.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 30 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                 ; soc_system   ;
;                   |alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                           ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                                                       ; soc_system   ;
;                |alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                                 ; 14.0 (14.0)          ; 19.5 (19.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 25 (25)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                                                                                             ; soc_system   ;
;                   |altsyncram:ram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                                                                                              ; work         ;
;                      |altsyncram_11s1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated                                                                                                                                                               ; work         ;
;             |alt_cusp151_general_fifo:cmd_fifo|                                                                                         ; 84.8 (2.3)           ; 100.5 (2.3)                      ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (4)             ; 160 (2)                   ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo                                                                                                                                                                                                                                                                                      ; soc_system   ;
;                |alt_cusp151_fifo_usedw_calculator:usedw_calculator|                                                                     ; 16.7 (15.5)          ; 19.8 (18.2)                      ; 3.2 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 26 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                                                                                   ; soc_system   ;
;                   |alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                           ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                                                                         ; soc_system   ;
;                |alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|                                ; 43.2 (41.2)          ; 48.5 (47.2)                      ; 5.2 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (66)             ; 89 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo                                                                                                                                                                                              ; soc_system   ;
;                   |alt_cusp151_fifo_usedw_calculator:usedw_calculator|                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator                                                                                                                                           ; soc_system   ;
;                |alt_cusp151_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer                                                                                                                                                                                      ; soc_system   ;
;                |alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|                                                                 ; 21.8 (13.4)          ; 28.8 (18.0)                      ; 7.1 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (19)             ; 41 (28)                   ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo                                                                                                                                                                                                                               ; soc_system   ;
;                   |alt_cusp151_fifo_usedw_calculator:usedw_calculator|                                                                  ; 8.3 (7.8)            ; 10.8 (9.3)                       ; 2.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator                                                                                                                                                                            ; soc_system   ;
;                      |alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer|                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|alt_cusp151_one_bit_delay:\single_clock_gen:wrreq_delayer                                                                                                                  ; soc_system   ;
;                   |altsyncram:ram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                                                                                                                                                                                                                ; work         ;
;                      |altsyncram_trr1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14848             ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated                                                                                                                                                                                 ; work         ;
;          |alt_cusp151_avalon_st_input:din|                                                                                              ; 71.9 (71.9)          ; 78.9 (78.9)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_st_input:din                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_4827_line325_93|                                                                                        ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_4827_line325_93                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_4843_line325_52|                                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_4843_line325_52                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_4859_line201_52|                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_4859_line201_52                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_5029_line202_58|                                                                                        ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_5029_line202_58                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_5552_line696_38|                                                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_5552_line696_38                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_6252_line563_105|                                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_6252_line563_105                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_6435_line933_38|                                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_6435_line933_38                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_6673_line1062_114|                                                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_6673_line1062_114                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |alt_cusp151_cmp:fu_id_6689_line1063_112|                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_cmp:fu_id_6689_line1063_112                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |alt_cusp151_muxbin2:msg_buffer_id_3400_line170_d_muxinst|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:msg_buffer_id_3400_line170_d_muxinst                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |alt_cusp151_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:msg_buffer_reply_id_3395_line162_d_muxinst                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_muxbin2:msg_first_packet_id_3424_line222_d_muxinst|                                                               ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:msg_first_packet_id_3424_line222_d_muxinst                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_muxbin2:msg_next_to_last_packet_id_3428_line223_d_muxinst|                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:msg_next_to_last_packet_id_3428_line223_d_muxinst                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_muxbin2:msg_samples_in_field_id_3416_line178_d_muxinst|                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:msg_samples_in_field_id_3416_line178_d_muxinst                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_muxbin2:msg_words_in_field_id_3420_line180_d_muxinst|                                                             ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:msg_words_in_field_id_3420_line180_d_muxinst                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |alt_cusp151_muxbin2:packetdimensions_reg_138_d_muxinst|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:packetdimensions_reg_138_d_muxinst                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_cusp151_muxbin2:read_master_addr_muxinst|                                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:read_master_addr_muxinst                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |alt_cusp151_muxbin2:read_master_len_be_muxinst|                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:read_master_len_be_muxinst                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_muxbin2:read_master_renable_trigger_muxinst|                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:read_master_renable_trigger_muxinst                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |alt_cusp151_muxbin2:vfb_check_samples_width_au_l_muxinst|                                                                     ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:vfb_check_samples_width_au_l_muxinst                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |alt_cusp151_muxbin2:vfb_check_samples_width_au_sload_muxinst|                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:vfb_check_samples_width_au_sload_muxinst                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_muxbin2:vfb_writer_write_address_au_l_muxinst|                                                                    ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:vfb_writer_write_address_au_l_muxinst                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |alt_cusp151_muxbin2:write_master_len_be_muxinst|                                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:write_master_len_be_muxinst                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |alt_cusp151_muxbin2:write_master_push_input_muxinst|                                                                          ; 6.8 (6.8)            ; 9.0 (9.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:write_master_push_input_muxinst                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst|                                                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst|                                                                           ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_muxhot16:read_master_pull_pull_trigger_muxinst|                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxhot16:read_master_pull_pull_trigger_muxinst                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst|                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_muxhot16:vfb_writer_word_counter_au_enable_muxinst|                                                               ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxhot16:vfb_writer_word_counter_au_enable_muxinst                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_muxhot16:write_master_cenable_trigger_muxinst|                                                                    ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxhot16:write_master_cenable_trigger_muxinst                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |alt_cusp151_pc:pc0|                                                                                                           ; 7.2 (1.2)            ; 7.2 (1.7)                        ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (3)              ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0                                                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                                     ; 5.4 (0.0)            ; 5.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |cntr_m3m:auto_generated|                                                                                                ; 5.4 (5.4)            ; 5.4 (5.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0|lpm_counter:\d2:lpm_counter_component|cntr_m3m:auto_generated                                                                                                                                                                                                                                                                                               ; work         ;
;          |alt_cusp151_pc:pc1|                                                                                                           ; 7.1 (1.2)            ; 7.1 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (2)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1                                                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |lpm_counter:\d2:lpm_counter_component|                                                                                     ; 5.9 (0.0)            ; 5.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1|lpm_counter:\d2:lpm_counter_component                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |cntr_m3m:auto_generated|                                                                                                ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1|lpm_counter:\d2:lpm_counter_component|cntr_m3m:auto_generated                                                                                                                                                                                                                                                                                               ; work         ;
;          |alt_cusp151_reg:burst_trigger_0_id_3461_line563|                                                                              ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:burst_trigger_0_id_3461_line563                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |alt_cusp151_reg:cond1113_0_id_3517|                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1113_0_id_3517                                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_reg:cond1113_0_stage_1_id_8542|                                                                                   ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1113_0_stage_1_id_8542                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:cond1113_0_stage_2_id_8545|                                                                                   ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1113_0_stage_2_id_8545                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:cond1113_0_stage_3_id_8548|                                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1113_0_stage_3_id_8548                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:cond1203_0_id_3512|                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1203_0_id_3512                                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_reg:cond1203_0_stage_1_id_8554|                                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1203_0_stage_1_id_8554                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:cond1203_0_stage_2_id_8557|                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1203_0_stage_2_id_8557                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:cond1203_0_stage_3_id_8560|                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1203_0_stage_3_id_8560                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:cond290_0_id_3467|                                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond290_0_id_3467                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:cond568_0_id_3463|                                                                                            ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond568_0_id_3463                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:cond588_0_id_3455|                                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond588_0_id_3455                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:din_11_stage_1_id_8506|                                                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:din_11_stage_1_id_8506                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_cusp151_reg:din_11_stage_2_id_8509|                                                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:din_11_stage_2_id_8509                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_cusp151_reg:drop_0_id_3457_line345|                                                                                       ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:drop_0_id_3457_line345                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_cusp151_reg:empty_image_0_comb_id_8551|                                                                                   ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:empty_image_0_comb_id_8551                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:iscontrolpacket_0_id_3445_line202|                                                                            ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:iscontrolpacket_0_id_3445_line202                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:isnotimagedata_0_id_3443_line144|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:isnotimagedata_0_id_3443_line144                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |alt_cusp151_reg:ispreviousendpacket_0_comb_id_8404|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:ispreviousendpacket_0_comb_id_8404                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_reg:ispreviousendpacket_1_comb_id_8416|                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:ispreviousendpacket_1_comb_id_8416                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_reg:ispreviousendpacket_2_comb_id_8434|                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:ispreviousendpacket_2_comb_id_8434                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_reg:justreadaccesswire_3_comb_id_8419|                                                                            ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadaccesswire_3_comb_id_8419                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:justreadaccesswire_4_comb_id_8422|                                                                            ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadaccesswire_4_comb_id_8422                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:justreadaccesswire_6_comb_id_8437|                                                                            ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadaccesswire_6_comb_id_8437                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:justreadaccesswire_7_comb_id_8440|                                                                            ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadaccesswire_7_comb_id_8440                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:justreadqueue_1_1_comb_id_8407|                                                                               ; 0.2 (0.2)            ; 1.4 (1.4)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_1_1_comb_id_8407                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:justreadqueue_1_2_comb_id_8413|                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_1_2_comb_id_8413                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:justreadqueue_1_4_comb_id_8425|                                                                               ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_1_4_comb_id_8425                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:justreadqueue_1_5_comb_id_8431|                                                                               ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_1_5_comb_id_8431                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:justreadqueue_1_7_comb_id_8443|                                                                               ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_1_7_comb_id_8443                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:justreadqueue_2_1_comb_id_8410|                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_2_1_comb_id_8410                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:justreadqueue_2_2_comb_id_8428|                                                                               ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_2_2_comb_id_8428                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:loop_repeat_0_id_3459_line367|                                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:loop_repeat_0_id_3459_line367                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |alt_cusp151_reg:loop_repeat_0_id_3510_line1148|                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:loop_repeat_0_id_3510_line1148                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:msg_buffer_id_3400_line170|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_buffer_id_3400_line170                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:msg_buffer_reply_id_3395_line162|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_buffer_reply_id_3395_line162                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |alt_cusp151_reg:msg_first_packet_id_3424_line222|                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_first_packet_id_3424_line222                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |alt_cusp151_reg:msg_next_to_last_packet_id_3428_line223|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_next_to_last_packet_id_3428_line223                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |alt_cusp151_reg:msg_packets_sample_length_reg|                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_packets_sample_length_reg                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |alt_cusp151_reg:msg_packets_word_length_reg|                                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_packets_word_length_reg                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |alt_cusp151_reg:msg_samples_in_field_id_3416_line178|                                                                         ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_samples_in_field_id_3416_line178                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:msg_words_in_field_id_3420_line180|                                                                           ; 4.0 (4.0)            ; 5.2 (5.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_words_in_field_id_3420_line180                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_reg:no_last_burst_0_id_3447_line301|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:no_last_burst_0_id_3447_line301                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |alt_cusp151_reg:no_last_burst_0_id_3453_line585|                                                                              ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:no_last_burst_0_id_3453_line585                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |alt_cusp151_reg:op_2414_comb_0_id_8518|                                                                                       ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_2414_comb_0_id_8518                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_cusp151_reg:op_2414_comb_id_8515|                                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_2414_comb_id_8515                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:op_3528_comb_0_id_8533|                                                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_3528_comb_0_id_8533                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |alt_cusp151_reg:op_3528_comb_id_8530|                                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_3528_comb_id_8530                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:op_4681_comb_id_8521|                                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_4681_comb_id_8521                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:op_4696_comb_id_8536|                                                                                         ; -0.1 (-0.1)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_4696_comb_id_8536                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:op_4697_comb_id_8539|                                                                                         ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_4697_comb_id_8539                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:packetdimensions_reg|                                                                                         ; 3.7 (3.7)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:packetdimensions_reg_138|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg_138                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |alt_cusp151_reg:packetdimensions_reg_1382|                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg_1382                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |alt_cusp151_reg:packetdimensions_reg_1383|                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg_1383                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |alt_cusp151_reg:read_to_write_ack_id_3472_line156|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:read_to_write_ack_id_3472_line156                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:read_to_write_buf_id_3475_line160|                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:read_to_write_buf_id_3475_line160                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:reader_packets_sample_length_0_id_3490_line878|                                                               ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:reader_packets_sample_length_0_id_3490_line878                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |alt_cusp151_reg:reader_packets_word_length_0_id_3492_line880|                                                                 ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:reader_packets_word_length_0_id_3492_line880                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |alt_cusp151_reg:repeat_0_id_3508_line1140|                                                                                    ; 0.8 (0.8)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:repeat_0_id_3508_line1140                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |alt_cusp151_reg:sizemismatch_reg|                                                                                             ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:sizemismatch_reg                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |alt_cusp151_reg:vfb_check_samples_width_1_stage_1_id_8503|                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_check_samples_width_1_stage_1_id_8503                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |alt_cusp151_reg:vfb_reader_buffer_id_3469_line865|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_buffer_id_3469_line865                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:vfb_reader_length_cnt_3_id_3499_line897|                                                                      ; 0.8 (0.8)            ; 9.5 (9.5)                        ; 9.5 (9.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_length_cnt_3_id_3499_line897                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3488_line876                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3494_line873|                                                             ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3494_line873                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3480_line889|                                                                ; 0.0 (0.0)            ; 8.9 (8.9)                        ; 8.9 (8.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3480_line889                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|                                                                        ; 2.4 (2.4)            ; 7.6 (7.6)                        ; 5.6 (5.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |alt_cusp151_reg:vfb_reader_words_in_field_0_id_3484_line891|                                                                  ; 1.5 (1.5)            ; 8.8 (8.8)                        ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_words_in_field_0_id_3484_line891                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |alt_cusp151_reg:vfb_samples_width_0_id_3451_line255|                                                                          ; 1.5 (1.5)            ; 5.8 (5.8)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_samples_width_0_id_3451_line255                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_buffer_id_3432_line228|                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_buffer_id_3432_line228                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_field_height_reg|                                                                                  ; 2.8 (2.8)            ; 8.7 (8.7)                        ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_field_height_reg                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_field_width_reg|                                                                                   ; 1.5 (1.5)            ; 7.7 (7.7)                        ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_field_width_reg                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_just_read_reg|                                                                                     ; 8.0 (8.0)            ; 10.5 (10.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_just_read_reg                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_overflow_flag_reg|                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_overflow_flag_reg                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3441_line204|                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 1.1 (1.1)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3441_line204                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_packets_sample_length_reg|                                                                         ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_packets_sample_length_reg                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |alt_cusp151_reg:vfb_writer_packets_word_length_reg|                                                                           ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_packets_word_length_reg                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_8512|                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_8512                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |alt_cusp151_reg:write_to_read_ack_id_3438_line164|                                                                            ; 1.5 (1.5)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:write_to_read_ack_id_3438_line164                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                   ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                             ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                   ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                  ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                             ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                      ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                   ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                              ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                  ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                    ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                    ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                     ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                            ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                               ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                            ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                       ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                       ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                       ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                       ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                           ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                             ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 59.3 (14.7)          ; 77.3 (17.2)                      ; 18.1 (2.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (34)            ; 117 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 20.3 (20.3)          ; 35.8 (35.8)                      ; 15.4 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                           ; work         ;
;                |scfifo_4291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 26 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                              ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                           ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                           ; work         ;
;                |scfifo_4291:auto_generated|                                                                                             ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.1 (3.1)            ; 6.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                              ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                           ; work         ;
;       |soc_system_key:key|                                                                                                              ; 8.4 (8.4)            ; 9.0 (9.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_key:key                                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |soc_system_led:led|                                                                                                              ; 5.9 (5.9)            ; 7.7 (7.7)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_led:led                                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |soc_system_master_non_sec:master_non_sec|                                                                                        ; 355.4 (0.0)          ; 434.2 (0.0)                      ; 79.4 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 577 (0)             ; 489 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec                                                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 131.9 (0.0)          ; 154.0 (0.0)                      ; 22.7 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 228 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 131.9 (131.9)        ; 154.0 (154.0)                    ; 22.7 (22.7)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 228 (228)           ; 155 (155)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 13.5 (13.5)          ; 14.2 (14.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                               ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.5 (7.5)            ; 10.3 (10.3)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 189.2 (0.0)          ; 240.3 (0.0)                      ; 51.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 286 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 187.8 (0.0)          ; 239.1 (0.0)                      ; 51.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 286 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                           ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 11.2 (3.7)           ; 26.5 (9.7)                       ; 15.3 (6.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                               ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.0 (7.0)            ; 12.5 (12.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                   ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                          ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 3.2 (3.2)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                          ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.2 (0.8)            ; 13.0 (8.7)                       ; 11.7 (7.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                    ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.5 (0.7)            ; 4.3 (0.7)                        ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                         ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.2 (-0.2)          ; 3.7 (3.7)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                    ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 174.4 (168.0)        ; 198.1 (186.7)                    ; 23.7 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 206 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                      ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                         ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                           ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                             ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                    ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                            ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                      ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                   ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                 ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.2 (13.2)          ; 13.8 (13.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                            ; soc_system   ;
;       |soc_system_master_non_sec:master_secure|                                                                                         ; 362.8 (0.0)          ; 438.8 (0.0)                      ; 77.8 (0.0)                                        ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 566 (0)             ; 516 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure                                                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 137.3 (0.0)          ; 161.3 (0.0)                      ; 25.8 (0.0)                                        ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 217 (0)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 137.3 (137.3)        ; 161.3 (161.3)                    ; 25.8 (25.8)                                       ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 217 (217)           ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.0 (14.0)          ; 14.3 (14.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                                ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.5 (7.5)            ; 10.8 (10.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 190.7 (0.0)          ; 236.5 (0.0)                      ; 45.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 297 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 189.4 (0.0)          ; 235.3 (0.0)                      ; 45.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 297 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                            ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.2 (4.3)           ; 26.0 (10.0)                      ; 13.8 (5.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.0 (7.0)            ; 11.0 (11.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                           ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 3.8 (3.8)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                           ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.6 (1.3)            ; 13.0 (8.5)                       ; 11.4 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                     ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                          ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                     ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 174.6 (168.5)        ; 194.8 (183.8)                    ; 20.2 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 217 (198)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                       ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                          ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 1.7 (1.7)            ; 2.8 (2.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                            ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                              ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                     ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                             ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                  ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                       ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                    ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.2 (13.2)          ; 14.3 (14.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |soc_system_mipi_pwdn_n:mipi_pwdn_n|                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mipi_pwdn_n:mipi_pwdn_n                                                                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |soc_system_mipi_pwdn_n:mipi_reset_n|                                                                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mipi_pwdn_n:mipi_reset_n                                                                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1309.6 (0.0)         ; 1380.0 (0.0)                     ; 94.0 (0.0)                                        ; 23.6 (0.0)                       ; 0.0 (0.0)            ; 1349 (0)            ; 1928 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 709.6 (15.0)         ; 743.8 (17.1)                     ; 52.7 (2.1)                                        ; 18.5 (0.0)                       ; 0.0 (0.0)            ; 262 (24)            ; 1457 (3)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 117.9 (117.9)        ; 125.5 (125.5)                    ; 9.1 (9.1)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 47 (47)             ; 252 (252)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 561.2 (561.2)        ; 585.7 (585.7)                    ; 41.5 (41.5)                                       ; 17.0 (17.0)                      ; 0.0 (0.0)            ; 164 (164)           ; 1187 (1187)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|                                                             ; 169.9 (0.0)          ; 185.5 (0.0)                      ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 290 (0)             ; 144 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 169.9 (143.4)        ; 185.5 (159.0)                    ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 290 (246)           ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; soc_system   ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                ; 26.5 (15.8)          ; 26.5 (16.3)                      ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                               ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                       ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                                 ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                                      ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:bc_sub|                                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                                                 ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract                                                                                      ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                       ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                 ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                      ; soc_system   ;
;          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|                                                             ; 170.5 (0.0)          ; 177.9 (0.0)                      ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 221 (0)             ; 255 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 170.5 (148.6)        ; 177.9 (150.7)                    ; 7.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 221 (179)           ; 255 (255)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; soc_system   ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                ; 21.9 (12.9)          ; 27.2 (16.2)                      ; 5.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                               ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                       ; 7.3 (0.0)            ; 9.0 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                                 ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 7.3 (7.3)            ; 9.0 (9.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                                      ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                       ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                 ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                      ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_vfr_vga_avalon_master_agent|                                                               ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_vga_avalon_master_agent                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_master_agent:master_secure_master_agent|                                                                        ; 6.7 (6.7)            ; 8.0 (8.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_secure_master_agent                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|                                                     ; 27.0 (27.0)          ; 26.8 (26.8)                      ; 0.8 (0.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter|                                                          ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:master_secure_master_limiter|                                                                   ; 6.5 (6.5)            ; 6.7 (6.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_width_adapter:master_secure_master_cmd_width_adapter|                                                           ; 32.0 (32.0)          ; 32.0 (32.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_width_adapter:master_secure_master_rsp_width_adapter|                                                           ; 94.7 (94.7)          ; 105.8 (105.8)                    ; 14.7 (14.7)                                       ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 159 (159)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 7.3 (6.6)            ; 8.5 (7.2)                        ; 1.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (21)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                             ; 8.7 (7.0)            ; 8.7 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (23)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_001:router_001|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 55.9 (55.9)          ; 55.3 (55.3)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 1645.9 (0.0)         ; 2232.0 (0.0)                     ; 589.8 (0.0)                                       ; 3.7 (0.0)                        ; 0.0 (0.0)            ; 2742 (0)            ; 3369 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rdata_fifo|                                                          ; 32.2 (32.2)          ; 40.2 (40.2)                      ; 9.8 (9.8)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rsp_fifo|                                                            ; 20.7 (20.7)          ; 27.0 (27.0)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|                                                   ; 8.3 (8.3)            ; 9.8 (9.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|                                                     ; 18.5 (18.5)          ; 19.8 (19.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|                                                     ; 8.2 (8.2)            ; 8.4 (8.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|                                                       ; 18.5 (18.5)          ; 19.1 (19.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|                                                        ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                           ; 19.7 (19.7)          ; 21.9 (21.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 21.8 (21.8)          ; 22.7 (22.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|                                                                                ; 5.3 (5.3)            ; 6.9 (6.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 19.6 (19.6)          ; 25.9 (25.9)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                                                                ; 10.7 (10.7)          ; 13.9 (13.9)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 17.3 (17.3)          ; 24.5 (24.5)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo|                                                                        ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|                                                                          ; 19.2 (19.2)          ; 19.2 (19.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|                                                                       ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|                                                                         ; 18.6 (18.6)          ; 19.5 (19.5)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                                 ; 11.2 (11.2)          ; 15.2 (15.2)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 18.7 (18.7)          ; 27.9 (27.9)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                              ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 19.6 (19.6)          ; 21.5 (21.5)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 25.6 (0.0)           ; 65.7 (0.0)                       ; 40.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 152 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 25.6 (24.4)          ; 65.7 (64.4)                      ; 40.1 (40.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 152 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                         ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5.9 (0.0)            ; 42.7 (0.0)                       ; 36.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5.9 (5.2)            ; 42.7 (41.1)                      ; 36.8 (35.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 94 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 7.8 (0.0)            ; 43.2 (0.0)                       ; 35.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.8 (7.3)            ; 43.2 (42.2)                      ; 35.4 (34.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 94 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 9.0 (0.0)            ; 37.0 (0.0)                       ; 28.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 9.0 (8.5)            ; 37.0 (35.5)                      ; 28.0 (27.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 18.6 (0.0)           ; 33.7 (0.0)                       ; 15.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 18.6 (17.5)          ; 33.7 (32.4)                      ; 15.1 (14.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 89 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 9.4 (0.0)            ; 33.9 (0.0)                       ; 24.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 9.4 (8.8)            ; 33.9 (32.0)                      ; 24.4 (23.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 7.6 (0.0)            ; 33.3 (0.0)                       ; 25.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.6 (6.9)            ; 33.3 (32.1)                      ; 25.8 (25.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 77 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 7.9 (0.0)            ; 33.8 (0.0)                       ; 25.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.9 (7.3)            ; 33.8 (32.3)                      ; 25.8 (25.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 9.8 (0.0)            ; 52.7 (0.0)                       ; 43.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 9.8 (8.9)            ; 52.7 (51.3)                      ; 43.0 (42.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 117 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 6.2 (0.0)            ; 30.0 (0.0)                       ; 23.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.2 (5.4)            ; 30.0 (28.3)                      ; 23.8 (22.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 60 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 8.5 (0.0)            ; 26.5 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 8.5 (7.8)            ; 26.5 (24.9)                      ; 18.0 (17.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 61 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 6.6 (0.0)            ; 21.3 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.6 (6.3)            ; 21.3 (19.8)                      ; 14.8 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 3.6 (0.0)            ; 15.3 (0.0)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.6 (2.9)            ; 15.3 (13.8)                      ; 11.7 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 7.5 (0.0)            ; 39.4 (0.0)                       ; 32.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.5 (6.8)            ; 39.4 (38.2)                      ; 32.1 (31.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 14.8 (0.0)           ; 26.1 (0.0)                       ; 11.4 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 14.8 (13.9)          ; 26.1 (24.5)                      ; 11.4 (10.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 6.8 (0.0)            ; 13.7 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.8 (5.8)            ; 13.7 (12.6)                      ; 6.9 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                         ; 9.4 (0.0)            ; 22.0 (0.0)                       ; 12.8 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 9.4 (8.6)            ; 22.0 (20.8)                      ; 12.8 (12.4)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 52 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                         ; 6.8 (0.0)            ; 10.4 (0.0)                       ; 3.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.8 (6.5)            ; 10.4 (9.2)                       ; 3.7 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                         ; 1.8 (0.0)            ; 15.1 (0.0)                       ; 13.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 1.8 (1.1)            ; 15.1 (13.7)                      ; 13.3 (12.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                         ; 4.6 (0.0)            ; 22.8 (0.0)                       ; 18.4 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.6 (4.0)            ; 22.8 (21.3)                      ; 18.4 (17.6)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 53 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                         ; 7.7 (0.0)            ; 10.7 (0.0)                       ; 3.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.7 (6.4)            ; 10.7 (9.4)                       ; 3.2 (3.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 29 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                         ; 6.2 (0.0)            ; 13.9 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6.2 (5.6)            ; 13.9 (12.6)                      ; 7.7 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_022|                                                                         ; 7.0 (0.0)            ; 17.0 (0.0)                       ; 10.1 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7.0 (6.0)            ; 17.0 (15.7)                      ; 10.1 (9.8)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 42 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_023|                                                                         ; 4.8 (0.0)            ; 7.3 (0.0)                        ; 2.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.8 (4.3)            ; 7.3 (5.4)                        ; 2.5 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 17 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 57.2 (31.9)          ; 62.0 (35.3)                      ; 4.8 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (73)            ; 24 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 25.3 (25.3)          ; 26.7 (26.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|                                                       ; 71.2 (0.0)           ; 75.3 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 71.2 (70.9)          ; 75.3 (75.1)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (94)             ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                 ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|                                                ; 50.6 (0.0)           ; 54.6 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 50.6 (50.3)          ; 54.6 (54.3)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                          ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|                                                  ; 51.8 (0.0)           ; 54.0 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 51.8 (51.5)          ; 54.0 (53.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                            ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                        ; 45.4 (0.0)           ; 46.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 45.4 (45.4)          ; 46.2 (46.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_burst_adapter:key_s1_burst_adapter|                                                                             ; 50.2 (0.0)           ; 54.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 50.2 (49.6)          ; 54.5 (53.8)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (77)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                       ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_burst_adapter:led_s1_burst_adapter|                                                                             ; 51.1 (0.0)           ; 55.1 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 51.1 (50.4)          ; 55.1 (54.4)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (74)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                       ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|                                                                     ; 43.5 (0.0)           ; 45.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 43.5 (43.2)          ; 45.0 (44.7)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|                                                                    ; 43.9 (0.0)           ; 45.3 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 43.9 (43.7)          ; 45.3 (45.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                              ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                                                              ; 51.0 (0.0)           ; 52.4 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 51.0 (50.3)          ; 52.4 (51.4)                      ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (73)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                        ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|                                                           ; 40.7 (0.0)           ; 42.9 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 40.7 (40.5)          ; 42.9 (42.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (53)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_master_agent:master_non_sec_master_agent|                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:master_non_sec_master_agent                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|                                                                 ; 13.2 (2.3)           ; 13.2 (2.5)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (6)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|                                                          ; 13.0 (2.3)           ; 14.0 (2.5)                       ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.7 (10.7)          ; 11.5 (11.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|                                                            ; 12.3 (2.5)           ; 13.3 (3.5)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|                                                               ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 13.0 (3.2)           ; 13.3 (3.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.8 (9.8)            ; 10.2 (10.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 14.9 (4.6)           ; 14.9 (4.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 15.3 (5.3)           ; 15.3 (5.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|                                                                               ; 13.8 (4.5)           ; 16.5 (5.7)                       ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.3 (9.3)            ; 10.8 (10.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:mipi_reset_n_s1_agent|                                                                              ; 14.8 (4.9)           ; 14.8 (4.9)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 14.5 (4.4)           ; 14.5 (4.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 14.3 (4.5)           ; 15.0 (4.5)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.7 (9.7)            ; 10.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_slave_translator:alt_vip_vfr_vga_avalon_slave_translator|                                                       ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_vga_avalon_slave_translator                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator|                                                ; 3.2 (3.2)            ; 4.7 (4.7)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_camera_avalon_slave_0_translator                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator|                                                  ; 3.1 (3.1)            ; 4.5 (4.5)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|                                                     ; 2.7 (2.7)            ; 3.9 (3.9)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.1 (7.1)            ; 7.9 (7.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 2.0 (2.0)            ; 3.8 (3.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 4.5 (4.5)            ; 4.9 (4.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_slave_translator:mipi_pwdn_n_s1_translator|                                                                     ; 2.9 (2.9)            ; 3.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_pwdn_n_s1_translator                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:mipi_reset_n_s1_translator|                                                                    ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3.0 (3.0)            ; 5.4 (5.4)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_traffic_limiter:master_non_sec_master_limiter|                                                                  ; 12.1 (12.1)          ; 12.6 (12.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_non_sec_master_limiter                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 9.2 (9.2)            ; 10.2 (10.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                         ; 11.4 (11.4)          ; 12.8 (12.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002|                                                                     ; 7.2 (7.2)            ; 7.3 (7.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 18.4 (13.1)          ; 18.8 (13.6)                      ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (40)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                             ; 28.8 (25.6)          ; 28.8 (25.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (71)             ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|                                                                             ; 11.2 (8.9)           ; 11.4 (8.9)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.9 (1.9)            ; 2.5 (2.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|                                                                             ; 21.5 (17.3)          ; 22.2 (17.8)                      ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (45)             ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|                                                                             ; 21.8 (17.7)          ; 22.8 (18.3)                      ; 1.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (45)             ; 9 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|                                                                             ; 20.1 (16.1)          ; 20.1 (16.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (38)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.0 (3.3)            ; 4.0 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; soc_system   ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|                                                                         ; 12.5 (10.3)          ; 12.6 (10.3)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|                                                                         ; 12.8 (10.8)          ; 14.1 (11.8)                      ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_008|                                                                         ; 14.2 (11.4)          ; 15.1 (11.9)                      ; 0.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_008                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_009|                                                                         ; 13.7 (11.0)          ; 14.8 (11.8)                      ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_009                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                   ; 17.8 (17.8)          ; 19.3 (19.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                               ; 15.7 (15.7)          ; 17.2 (17.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_002:router_002|                                                                           ; 6.2 (6.2)            ; 8.6 (8.6)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 1.8 (1.8)            ; 3.3 (3.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004|                                                                         ; 2.4 (2.4)            ; 3.1 (3.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001|                                                                     ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_003|                                                                     ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_008|                                                                     ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_008                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_009|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_009                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_005|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_006|                                                                     ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_006                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_007|                                                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_005:rsp_demux_007                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 31.7 (31.7)          ; 33.2 (33.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                             ; 56.0 (56.0)          ; 61.9 (61.9)                      ; 6.7 (6.7)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 159 (159)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|                                                                         ; 13.6 (13.6)          ; 14.2 (14.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 274.5 (0.0)          ; 305.6 (0.0)                      ; 32.8 (0.0)                                        ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 429 (0)             ; 405 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 7.8 (7.8)            ; 11.2 (11.2)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 61.9 (61.9)          ; 65.7 (65.7)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 92.5 (0.0)           ; 104.8 (0.0)                      ; 13.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 145 (0)             ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 92.5 (92.5)          ; 104.8 (104.8)                    ; 13.3 (13.3)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 145 (145)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent|                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|                                                         ; 17.0 (17.0)          ; 17.4 (17.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|                                                        ; 23.2 (23.2)          ; 23.3 (23.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 14.6 (1.9)           ; 15.0 (1.9)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (5)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.7 (12.7)          ; 13.1 (13.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 18.7 (18.7)          ; 22.1 (22.1)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 2.5 (2.5)            ; 3.1 (3.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux|                                                                                 ; 34.7 (32.5)          ; 41.3 (38.8)                      ; 7.4 (6.5)                                         ; 0.8 (0.3)                        ; 0.0 (0.0)            ; 113 (108)           ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.6 (2.6)                        ; 0.9 (0.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_mm_interconnect_2_router_002:router_002|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_002:router_002                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |soc_system_pll_stream:pll_stream|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_pll_stream:pll_stream                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |soc_system_sdram:sdram|                                                                                                          ; 138.3 (111.0)        ; 171.3 (122.6)                    ; 32.9 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 229 (179)           ; 233 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|                                                  ; 27.3 (27.3)          ; 48.6 (48.6)                      ; 21.3 (21.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |soc_system_sw:sw|                                                                                                                ; 19.3 (19.3)          ; 27.3 (27.3)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|soc_system:u0|soc_system_sw:sw                                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;    |vga_pll:vga_pll_inst|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|vga_pll:vga_pll_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |vga_pll_0002:vga_pll_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SOC_Linux_FB|vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_PWDN_n       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_RESET_n        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (31)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_REFCLK         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (2)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (3)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_CLK27            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; TD_VS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_CS_n           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_MCLK           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_I2C_SCL      ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; CAMERA_I2C_SDA      ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_I2C_SCL        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; MIPI_I2C_SDA        ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; --    ; --   ; --   ; --   ; (31)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_VS       ; Input    ; --    ; (7)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_CLK      ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_HS       ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[3]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[4]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[2]     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[5]     ; Input    ; --    ; --   ; (1)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[6]     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[7]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[8]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[9]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[1]     ; Input    ; --    ; (1)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; MIPI_PIXEL_D[0]     ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CAMERA_I2C_SCL                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                              ; 1                 ; 0       ;
; CAMERA_I2C_SDA                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                              ; 1                 ; 0       ;
; MIPI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                                                                                                                                                ; 0                 ; 0       ;
; MIPI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                                                                                                                                                ; 1                 ; 0       ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; MIPI_PIXEL_VS                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - FpsMonitor:uFps|pre_vs                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 7       ;
;      - FpsMonitor:uFps|rfps_l[3]~1                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 7       ;
;      - FpsMonitor:uFps|rfps_h[3]~1                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 7       ;
;      - MIPI_PIXEL_VS_d~feeder                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 7       ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[9]~9                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[9]~feeder                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[0]                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[1]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[2]~feeder                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[3]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[4]~4                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[4]~feeder                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[5]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[5]~5                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[6]~6                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[6]~feeder                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[7]~7                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[7]~feeder                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_sw:sw|d1_data_in[8]                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_sw:sw|read_mux_out[8]~8                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - debounce:debounce_inst|counter[0][3]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][12]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][11]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][10]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][9]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][8]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][7]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][6]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][5]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][4]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][2]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][1]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][0]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][13]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][14]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][3]~0                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - debounce:debounce_inst|counter[1][4]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][13]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][12]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][11]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][10]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][9]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][8]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][7]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][6]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][5]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][3]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][14]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][15]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][2]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][1]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][0]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][4]~1                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; MIPI_PIXEL_CLK                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - MIPI_PIXEL_CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
; MIPI_PIXEL_HS                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - MIPI_PIXEL_HS_d~feeder                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; MIPI_PIXEL_D[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[3]                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; MIPI_PIXEL_D[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[4]~feeder                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; MIPI_PIXEL_D[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[2]~feeder                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; MIPI_PIXEL_D[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[5]~feeder                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 1       ;
; MIPI_PIXEL_D[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[6]~feeder                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
; MIPI_PIXEL_D[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[7]~feeder                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; MIPI_PIXEL_D[8]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[8]~feeder                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; MIPI_PIXEL_D[9]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[9]~feeder                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; MIPI_PIXEL_D[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[1]~feeder                                                                                                                                                                                                                                                                                                                                        ; 0                 ; 1       ;
; MIPI_PIXEL_D[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - MIPI_PIXEL_D_d[0]~feeder                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_AA16                                     ; 46      ; Clock                                   ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_Y26                                      ; 32      ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_AF14                                     ; 1102    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; FpsMonitor:uFps|LessThan0~4                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X84_Y7_N15                          ; 37      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; FpsMonitor:uFps|rfps_h[3]~1                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X87_Y8_N18                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; FpsMonitor:uFps|rfps_l[3]~1                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X87_Y8_N21                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AA14                                     ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AA15                                     ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; MIPI_PIXEL_CLK                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_AA21                                     ; 397     ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X0_Y2_N3                                ; 668     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X0_Y2_N3                                ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[0][3]~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y19_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[1][4]~1                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y19_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                                                                 ; FF_X8_Y1_N1                                  ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                                                                ; FF_X8_Y1_N17                                 ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                                                                ; FF_X16_Y3_N14                                ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                                                                   ; FF_X19_Y4_N11                                ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                                                                   ; FF_X19_Y4_N5                                 ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                                                                   ; FF_X18_Y4_N50                                ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                                                                   ; FF_X17_Y4_N44                                ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                                                                   ; FF_X17_Y4_N2                                 ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                                                                   ; FF_X17_Y3_N56                                ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                                                                   ; FF_X17_Y3_N26                                ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                                                                   ; FF_X16_Y3_N26                                ; 22      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y1_N9                            ; 20      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y4_N9                            ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y1_N45                            ; 9       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y1_N42                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y1_N39                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y1_N36                            ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y1_N0                            ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y1_N3                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X8_Y1_N45                           ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                              ; FF_X3_Y2_N41                                 ; 79      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3                                                                 ; LABCELL_X4_Y2_N24                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                      ; LABCELL_X4_Y2_N42                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                      ; MLABCELL_X3_Y2_N18                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13                                                                     ; MLABCELL_X3_Y2_N21                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~18                                                                     ; MLABCELL_X6_Y2_N36                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                                                                        ; LABCELL_X4_Y2_N0                             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                                                        ; LABCELL_X1_Y4_N39                            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                                         ; LABCELL_X4_Y2_N15                            ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                           ; LABCELL_X7_Y2_N18                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                               ; MLABCELL_X6_Y2_N18                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11                                                              ; MLABCELL_X3_Y4_N48                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~16                                                              ; MLABCELL_X6_Y2_N21                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                                 ; LABCELL_X4_Y2_N3                             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                            ; LABCELL_X4_Y2_N12                            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                   ; FF_X6_Y2_N5                                  ; 16      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                  ; FF_X6_Y2_N41                                 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                   ; FF_X3_Y2_N47                                 ; 52      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                   ; FF_X6_Y2_N44                                 ; 168     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                   ; FF_X3_Y2_N29                                 ; 17      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                                    ; LABCELL_X1_Y2_N54                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                            ; MLABCELL_X6_Y2_N51                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                  ; FF_X6_Y2_N26                                 ; 152     ; Async. clear, Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                ; LABCELL_X4_Y2_N33                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_b6h:cntr3|counter_reg_bit0~0                                                                                                                                                       ; LABCELL_X18_Y27_N57                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|cntr_lmf:cntr1|cout_actual                                                                                                                                                              ; MLABCELL_X15_Y27_N42                         ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|dffe4                                                                                                                                                                                   ; FF_X17_Y27_N34                               ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|always4~0                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y28_N24                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|always5~0                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y27_N51                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_VALID                                                                                                                                                                                                                                                                                   ; FF_X22_Y27_N47                               ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always1~0                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y27_N57                          ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|always3~0                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y27_N39                          ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[1]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y29_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y27_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y28_N6                           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                                                                                                                                 ; FF_X21_Y25_N29                               ; 86      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y21_N0                           ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y24_N51                          ; 34      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|Equal19~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y45_N51                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|_~0                                                                                                                                                                                                                                    ; LABCELL_X18_Y43_N54                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                      ; FF_X18_Y43_N5                                ; 98      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y46_N42                          ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]~2                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y46_N51                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y46_N30                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]~1                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y46_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]~1                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y46_N54                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                                                                                                                                                                                                                       ; FF_X16_Y45_N38                               ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y43_N41                               ; 106     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data_pre_ln~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y45_N15                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|WideOr0~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y31_N48                          ; 30      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|always32~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y32_N6                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[0]                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y34_N21                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[10]                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y32_N6                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[11]                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y32_N9                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[12]                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y32_N39                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[13]                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y34_N15                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[14]                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y34_N30                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[15]                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y35_N51                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[16]                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y34_N36                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[17]                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y32_N45                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[1]                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y32_N33                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[2]                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y32_N48                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[3]                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y32_N36                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[4]                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y32_N15                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[5]                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y32_N3                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[6]                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y32_N30                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[7]                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y32_N33                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[8]                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y32_N54                         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave|triggers_nxt[9]                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y32_N27                         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_stream_output:outputter|dout_data[0]~2                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y39_N51                          ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_stream_output:outputter|dout_data[16]~3                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y38_N9                           ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_stream_output:outputter|dout_valid~0                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y38_N3                           ; 27      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_stream_output:outputter|int_ready                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y38_N24                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~1                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y33_N39                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~3                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y33_N27                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~4                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y33_N21                         ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|Equal1~5                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y33_N33                         ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[31]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y35_N18                          ; 70      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1]                                                                                                                                                                                                                                                                        ; FF_X19_Y42_N47                               ; 132     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[31]~0                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y35_N48                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[11]~1                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y34_N54                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.IDLE                                                                                                                                                                                                                                                                                      ; FF_X17_Y38_N44                               ; 38      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state.RUNNING                                                                                                                                                                                                                                                                                   ; FF_X17_Y34_N5                                ; 45      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5]~0                                                                        ; LABCELL_X18_Y38_N54                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|\dual_clock_or_large_gen:ram_fifo_rdreq~0                                                                                                                                  ; LABCELL_X18_Y36_N12                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0 ; LABCELL_X18_Y36_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                               ; LABCELL_X18_Y36_N36                          ; 48      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                               ; LABCELL_X18_Y36_N51                          ; 48      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                               ; LABCELL_X18_Y36_N9                           ; 48      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][48]~1                                                   ; MLABCELL_X15_Y36_N12                         ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][2]~35                                                   ; LABCELL_X16_Y36_N45                          ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][9]~69                                                   ; MLABCELL_X15_Y36_N24                         ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~0                                                                                                                                                                                                ; LABCELL_X24_Y40_N33                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]~1                                                                                                                                                                                                ; LABCELL_X24_Y40_N39                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_wrreq~0                                                                                                                                                                                                      ; LABCELL_X17_Y35_N6                           ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|pipeline2_en~0                                                                                                                                                                                                        ; LABCELL_X24_Y40_N24                          ; 84      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                                                                                           ; FF_X24_Y40_N56                               ; 145     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid~0                                                                                                                                                                                                         ; LABCELL_X24_Y39_N3                           ; 59      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                                                                                                                                                                                                        ; FF_X24_Y40_N17                               ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|update_outstanding_reads~0                                                                                                                                                                                            ; LABCELL_X24_Y40_N51                          ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[0][31]~0                                                                                                                                                                                                             ; LABCELL_X19_Y42_N48                          ; 96      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[3][31]~1                                                                                                                                                                                                             ; LABCELL_X19_Y42_N51                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]~3                                                                                                                                                                                                         ; LABCELL_X18_Y38_N18                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay1                                                                                                                                                                                                       ; FF_X22_Y39_N44                               ; 97      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|comb~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y38_N12                          ; 75      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|WideOr12                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y33_N9                          ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|bank_to_read                                                                                                                                                                                                                                                                                                  ; FF_X21_Y33_N11                               ; 99      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|bank_to_read~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y33_N57                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|do_control_packet                                                                                                                                                                                                                                                                                             ; FF_X18_Y38_N8                                ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|state.IDLE                                                                                                                                                                                                                                                                                                    ; FF_X22_Y33_N17                               ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_controller:controller|state.SENDING_ADDRESS                                                                                                                                                                                                                                                                                         ; FF_X21_Y33_N59                               ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                           ; FF_X34_Y27_N29                               ; 1509    ; Async. clear, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                           ; FF_X47_Y28_N56                               ; 1099    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                           ; FF_X48_Y34_N56                               ; 2481    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                               ; FF_X30_Y30_N26                               ; 2978    ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[2]~2                                                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y25_N9                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|cr[6]~7                                                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y24_N42                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|ctr[2]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y24_N54                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                    ; LABCELL_X57_Y25_N36                          ; 38      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~3                                                                                                                                                                                                                                                                ; LABCELL_X55_Y25_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                 ; LABCELL_X56_Y24_N54                          ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]~1                                                                                                                                                                                                                                  ; LABCELL_X56_Y25_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                   ; FF_X56_Y23_N55                               ; 3       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1                                                                                                                                                                                                                                 ; LABCELL_X56_Y25_N39                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                                                                   ; FF_X56_Y23_N1                                ; 3       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                           ; FF_X56_Y25_N5                                ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~0                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y25_N42                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[13]~2                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y24_N33                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|prer[2]~1                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y24_N0                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|txr[4]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y24_N57                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[1]~2                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y28_N48                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|cr[7]~7                                                                                                                                                                                                                                                                                                             ; MLABCELL_X59_Y28_N12                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|ctr[6]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y28_N6                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|always2~0                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y26_N9                           ; 42      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~3                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y26_N9                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always1~0                                                                                                                                                                                                                                   ; LABCELL_X62_Y28_N51                          ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~1                                                                                                                                                                                                                                    ; LABCELL_X64_Y26_N27                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                                                                                     ; FF_X64_Y24_N1                                ; 4       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                                                                                                                   ; MLABCELL_X65_Y24_N57                         ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~DUPLICATE                                                                                                                                                                                                                           ; FF_X65_Y24_N55                               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                                                                                                                                                                                                             ; FF_X63_Y26_N47                               ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]~0                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y28_N54                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[15]~2                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y28_N24                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|prer[6]~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y28_N9                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|i2c_opencores:i2c_opencores_mipi|i2c_master_top:i2c_master_top_inst|txr[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y28_N27                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_check_field_height_au|trigger~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y17_N15                         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_check_samples_width_au|trigger~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y19_N24                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3503_line897|trigger                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y14_N9                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3505_line897|trigger                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y14_N39                         ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_reader_packet_read_address_au|trigger                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y13_N36                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_first_packet_id_au|trigger~0                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y14_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_length_counter_au|trigger~0                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y15_N6                           ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au|r_val[1]                                                                                                                                                                                                                                                                                           ; FF_X25_Y16_N11                               ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au|trigger~0                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y16_N9                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_packet_write_address_au|trigger                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y16_N24                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_word_counter_au|trigger~0                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y17_N30                          ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AU:vfb_writer_write_address_au|trigger~0                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y16_N30                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP151_AVALON_ST_OUTPUT:dout|trigger                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y14_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg~0                                                                                                                                                                   ; MLABCELL_X28_Y14_N36                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:\read_used_gen_gen:rdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0                                                                                                                                                                   ; LABCELL_X33_Y10_N48                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\single_clock_small_gen:logic_fifo|process_0~1                                                                                                                                                                                   ; LABCELL_X31_Y13_N15                          ; 42      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\single_clock_small_gen:logic_fifo|shift_register[0][33]~1                                                                                                                                                                       ; LABCELL_X31_Y13_N9                           ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[2]~0                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y9_N36                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|av_burstcount_int[2]~1                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y10_N18                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|pipeline2_en~0                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y10_N54                          ; 82      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|pipeline2_overflow_en                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y11_N36                          ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|split_valid                                                                                                                                                                                                                                                                               ; FF_X31_Y11_N53                               ; 149     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|update_outstanding_reads~1                                                                                                                                                                                                                                                                ; LABCELL_X36_Y10_N48                          ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg~0                                                                                                                                                                     ; LABCELL_X19_Y7_N36                           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0                                                                                                                                                                     ; LABCELL_X22_Y8_N45                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|\dual_clock_or_large_gen:ram_fifo_rdena                                                                                                                                                                                                                ; LABCELL_X16_Y12_N51                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg~0                                                                                                                                                                                       ; LABCELL_X17_Y13_N36                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0                                                                                                                                                                                       ; MLABCELL_X21_Y14_N36                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|wrusedw_reg~0                                                                                               ; LABCELL_X16_Y12_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~0                                                                                                                                                    ; LABCELL_X16_Y12_N15                          ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~1                                                                                                                                                    ; LABCELL_X16_Y12_N30                          ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|process_0~2                                                                                                                                                    ; LABCELL_X16_Y12_N33                          ; 30      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][20]~0                                                                                                                                        ; LABCELL_X17_Y12_N48                          ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][24]~21                                                                                                                                       ; MLABCELL_X15_Y12_N42                         ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][33]~42                                                                                                                                       ; MLABCELL_X15_Y12_N39                         ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|rdusedw_reg~0                                                                                                                                ; LABCELL_X16_Y13_N3                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[6]~0                                                                                                                                                                                  ; LABCELL_X16_Y13_N24                          ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|av_burstcount_int[2]~0                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y8_N9                            ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|cmd_fifo_wrreq~0                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y16_N36                          ; 23      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|pipeline2_en~2                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y8_N54                          ; 59      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|pipeline2_overflow_en                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y8_N27                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|split_valid                                                                                                                                                                                                                                                                              ; FF_X19_Y8_N26                                ; 92      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|update_outstanding_writes~0                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y8_N45                          ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|wdata_fifo_rdreq                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y9_N12                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|wdata_fifo_wrreq                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y16_N54                          ; 30      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|wdata_rdena~0                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y7_N36                           ; 99      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_st_input:din|fifo_data[1][9]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y20_N12                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_st_input:din|fifo_data[2][8]~1                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y19_N48                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_st_input:din|process_2~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y21_N57                          ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_st_input:din|take_comb~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y19_N36                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxbin2:vfb_check_samples_width_au_sload_muxinst|Selector0~0                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y19_N54                          ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_muxhot16:vfb_reader_packet_read_address_au_sload_muxinst|Selector0~0                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y13_N45                          ; 24      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0|ena_pc~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y19_N0                           ; 68      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0|load_pc                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y16_N24                          ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1|ena_pc~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y14_N33                          ; 55      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1|load_pc                                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y12_N18                          ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1113_0_id_3517|trigger                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y12_N15                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:cond1203_0_stage_1_id_8554|trigger                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y14_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:din_11_stage_2_id_8509|trigger~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y17_N27                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:iscontrolpacket_0_id_3445_line202|trigger                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y17_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:isnotimagedata_0_id_3443_line144|trigger                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y17_N45                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:ispreviousendpacket_0_comb_id_8404|trigger                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y15_N57                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:ispreviousendpacket_1_comb_id_8416|trigger                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y17_N24                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:ispreviousendpacket_2_comb_id_8434|trigger                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y17_N0                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:justreadqueue_2_2_comb_id_8428|trigger                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y17_N18                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:loop_repeat_0_id_3459_line367|trigger                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y17_N6                           ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:msg_next_to_last_packet_id_3428_line223|trigger                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y17_N9                           ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:no_last_burst_0_id_3453_line585|trigger                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y16_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:op_3528_comb_id_8530|trigger                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y17_N51                         ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:packetdimensions_reg|trigger                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y17_N33                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:reader_packets_word_length_0_id_3492_line880|trigger                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y12_N36                          ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_buffer_id_3469_line865|trigger                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y12_N48                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3494_line873|trigger                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y13_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3501_line898|trigger                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y12_N54                          ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_samples_width_0_id_3451_line255|trigger                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y19_N30                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_buffer_id_3432_line228|trigger                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y14_N48                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_field_height_reg|trigger~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y17_N39                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_field_width_reg|trigger~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y17_N18                         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_just_read_reg|trigger~2                                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y17_N57                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_overflow_flag_reg|trigger~0                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y14_N33                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3441_line204|trigger                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y17_N9                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_packets_sample_length_reg|trigger~1                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y14_N3                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:vfb_writer_packets_word_length_reg|trigger~0                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y14_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_reg:write_to_read_ack_id_3438_line164|trigger                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y16_N18                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcf0[6]                                                                                                                                                                                                                                                                                                                              ; FF_X19_Y16_N8                                ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[10]                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y17_N5                                ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[11]                                                                                                                                                                                                                                                                                                                              ; FF_X22_Y17_N44                               ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[14]                                                                                                                                                                                                                                                                                                                              ; FF_X22_Y17_N2                                ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[31]                                                                                                                                                                                                                                                                                                                              ; FF_X23_Y16_N50                               ; 49      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[45]                                                                                                                                                                                                                                                                                                                              ; FF_X19_Y16_N56                               ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[53]                                                                                                                                                                                                                                                                                                                              ; FF_X23_Y16_N38                               ; 126     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc0_decoder_pcw[9]                                                                                                                                                                                                                                                                                                                               ; FF_X21_Y17_N50                               ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[1]                                                                                                                                                                                                                                                                                                                              ; FF_X24_Y12_N5                                ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[2]                                                                                                                                                                                                                                                                                                                              ; FF_X25_Y12_N32                               ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[4]                                                                                                                                                                                                                                                                                                                              ; FF_X25_Y12_N8                                ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcf0[5]                                                                                                                                                                                                                                                                                                                              ; FF_X25_Y12_N38                               ; 26      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcw[19]                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y12_N41                               ; 47      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcw[2]                                                                                                                                                                                                                                                                                                                               ; FF_X25_Y12_N52                               ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|pc1_decoder_pcw[44]                                                                                                                                                                                                                                                                                                                              ; FF_X28_Y12_N59                               ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y8_N39                           ; 1499    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2h_RVALID[0]                                                                                                                                                                                                                                                                                                   ; HPSINTERFACEFPGA2HPS_X52_Y45_N111            ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                               ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 52      ; Async. clear                            ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                          ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                         ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                         ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                         ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                          ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                           ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                            ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                    ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                     ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                 ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                            ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                           ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                   ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                   ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                     ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                     ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                     ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                     ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                     ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                     ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                     ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                     ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                     ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                 ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                            ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                           ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                   ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                   ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                     ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                     ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                     ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                     ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                     ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                     ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                     ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                     ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                     ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                 ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                            ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                           ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                   ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                   ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                     ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                     ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                     ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                     ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                     ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                     ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                     ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                     ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                     ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                 ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                            ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                           ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                   ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                   ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                     ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                     ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                     ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                     ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                     ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                     ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                     ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                     ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                    ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                             ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                             ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                                            ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                             ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                             ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                             ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y21_N24                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y8_N24                           ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X4_Y8_N24                            ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X2_Y4_N21                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y21_N48                         ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                  ; FF_X36_Y24_N53                               ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y21_N27                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y21_N57                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y21_N20                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                 ; MLABCELL_X39_Y21_N57                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                 ; LABCELL_X40_Y21_N54                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y21_N48                          ; 13      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_key:key|always1~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y28_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_led:led|always0~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y23_N57                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~1                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y25_N45                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~9                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y25_N18                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~5                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y25_N36                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y25_N27                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~0                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y26_N45                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y26_N9                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~3                                                                                                                                                                                                                                                              ; LABCELL_X35_Y27_N51                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~3                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y27_N12                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y27_N36                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                ; FF_X30_Y27_N44                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                ; FF_X30_Y27_N50                               ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                           ; FF_X31_Y27_N56                               ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                                                      ; LABCELL_X35_Y26_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                                ; LABCELL_X30_Y28_N21                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                                ; LABCELL_X31_Y25_N24                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                ; LABCELL_X31_Y25_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y28_N39                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y23_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y23_N21                          ; 9       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y23_N3                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y23_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                               ; FF_X9_Y6_N26                                 ; 22      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                             ; MLABCELL_X8_Y6_N21                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                  ; LABCELL_X9_Y6_N3                             ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                    ; LABCELL_X9_Y6_N36                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                     ; LABCELL_X36_Y23_N6                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                              ; LABCELL_X11_Y2_N57                           ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                              ; MLABCELL_X8_Y3_N3                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                   ; LABCELL_X7_Y4_N42                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                       ; FF_X7_Y3_N4                                  ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                                ; LABCELL_X10_Y3_N18                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                   ; LABCELL_X9_Y3_N6                             ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                    ; FF_X8_Y3_N59                                 ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                        ; LABCELL_X10_Y3_N21                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                        ; MLABCELL_X8_Y3_N48                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                                      ; LABCELL_X10_Y4_N33                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                          ; LABCELL_X9_Y3_N9                             ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                           ; MLABCELL_X8_Y3_N33                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                                         ; LABCELL_X10_Y3_N27                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                             ; LABCELL_X12_Y3_N39                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                            ; LABCELL_X11_Y2_N27                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                            ; LABCELL_X12_Y3_N21                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                ; FF_X8_Y2_N14                                 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                            ; LABCELL_X11_Y2_N18                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                ; LABCELL_X12_Y3_N3                            ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                ; LABCELL_X10_Y3_N12                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                             ; LABCELL_X10_Y4_N15                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                                       ; LABCELL_X12_Y2_N15                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                         ; MLABCELL_X3_Y3_N27                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~0                                                                                                                                                          ; LABCELL_X16_Y2_N24                           ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                              ; LABCELL_X10_Y2_N30                           ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                              ; LABCELL_X10_Y2_N0                            ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                            ; LABCELL_X12_Y2_N51                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                 ; LABCELL_X12_Y2_N30                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                ; FF_X2_Y2_N20                                 ; 44      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y6_N21                            ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                             ; FF_X29_Y25_N17                               ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y25_N57                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y25_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                      ; FF_X11_Y7_N5                                 ; 240     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~2                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y40_N12                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~3                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y40_N15                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]~4                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y39_N12                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~1                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y39_N15                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y41_N6                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y40_N6                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~1                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y39_N36                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~1                                                                                                                                                                                                                                                               ; LABCELL_X36_Y39_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~3                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y39_N30                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y41_N18                         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                                 ; FF_X33_Y40_N41                               ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                 ; FF_X33_Y40_N56                               ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                 ; FF_X33_Y40_N35                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                            ; FF_X33_Y40_N26                               ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                                                       ; LABCELL_X35_Y42_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y40_N21                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y41_N3                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y41_N54                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y41_N33                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y39_N39                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y40_N27                          ; 9       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y39_N45                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y39_N9                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                ; FF_X4_Y5_N47                                 ; 22      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                              ; MLABCELL_X8_Y5_N27                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                   ; MLABCELL_X3_Y5_N30                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                     ; LABCELL_X10_Y5_N33                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                      ; MLABCELL_X15_Y40_N6                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                               ; LABCELL_X2_Y7_N21                            ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                               ; LABCELL_X2_Y7_N0                             ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                    ; MLABCELL_X6_Y5_N24                           ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                        ; FF_X4_Y9_N17                                 ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~1                                                                                                                                                                 ; LABCELL_X4_Y6_N30                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                    ; LABCELL_X4_Y6_N6                             ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                     ; FF_X2_Y7_N4                                  ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                         ; LABCELL_X2_Y7_N18                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                         ; LABCELL_X1_Y5_N15                            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                                       ; MLABCELL_X3_Y5_N57                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                           ; LABCELL_X2_Y7_N45                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                            ; MLABCELL_X3_Y6_N33                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                                          ; LABCELL_X4_Y6_N24                            ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                              ; LABCELL_X4_Y6_N21                            ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                             ; MLABCELL_X3_Y5_N54                           ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                             ; LABCELL_X1_Y8_N42                            ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                 ; FF_X3_Y5_N23                                 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                             ; LABCELL_X2_Y7_N48                            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                 ; LABCELL_X4_Y6_N12                            ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                 ; LABCELL_X4_Y6_N15                            ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                              ; LABCELL_X4_Y6_N27                            ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                                        ; MLABCELL_X6_Y6_N57                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                          ; LABCELL_X4_Y7_N39                            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~0                                                                                                                                                           ; LABCELL_X4_Y7_N6                             ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                               ; LABCELL_X2_Y7_N6                             ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                               ; LABCELL_X1_Y8_N54                            ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                             ; LABCELL_X1_Y8_N36                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                  ; LABCELL_X4_Y6_N45                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                 ; FF_X1_Y1_N38                                 ; 44      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y5_N48                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                              ; FF_X31_Y38_N53                               ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y38_N6                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y38_N27                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                       ; FF_X11_Y5_N38                                ; 256     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mipi_pwdn_n:mipi_pwdn_n|always0~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y36_N21                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mipi_pwdn_n:mipi_reset_n|always0~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y36_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X27_Y42_N36                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                       ; LABCELL_X23_Y41_N57                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                       ; LABCELL_X23_Y41_N21                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                       ; LABCELL_X23_Y41_N0                           ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                       ; LABCELL_X23_Y41_N3                           ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                       ; LABCELL_X23_Y41_N30                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                       ; LABCELL_X23_Y41_N18                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; FF_X23_Y41_N47                               ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                   ; LABCELL_X23_Y41_N54                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                     ; FF_X23_Y41_N44                               ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                     ; FF_X23_Y41_N14                               ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                     ; FF_X23_Y41_N26                               ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                     ; FF_X23_Y41_N29                               ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                     ; FF_X23_Y41_N41                               ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X48_Y48_N18                          ; 150     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                                                      ; LABCELL_X48_Y48_N9                           ; 147     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                                                      ; LABCELL_X48_Y48_N15                          ; 147     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                                                      ; LABCELL_X50_Y50_N36                          ; 147     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                                                      ; LABCELL_X50_Y50_N9                           ; 147     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                                                      ; LABCELL_X33_Y49_N12                          ; 147     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                                                      ; MLABCELL_X34_Y51_N9                          ; 147     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; FF_X48_Y48_N32                               ; 153     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                  ; LABCELL_X48_Y48_N45                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                    ; FF_X48_Y48_N50                               ; 150     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                    ; FF_X48_Y48_N53                               ; 150     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                    ; FF_X48_Y48_N44                               ; 150     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                    ; FF_X48_Y48_N5                                ; 150     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                    ; FF_X48_Y48_N2                                ; 150     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; MLABCELL_X28_Y42_N57                         ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X31_Y42_N54                          ; 113     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                   ; FF_X22_Y44_N23                               ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; LABCELL_X43_Y42_N51                          ; 148     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                       ; LABCELL_X46_Y42_N48                          ; 112     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                           ; FF_X46_Y43_N26                               ; 68      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                   ; FF_X43_Y42_N20                               ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|address_register[10]~0                                                                                                                                                                                                                                          ; LABCELL_X29_Y41_N30                          ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|always4~0                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y41_N42                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|burst_stalled~0                                                                                                                                                                                                                                                 ; LABCELL_X29_Y40_N27                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator|burstcount_register_lint[4]~0                                                                                                                                                                                                                                   ; LABCELL_X29_Y40_N24                          ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                          ; LABCELL_X31_Y42_N45                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter|rsp_src_valid~0                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y42_N51                         ; 22      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|cmd_src_valid[0]~0                                                                                                                                                                                                                                                            ; LABCELL_X37_Y40_N36                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_secure_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                   ; LABCELL_X37_Y40_N15                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                      ; LABCELL_X30_Y42_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y42_N21                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                          ; LABCELL_X40_Y40_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                              ; FF_X40_Y40_N29                               ; 186     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y40_N24                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X33_Y31_N36                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_vga_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; LABCELL_X33_Y31_N18                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y35_N3                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X56_Y33_N9                           ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X53_Y31_N12                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X57_Y31_N15                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X40_Y25_N21                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X40_Y25_N24                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; MLABCELL_X52_Y25_N54                         ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X53_Y25_N30                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y28_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y28_N45                         ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y27_N39                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y27_N51                          ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X62_Y35_N42                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_pwdn_n_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y35_N24                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y36_N33                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X57_Y36_N57                          ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y29_N3                           ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y29_N27                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X40_Y26_N33                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y35_N48                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X43_Y24_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X46_Y26_N3                           ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X43_Y30_N21                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X40_Y32_N57                          ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X51_Y32_N6                           ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                             ; LABCELL_X40_Y35_N36                          ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X48_Y27_N30                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X40_Y34_N21                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; MLABCELL_X52_Y32_N12                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X50_Y31_N0                           ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; MLABCELL_X34_Y29_N51                         ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X37_Y24_N48                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X37_Y30_N3                           ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X51_Y32_N33                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X51_Y27_N6                           ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X45_Y32_N12                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; MLABCELL_X34_Y31_N33                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X46_Y31_N3                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; LABCELL_X33_Y31_N15                          ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; MLABCELL_X34_Y31_N21                         ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X45_Y32_N21                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X46_Y27_N45                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X45_Y25_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; LABCELL_X45_Y27_N45                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; LABCELL_X45_Y27_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X45_Y32_N51                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; LABCELL_X42_Y29_N45                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; MLABCELL_X47_Y31_N18                         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; LABCELL_X42_Y29_N12                          ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; LABCELL_X42_Y29_N54                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; LABCELL_X45_Y32_N6                           ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                             ; MLABCELL_X47_Y28_N51                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                             ; MLABCELL_X47_Y31_N21                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; MLABCELL_X47_Y28_N27                         ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                  ; LABCELL_X37_Y27_N33                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                               ; LABCELL_X42_Y28_N18                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                 ; LABCELL_X36_Y36_N21                          ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                ; LABCELL_X35_Y32_N33                          ; 70      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_vga_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                 ; LABCELL_X37_Y34_N0                           ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X55_Y33_N24                          ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_camera_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X56_Y33_N54                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                           ; LABCELL_X55_Y32_N54                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:i2c_opencores_mipi_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                            ; LABCELL_X56_Y32_N48                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; MLABCELL_X47_Y36_N45                         ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; LABCELL_X53_Y25_N21                          ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X51_Y32_N54                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X50_Y32_N51                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X46_Y24_N21                          ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X53_Y24_N9                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                              ; LABCELL_X57_Y35_N30                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_pwdn_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                               ; LABCELL_X60_Y35_N33                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; LABCELL_X56_Y35_N51                          ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mipi_reset_n_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X56_Y34_N39                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                       ; LABCELL_X43_Y30_N3                           ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                        ; LABCELL_X45_Y30_N12                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                    ; MLABCELL_X39_Y37_N12                         ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                     ; LABCELL_X46_Y34_N24                          ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                     ; LABCELL_X33_Y31_N54                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_vga_avalon_slave_agent|m0_read                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y32_N51                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_camera_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; LABCELL_X55_Y35_N36                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_opencores_mipi_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                ; LABCELL_X57_Y31_N36                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                      ; MLABCELL_X52_Y25_N57                         ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                           ; MLABCELL_X47_Y28_N36                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                           ; LABCELL_X45_Y27_N21                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_pwdn_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                   ; LABCELL_X62_Y35_N27                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                  ; LABCELL_X57_Y36_N48                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                            ; LABCELL_X42_Y29_N21                          ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                         ; LABCELL_X46_Y35_N54                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                                        ; LABCELL_X43_Y35_N54                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                             ; LABCELL_X40_Y35_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                                        ; LABCELL_X45_Y36_N36                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                                ; LABCELL_X36_Y36_N18                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                             ; LABCELL_X46_Y36_N54                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_non_sec_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                  ; LABCELL_X36_Y27_N57                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_non_sec_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                               ; LABCELL_X37_Y24_N36                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                      ; LABCELL_X33_Y32_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y32_N39                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                      ; MLABCELL_X39_Y37_N6                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y37_N24                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                      ; LABCELL_X46_Y24_N51                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y24_N27                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                      ; LABCELL_X43_Y30_N42                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y30_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                      ; LABCELL_X51_Y32_N42                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y32_N27                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                          ; MLABCELL_X47_Y36_N18                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y36_N39                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X55_Y32_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y32_N30                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X55_Y33_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y33_N33                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; LABCELL_X56_Y35_N42                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y35_N12                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                  ; LABCELL_X57_Y35_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y35_N42                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|read~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y10_N3                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y12_N48                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y10_N54                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y10_N15                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y11_N27                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y11_N42                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y11_N57                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y10_N9                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y10_N39                         ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                 ; FF_X30_Y10_N19                               ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; FF_X28_Y10_N59                               ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y10_N54                         ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                ; FF_X29_Y11_N41                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                ; FF_X29_Y11_N56                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                ; FF_X29_Y11_N38                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                ; FF_X29_Y11_N32                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                ; FF_X28_Y10_N44                               ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LABCELL_X24_Y7_N36                           ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LABCELL_X24_Y7_N24                           ; 87      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|address_register[3]~0                                                                                                                                                                                                                                               ; MLABCELL_X25_Y10_N12                         ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator|always4~0                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y10_N21                         ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[14]~0                                                                                                                                                                                                                                             ; LABCELL_X22_Y9_N51                           ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator|address_register[14]~1                                                                                                                                                                                                                                             ; LABCELL_X22_Y9_N54                           ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat                                                                                                                                                                                                                                 ; LABCELL_X31_Y10_N27                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y10_N27                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]~0                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y10_N54                          ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                           ; FF_X24_Y8_N38                                ; 78      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                          ; LABCELL_X23_Y8_N15                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y8_N42                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 5094    ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y4_N1                    ; 4182    ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y4_N24                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|active_rnw~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y4_N39                           ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|f_select                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y5_N57                           ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|m_addr[0]~1                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y4_N12                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ; FF_X27_Y5_N56                                ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                ; FF_X27_Y4_N16                                ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y6_N36                          ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sdram:sdram|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y6_N33                          ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sw:sw|always1~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y33_N30                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y63_N1                   ; 207     ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK2_50                                                                                          ; PIN_AA16                              ; 46      ; Global Clock         ; GCLK1            ; --                        ;
; CLOCK3_50                                                                                          ; PIN_Y26                               ; 32      ; Global Clock         ; GCLK9            ; --                        ;
; CLOCK_50                                                                                           ; PIN_AF14                              ; 1102    ; Global Clock         ; GCLK6            ; --                        ;
; MIPI_PIXEL_CLK                                                                                     ; PIN_AA21                              ; 397     ; Global Clock         ; GCLK11           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 52      ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                        ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 5094    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                        ; PLLOUTPUTCOUNTER_X0_Y19_N1            ; 1       ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                        ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 1       ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|fboutclk_wire[0]            ; FRACTIONALPLL_X0_Y1_N0                ; 1       ; Global Clock         ; --               ; --                        ;
; soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]              ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 4182    ; Global Clock         ; GCLK2            ; --                        ;
; vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]              ; PLLOUTPUTCOUNTER_X0_Y63_N1            ; 207     ; Global Clock         ; GCLK3            ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 2978    ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2481    ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1509    ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                      ; 1499    ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1099    ;
; altera_internal_jtag~TCKUTAP                                                                                                                ; 668     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_tr81:auto_generated|altsyncram_6ej1:altsyncram2|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 638          ; 36           ; 638          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 22968  ; 638                         ; 36                          ; 638                         ; 36                          ; 22968               ; 4           ; 0          ; None ; M10K_X14_Y27_N0, M10K_X14_Y26_N0, M10K_X14_Y28_N0, M10K_X14_Y29_N0                                                                                                                                                          ; Old data             ; New data        ; New data        ; No - Address Too Wide                       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|altsyncram_l1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 26           ; 4096         ; 26           ; yes                    ; no                      ; yes                    ; no                      ; 106496 ; 4096                        ; 26                          ; 4096                        ; 26                          ; 106496              ; 13          ; 0          ; None ; M10K_X26_Y21_N0, M10K_X26_Y25_N0, M10K_X26_Y23_N0, M10K_X26_Y27_N0, M10K_X26_Y26_N0, M10K_X26_Y20_N0, M10K_X14_Y22_N0, M10K_X14_Y25_N0, M10K_X26_Y28_N0, M10K_X14_Y23_N0, M10K_X14_Y24_N0, M10K_X26_Y24_N0, M10K_X26_Y22_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 33           ; 2048         ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 67584  ; 2048                        ; 25                          ; 2048                        ; 25                          ; 51200               ; 5           ; 0          ; None ; M10K_X14_Y40_N0, M10K_X14_Y41_N0, M10K_X14_Y43_N0, M10K_X14_Y44_N0, M10K_X14_Y42_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Address Too Wide                       ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0          ; None ; M10K_X41_Y43_N0, M10K_X38_Y43_N0, M10K_X38_Y42_N0, M10K_X41_Y42_N0                                                                                                                                                          ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B   ;
; soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2            ; 51           ; 2            ; 51           ; yes                    ; no                      ; yes                    ; yes                     ; 102    ; 2                           ; 47                          ; 2                           ; 47                          ; 94                  ; 2           ; 0          ; None ; M10K_X14_Y36_N0, M10K_X14_Y35_N0                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B   ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None ; M10K_X26_Y14_N0, M10K_X26_Y13_N0, M10K_X26_Y11_N0, M10K_X26_Y12_N0                                                                                                                                                          ; Old data             ; New data        ; New data        ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 37           ; 512          ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 18944  ; 512                         ; 29                          ; 512                         ; 29                          ; 14848               ; 2           ; 0          ; None ; M10K_X14_Y12_N0, M10K_X14_Y13_N0                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None ; M10K_X38_Y21_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None ; M10K_X38_Y20_N0                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None ; M10K_X38_Y23_N0                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None ; M10K_X26_Y40_N0                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 24,677 / 289,320 ( 9 % ) ;
; C12 interconnects                           ; 422 / 13,420 ( 3 % )     ;
; C2 interconnects                            ; 6,975 / 119,108 ( 6 % )  ;
; C4 interconnects                            ; 4,116 / 56,300 ( 7 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )          ;
; Direct links                                ; 3,121 / 289,320 ( 1 % )  ;
; Global clocks                               ; 10 / 16 ( 63 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 230 / 287 ( 80 % )       ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 133 / 154 ( 86 % )       ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 120 / 156 ( 77 % )       ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 3 / 64 ( 5 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 5,787 / 84,580 ( 7 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 643 / 12,676 ( 5 % )     ;
; R14/C12 interconnect drivers                ; 913 / 20,720 ( 4 % )     ;
; R3 interconnects                            ; 9,847 / 130,992 ( 8 % )  ;
; R6 interconnects                            ; 14,295 / 266,960 ( 5 % ) ;
; Spine clocks                                ; 31 / 360 ( 9 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 35           ; 282          ; 282          ; 0            ; 32           ; 358       ; 282          ; 0            ; 0            ; 0            ; 0            ; 49           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 358       ; 358       ; 237          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 323          ; 76           ; 76           ; 358          ; 326          ; 0         ; 76           ; 358          ; 358          ; 358          ; 358          ; 309          ; 312          ; 287          ; 358          ; 358          ; 358          ; 358          ; 312          ; 333          ; 358          ; 358          ; 358          ; 312          ; 333          ; 0         ; 0         ; 121          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CAMERA_PWDN_n       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; MIPI_RESET_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; MIPI_REFCLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DCLK      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_NCSO      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_MOSI       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_LDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_UDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_DIN             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_DOUT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_ADCDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_XCK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FAN_CTRL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_I2C_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; IRDA_RXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; IRDA_TXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_CLK27            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_HS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_RESET_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; TD_VS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_BLANK_N         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_SYNC_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; MIPI_CS_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; MIPI_MCLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CAMERA_I2C_SCL      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CAMERA_I2C_SDA      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; MIPI_I2C_SCL        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; MIPI_I2C_SDA        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[0]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[1]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[2]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[3]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C_CONTROL     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_CS_N            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_ADCLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_BCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_DACLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_I2C_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_CLK2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_DAT             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_DAT2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_SPIM_MISO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK4_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK2_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_VS       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK3_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_CLK      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_HS       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[8]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[9]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; MIPI_PIXEL_D[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                   ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                      ; Destination Clock(s)                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 647.9             ;
; altera_reserved_tck                                                  ; altera_reserved_tck                                                  ; 580.0             ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk      ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk      ; 421.3             ;
; u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk      ; 281.7             ;
; MIPI_PIXEL_CLK                                                       ; MIPI_PIXEL_CLK                                                       ; 189.7             ;
; u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; MIPI_PIXEL_CLK                                                       ; 151.4             ;
; clock_50_0                                                           ; clock_50_0                                                           ; 125.6             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_X[8]                                                                                                                                                                                                                                   ; 10.644            ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[11]                                                                                                                                                                                                                                              ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[5]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[6]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[7]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[8]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_VALID                                                                                                                                                                                                                                              ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[9]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[10]                                                                                                                                                                                                                                              ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_Y[11]                                                                                                                                                                                                                                              ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[10]                                                                                                                                                                                                                                              ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[9]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[7]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_X[8]                                                                                                                                                                                                                                               ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                       ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                                                                                    ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_vcq1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                       ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|fifo_w_data[25]                                                                                                                                                                                                                                                                                        ; 5.425             ;
; MIPI_PIXEL_VS                                                                                                                                                                                                                                                                                                                                            ; FpsMonitor:uFps|rfps_h[2]                                                                                                                                                                                                                                                                                                                            ; 2.374             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                               ; 1.955             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                               ; 1.935             ;
; FpsMonitor:uFps|pre_vs                                                                                                                                                                                                                                                                                                                                   ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[25]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[24]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[23]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[21]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[22]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[20]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[18]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[17]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[16]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[15]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[14]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[13]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[12]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[11]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[10]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[9]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[8]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[7]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[6]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[5]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[4]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[3]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[2]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[1]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[0]                                                                                                                                                                                                                                                                                                                               ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[19]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; FpsMonitor:uFps|sec_cnt[26]                                                                                                                                                                                                                                                                                                                              ; FpsMonitor:uFps|rfps_l[1]                                                                                                                                                                                                                                                                                                                            ; 1.899             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                           ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                               ; 1.570             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.561             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.543             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                               ; 1.525             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                    ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.525             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                   ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.480             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                   ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.473             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.444             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                   ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.440             ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                 ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                              ; 1.425             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                        ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.411             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.329             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                       ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                         ; 1.319             ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                     ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                              ; 1.215             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                      ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                               ; 1.209             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                                ; 1.187             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                           ; 1.126             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                           ; 1.109             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                           ; 1.066             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                           ; 1.060             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                           ; 1.060             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                           ; 1.060             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                  ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                               ; 1.060             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                             ; 1.052             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                             ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                       ; 1.051             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                                       ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                               ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                       ; 1.036             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                       ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                               ; 1.033             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                             ; 1.032             ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                               ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                        ; 1.029             ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                         ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                           ; 1.020             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 1.017             ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                               ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                        ; 1.006             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                       ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                               ; 1.003             ;
; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                                                                                                                                  ; soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                                  ; 1.000             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 0.999             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 0.988             ;
; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                               ; soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                        ; 0.973             ;
; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                          ; soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                            ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 0.962             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                       ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                       ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                     ; 0.958             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 0.958             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 0.957             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; 0.955             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SOC_Linux_FB"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a0 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a1 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a2 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a3 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a4 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a5 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a6 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a7 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a8 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a9 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a10 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a11 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a12 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a13 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a14 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a15 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a16 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a17 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a18 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a19 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a20 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a21 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a22 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a23 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a24 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a25 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a26 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a27 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a28 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a29 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a30 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:\write_used_gen:wdata_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_11s1:auto_generated|ram_block1a31 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_11s1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a29 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a28 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a26 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a27 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a19 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a18 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a17 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a30 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a16 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a25 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a24 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a23 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a22 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a20 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a21 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a7 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a8 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a9 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a10 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a11 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a12 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a13 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a14 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a15 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a3 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a0 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a4 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a1 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Critical Warning (15003):  "mixed_port_feed_through_mode" parameter of RAM atom soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_trr1:auto_generated|ram_block1a2 cannot have value "old" when different read and write clocks are used. File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/db/altsyncram_trr1.tdf Line: 38
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 354 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 122
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G11
        Info (179012): Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AA21
Info (11178): Promoted 6 clocks (6 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 52 fanout uses global clock CLKCTRL_G10
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 5103 fanout uses global clock CLKCTRL_G4
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): vga_pll:vga_pll_inst|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 217 fanout uses global clock CLKCTRL_G3
    Info (11162): soc_system:u0|soc_system_pll_stream:pll_stream|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 4212 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 4 clocks (4 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 1048 fanout uses global clock CLKCTRL_G6
    Info (11162): MIPI_PIXEL_CLK~inputCLKENA0 with 415 fanout uses global clock CLKCTRL_G11
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CLOCK2_50~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G1
    Info (11162): CLOCK3_50~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_upq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe15|dffe16a* 
    Info (332165): Entity dcfifo_vcq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): u0|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2 File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1 File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Info (332104): Reading SDC File: 'DE1_SOC_Linux_FB.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 5 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -phase -144.00 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 5325 -duty_cycle 50.00 -name {u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SOC_Linux_FB.sdc(50): clk_vga could not be matched with a clock File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 50
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(50): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 50
    Info (332050): set_output_delay -max -clock clk_vga 0.220 [get_ports VGA_R*] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 50
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(51): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 51
    Info (332050): set_output_delay -min -clock clk_vga -1.506 [get_ports VGA_R*] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 51
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(52): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 52
    Info (332050): set_output_delay -max -clock clk_vga 0.212 [get_ports VGA_G*] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 52
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(53): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 53
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_G*] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 53
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(54): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 54
    Info (332050): set_output_delay -max -clock clk_vga 0.264 [get_ports VGA_B*] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 54
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(55): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 55
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_B*] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 55
Warning (332174): Ignored filter at DE1_SOC_Linux_FB.sdc(56): VGA_BLANK could not be matched with a port File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 56
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(56): Argument <targets> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 56
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 56
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(56): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 56
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(57): Argument <targets> is an empty collection File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 57
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 57
Warning (332049): Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(57): Argument -clock is not an object ID File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.sdc Line: 57
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|fpga2hps|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_stream|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 10.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 34 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000 clk_dram_ext
    Info (332111):   20.000   clock_50_0
    Info (332111):   20.000   clock_50_1
    Info (332111):   20.000   clock_50_2
    Info (332111):   20.000   clock_50_3
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):   40.000 MIPI_PIXEL_CLK
    Info (332111):   40.000 MIPI_PIXEL_CLK_ext
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    4.000 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):  100.000 u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.923 u0|pll_stream|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    7.692 u0|pll_stream|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   15.384      VGA_CLK
    Info (332111):    3.076 vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   15.384 vga_pll_inst|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type EC
    Extra Info (176218): Packed 51 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 34 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:00
Info (170189): Fitter placement preparation operations beginning
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:59
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:30
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170194): Fitter routing operations ending: elapsed time is 00:01:08
Info (11888): Total time spent on timing analysis during the Fitter is 75.13 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:34
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 46 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 151
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 38
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 45
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 46
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 48
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 81
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 84
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 172
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 173
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 174
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 175
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 118
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 118
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 118
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 118
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 117
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 117
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 117
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 117
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.v Line: 116
Info (144001): Generated suppressed messages file /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 314 warnings
    Info: Peak virtual memory: 3649 megabytes
    Info: Processing ended: Mon Apr 23 14:47:58 2018
    Info: Elapsed time: 00:07:41
    Info: Total CPU time (on all processors): 00:13:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB/DE1_SOC_Linux_FB.fit.smsg.


