##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockBlock/dclk_glb_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
		5.2::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 2
Clock: ClockBlock/clk_bus_glb  | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/dclk_glb_0   | Frequency: 55.48 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockBlock/clk_bus_glb  ClockBlock/dclk_glb_0  10000            -3985       N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/dclk_glb_0   ClockBlock/dclk_glb_0  10000            -8026       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase          
-------------------  ------------  ------------------------  
LED(0)_PAD           26624         ClockBlock/clk_bus_glb:R  
LED(1)_PAD           25886         ClockBlock/clk_bus_glb:R  
ProbeUART_Tx(0)_PAD  28644         ClockBlock/dclk_glb_0:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockBlock/dclk_glb_0
***************************************************
Clock: ClockBlock/dclk_glb_0
Frequency: 55.48 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ProbeUART:BUART:sRX:RxBitCounter\/clock
Path slack     : -8026p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -5360
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              4640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_counter_load\/main_0  macrocell5    5754   7004  -8026  RISE       1
\ProbeUART:BUART:rx_counter_load\/q       macrocell5    3350  10354  -8026  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/load   count7cell    2312  12666  -8026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -3985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3470
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10515
-------------------------------------   ----- 
End-of-path arrival time (ps)           10515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out                     synccell        1020   1020  -3985  RISE       1
\ProbeUART:BUART:rx_postpoll\/main_2         macrocell6      3219   4239  -3985  RISE       1
\ProbeUART:BUART:rx_postpoll\/q              macrocell6      3350   7589  -3985  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2926  10515  -3985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ProbeUART:BUART:sRX:RxBitCounter\/clock
Path slack     : -8026p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -5360
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              4640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_counter_load\/main_0  macrocell5    5754   7004  -8026  RISE       1
\ProbeUART:BUART:rx_counter_load\/q       macrocell5    3350  10354  -8026  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/load   count7cell    2312  12666  -8026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ProbeUART:BUART:sRX:RxBitCounter\/clock
Path slack     : -8026p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -5360
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              4640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_counter_load\/main_0  macrocell5    5754   7004  -8026  RISE       1
\ProbeUART:BUART:rx_counter_load\/q       macrocell5    3350  10354  -8026  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/load   count7cell    2312  12666  -8026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -6400p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  -8026  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9140  10390  -6400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -6161p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9971
-------------------------------------   ---- 
End-of-path arrival time (ps)           9971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q                      macrocell12     1250   1250  -6161  RISE       1
\ProbeUART:BUART:counter_load_not\/main_3           macrocell2      3082   4332  -6161  RISE       1
\ProbeUART:BUART:counter_load_not\/q                macrocell2      3350   7682  -6161  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289   9971  -6161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \ProbeUART:BUART:sTX:TxSts\/clock
Path slack     : -4260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13760
-------------------------------------   ----- 
End-of-path arrival time (ps)           13760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -4260  RISE       1
\ProbeUART:BUART:tx_status_0\/main_3                 macrocell3      4519   8099  -4260  RISE       1
\ProbeUART:BUART:tx_status_0\/q                      macrocell3      3350  11449  -4260  RISE       1
\ProbeUART:BUART:sTX:TxSts\/status_0                 statusicell1    2312  13760  -4260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -3985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3470
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10515
-------------------------------------   ----- 
End-of-path arrival time (ps)           10515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out                     synccell        1020   1020  -3985  RISE       1
\ProbeUART:BUART:rx_postpoll\/main_2         macrocell6      3219   4239  -3985  RISE       1
\ProbeUART:BUART:rx_postpoll\/q              macrocell6      3350   7589  -3985  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2926  10515  -3985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:sRX:RxSts\/status_4
Capture Clock  : \ProbeUART:BUART:sRX:RxSts\/clock
Path slack     : -2639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12139
-------------------------------------   ----- 
End-of-path arrival time (ps)           12139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  -2639  RISE       1
\ProbeUART:BUART:rx_status_4\/main_1                 macrocell7      2323   5903  -2639  RISE       1
\ProbeUART:BUART:rx_status_4\/q                      macrocell7      3350   9253  -2639  RISE       1
\ProbeUART:BUART:sRX:RxSts\/status_4                 statusicell2    2886  12139  -2639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:tx_state_0\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : -2534p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -4260  RISE       1
\ProbeUART:BUART:tx_state_0\/main_3                  macrocell11     5444   9024  -2534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -1164p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -4608  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4964   5154  -1164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -921p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q                macrocell11     1250   1250  -5659  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3661   4911   -921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -830p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250   -830  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3570   4820   -830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ProbeUART:BUART:txn\/main_3
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : -807p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370   -807  RISE       1
\ProbeUART:BUART:txn\/main_3                macrocell9      2927   7297   -807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q                macrocell15     1250   1250  -5533  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3283   4533   -543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q                macrocell10     1250   1250  -5845  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3255   4505   -515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : -514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_state_0\/main_0    macrocell15   5754   7004   -514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : -514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_state_2\/main_0    macrocell18   5754   7004   -514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : -290p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -6161  RISE       1
\ProbeUART:BUART:tx_state_2\/main_3  macrocell12   5530   6780   -290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_0
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 885p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_0  macrocell16   4355   5605    885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 885p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_state_3\/main_0    macrocell17   4355   5605    885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 885p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_0  macrocell20   4355   5605    885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_0
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 885p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -8026  RISE       1
\ProbeUART:BUART:rx_status_3\/main_0   macrocell23   4355   5605    885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_state_0\/main_10
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3985  RISE       1
\ProbeUART:BUART:rx_state_0\/main_10  macrocell15   4143   5163   1327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_state_2\/main_9
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out             synccell      1020   1020  -3985  RISE       1
\ProbeUART:BUART:rx_state_2\/main_9  macrocell18   4143   5163   1327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_status_3\/main_7
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1337p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3985  RISE       1
\ProbeUART:BUART:rx_status_3\/main_7  macrocell23   4133   5153   1337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:pollcount_1\/main_0
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 1437p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   1437  RISE       1
\ProbeUART:BUART:pollcount_1\/main_0        macrocell21   3113   5053   1437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:pollcount_1\/main_1
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 1444p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1444  RISE       1
\ProbeUART:BUART:pollcount_1\/main_1        macrocell21   3106   5046   1444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   1437  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_0   macrocell19   3105   5045   1445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:pollcount_0\/main_0
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 1445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   1437  RISE       1
\ProbeUART:BUART:pollcount_0\/main_0        macrocell22   3105   5045   1445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1457p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1444  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_1   macrocell19   3093   5033   1457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:pollcount_0\/main_1
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 1457p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1444  RISE       1
\ProbeUART:BUART:pollcount_0\/main_1        macrocell22   3093   5033   1457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_6
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1548p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -3773  RISE       1
\ProbeUART:BUART:rx_status_3\/main_6  macrocell23   3692   4942   1548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_8
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1564p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q      macrocell21   1250   1250  -3758  RISE       1
\ProbeUART:BUART:rx_state_0\/main_8  macrocell15   3676   4926   1564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_5
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1564p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q       macrocell21   1250   1250  -3758  RISE       1
\ProbeUART:BUART:rx_status_3\/main_5  macrocell23   3676   4926   1564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_9
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1566p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q      macrocell22   1250   1250  -3773  RISE       1
\ProbeUART:BUART:rx_state_0\/main_9  macrocell15   3674   4924   1566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 1605p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -5659  RISE       1
\ProbeUART:BUART:tx_state_2\/main_1  macrocell12   3635   4885   1605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940   1621  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_2   macrocell19   2929   4869   1621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_2
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1667p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250   -830  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_2  macrocell16   3573   4823   1667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1667p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -830  RISE       1
\ProbeUART:BUART:rx_state_3\/main_2   macrocell17   3573   4823   1667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_2
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1667p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -830  RISE       1
\ProbeUART:BUART:rx_status_3\/main_2  macrocell23   3573   4823   1667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1711p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -830  RISE       1
\ProbeUART:BUART:rx_state_0\/main_2   macrocell15   3529   4779   1711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1711p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -830  RISE       1
\ProbeUART:BUART:rx_state_2\/main_2   macrocell18   3529   4779   1711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_0\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1749  RISE       1
\ProbeUART:BUART:rx_state_0\/main_7         macrocell15   2801   4741   1749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_2\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1749  RISE       1
\ProbeUART:BUART:rx_state_2\/main_7         macrocell18   2801   4741   1749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_7
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1749  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_7       macrocell16   2796   4736   1754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_3\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1749  RISE       1
\ProbeUART:BUART:rx_state_3\/main_7         macrocell17   2796   4736   1754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 1754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   1754  RISE       1
\ProbeUART:BUART:tx_state_2\/main_5  macrocell12   3486   4736   1754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_2\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 1922p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -4608  RISE       1
\ProbeUART:BUART:tx_state_2\/main_2               macrocell12     4378   4568   1922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_0\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1929p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1929  RISE       1
\ProbeUART:BUART:rx_state_0\/main_6         macrocell15   2621   4561   1929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_2\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1929p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1929  RISE       1
\ProbeUART:BUART:rx_state_2\/main_6         macrocell18   2621   4561   1929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_0\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1931p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1931  RISE       1
\ProbeUART:BUART:rx_state_0\/main_5         macrocell15   2619   4559   1931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_2\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1931p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1931  RISE       1
\ProbeUART:BUART:rx_state_2\/main_5         macrocell18   2619   4559   1931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_6
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1939p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1929  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_6       macrocell16   2611   4551   1939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_3\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1939p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1929  RISE       1
\ProbeUART:BUART:rx_state_3\/main_6         macrocell17   2611   4551   1939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_5
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1931  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_5       macrocell16   2610   4550   1940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_3\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1931  RISE       1
\ProbeUART:BUART:rx_state_3\/main_5         macrocell17   2610   4550   1940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1979p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5533  RISE       1
\ProbeUART:BUART:rx_state_0\/main_1  macrocell15   3261   4511   1979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1979p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5533  RISE       1
\ProbeUART:BUART:rx_state_2\/main_1  macrocell18   3261   4511   1979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_1
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q         macrocell15   1250   1250  -5533  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_1  macrocell16   3250   4500   1990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5533  RISE       1
\ProbeUART:BUART:rx_state_3\/main_1  macrocell17   3250   4500   1990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q               macrocell15   1250   1250  -5533  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_1  macrocell20   3250   4500   1990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_1
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q        macrocell15   1250   1250  -5533  RISE       1
\ProbeUART:BUART:rx_status_3\/main_1  macrocell23   3250   4500   1990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -5845  RISE       1
\ProbeUART:BUART:tx_state_2\/main_0  macrocell12   3225   4475   2015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:txn\/main_4
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2145p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q  macrocell12   1250   1250  -6161  RISE       1
\ProbeUART:BUART:txn\/main_4    macrocell9    3095   4345   2145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2145p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -6161  RISE       1
\ProbeUART:BUART:tx_state_1\/main_3  macrocell10   3095   4345   2145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -6161  RISE       1
\ProbeUART:BUART:tx_state_0\/main_4  macrocell11   3082   4332   2158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_3
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q      macrocell12   1250   1250  -6161  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_3  macrocell13   3082   4332   2158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:pollcount_1\/main_4
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2238p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3985  RISE       1
\ProbeUART:BUART:pollcount_1\/main_4  macrocell21   3232   4252   2238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:pollcount_0\/main_3
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 2251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3985  RISE       1
\ProbeUART:BUART:pollcount_0\/main_3  macrocell22   3219   4239   2251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_last\/main_0
Capture Clock  : \ProbeUART:BUART:rx_last\/clock_0
Path slack     : 2251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out          synccell      1020   1020  -3985  RISE       1
\ProbeUART:BUART:rx_last\/main_0  macrocell24   3219   4239   2251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_last\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_8
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2356p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_last\/q          macrocell24   1250   1250   2356  RISE       1
\ProbeUART:BUART:rx_state_2\/main_8  macrocell18   2884   4134   2356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_3
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2423p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q         macrocell17   1250   1250  -5088  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_3  macrocell16   2817   4067   2423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2423p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -5088  RISE       1
\ProbeUART:BUART:rx_state_3\/main_3  macrocell17   2817   4067   2423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2423p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q               macrocell17   1250   1250  -5088  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_2  macrocell20   2817   4067   2423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_3
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2423p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q        macrocell17   1250   1250  -5088  RISE       1
\ProbeUART:BUART:rx_status_3\/main_3  macrocell23   2817   4067   2423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2424p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -5088  RISE       1
\ProbeUART:BUART:rx_state_0\/main_3  macrocell15   2816   4066   2424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2424p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -5088  RISE       1
\ProbeUART:BUART:rx_state_2\/main_3  macrocell18   2816   4066   2424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:pollcount_1\/main_2
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2459p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q       macrocell21   1250   1250  -3758  RISE       1
\ProbeUART:BUART:pollcount_1\/main_2  macrocell21   2781   4031   2459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:pollcount_1\/main_3
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2462p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -3773  RISE       1
\ProbeUART:BUART:pollcount_1\/main_3  macrocell21   2778   4028   2462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:pollcount_0\/main_2
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 2463p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -3773  RISE       1
\ProbeUART:BUART:pollcount_0\/main_2  macrocell22   2777   4027   2463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:txn\/main_1
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q  macrocell10   1250   1250  -5845  RISE       1
\ProbeUART:BUART:txn\/main_1    macrocell9    2776   4026   2464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -5845  RISE       1
\ProbeUART:BUART:tx_state_1\/main_0  macrocell10   2776   4026   2464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -5845  RISE       1
\ProbeUART:BUART:tx_state_0\/main_0  macrocell11   2765   4015   2475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_0
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q      macrocell10   1250   1250  -5845  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_0  macrocell13   2765   4015   2475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:txn\/q
Path End       : \ProbeUART:BUART:txn\/main_0
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2629p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:txn\/q       macrocell9    1250   1250   2629  RISE       1
\ProbeUART:BUART:txn\/main_0  macrocell9    2611   3861   2629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_4
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q         macrocell18   1250   1250  -4868  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_4  macrocell16   2601   3851   2639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -4868  RISE       1
\ProbeUART:BUART:rx_state_3\/main_4  macrocell17   2601   3851   2639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q               macrocell18   1250   1250  -4868  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_3  macrocell20   2601   3851   2639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_4
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q        macrocell18   1250   1250  -4868  RISE       1
\ProbeUART:BUART:rx_status_3\/main_4  macrocell23   2601   3851   2639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2644p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -4868  RISE       1
\ProbeUART:BUART:rx_state_0\/main_4  macrocell15   2596   3846   2644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2644p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -4868  RISE       1
\ProbeUART:BUART:rx_state_2\/main_4  macrocell18   2596   3846   2644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:txn\/main_6
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q  macrocell13   1250   1250   1754  RISE       1
\ProbeUART:BUART:txn\/main_6   macrocell9    2584   3834   2656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   1754  RISE       1
\ProbeUART:BUART:tx_state_1\/main_5  macrocell10   2584   3834   2656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   1754  RISE       1
\ProbeUART:BUART:tx_state_0\/main_5  macrocell11   2584   3834   2656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:txn\/main_2
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2658p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q  macrocell11   1250   1250  -5659  RISE       1
\ProbeUART:BUART:txn\/main_2    macrocell9    2582   3832   2658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2658p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -5659  RISE       1
\ProbeUART:BUART:tx_state_1\/main_1  macrocell10   2582   3832   2658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -5659  RISE       1
\ProbeUART:BUART:tx_state_0\/main_1  macrocell11   2579   3829   2661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_1
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q      macrocell11   1250   1250  -5659  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_1  macrocell13   2579   3829   2661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_load_fifo\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3130
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_load_fifo\/q            macrocell16     1250   1250   -595  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2615   3865   3005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:tx_state_2\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 3110p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3380
-------------------------------------   ---- 
End-of-path arrival time (ps)           3380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3110  RISE       1
\ProbeUART:BUART:tx_state_2\/main_4               macrocell12     3190   3380   3110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_1\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 3697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2793
-------------------------------------   ---- 
End-of-path arrival time (ps)           2793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -4608  RISE       1
\ProbeUART:BUART:tx_state_1\/main_2               macrocell10     2603   2793   3697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_0\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 3711p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2779
-------------------------------------   ---- 
End-of-path arrival time (ps)           2779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -4608  RISE       1
\ProbeUART:BUART:tx_state_0\/main_2               macrocell11     2589   2779   3711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_bitclk\/main_2
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 3711p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2779
-------------------------------------   ---- 
End-of-path arrival time (ps)           2779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -4608  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_2                macrocell13     2589   2779   3711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:txn\/main_5
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 3988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2502
-------------------------------------   ---- 
End-of-path arrival time (ps)           2502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3110  RISE       1
\ProbeUART:BUART:txn\/main_5                      macrocell9      2312   2502   3988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:tx_state_1\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 3988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2502
-------------------------------------   ---- 
End-of-path arrival time (ps)           2502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3110  RISE       1
\ProbeUART:BUART:tx_state_1\/main_4               macrocell10     2312   2502   3988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_status_3\/q
Path End       : \ProbeUART:BUART:sRX:RxSts\/status_3
Capture Clock  : \ProbeUART:BUART:sRX:RxSts\/clock
Path slack     : 5354p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_status_3\/q       macrocell23    1250   1250   5354  RISE       1
\ProbeUART:BUART:sRX:RxSts\/status_3  statusicell2   2896   4146   5354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

