<module name="EDMACC_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EDMACC_PID" acronym="EDMACC_PID" offset="0x0" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x4001AB00" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_CCCFG" acronym="EDMACC_CCCFG" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MP_EXIST" width="1" begin="25" end="25" resetval="0x1" description="Memory protection existence.0h = Reserved 1h = Memory protection logic included" range="" rwaccess="R"/>
    <bitfield id="CHMAP_EXIST" width="1" begin="24" end="24" resetval="0x1" description="Channel mapping existence.0h = Reserved 1h = Channel mapping logic included" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_REGN" width="2" begin="21" end="20" resetval="0x3" description="Number of MP and shadow regions.0h - 2h = Reserved 3h = 8 regions" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_EVQUE" width="3" begin="18" end="16" resetval="0x0" description="Number of queues/number of TCs.0h = Reserved 1h = 2 EDMATCs/Event Queues 2h = Reserved 3h = 4 EDMATCs/Event Queues 4h - 7h = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_PAENTRY" width="3" begin="14" end="12" resetval="0x5" description="Number of PaRAM sets.0h - 2h = Reserved 3h = 128 PaRAM sets 4h = Reserved 5h = 512 PaRAM sets 6h - 7h = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_INTCH" width="3" begin="10" end="8" resetval="0x4" description="Number of interrupt channels.0h - 1h = Reserved 2h = 16 interrupt channels 3h = Reserved 4h = 64 interrupt channels 5h - 7h = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_QDMACH" width="3" begin="6" end="4" resetval="0x4" description="Number of QDMA channels.0h - 3h = Reserved 4h = 8 QDMA channels 5h - 7h = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_DMACH" width="3" begin="2" end="0" resetval="0x5" description="Number of DMA channels0h - 2h = Reserved 3h = 16 DMA channels 4h = Reserved 5h = 64 DMA channels 6h - 7h = Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP0" acronym="EDMACC_DCHMAP0" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP1" acronym="EDMACC_DCHMAP1" offset="0x104" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP2" acronym="EDMACC_DCHMAP2" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP3" acronym="EDMACC_DCHMAP3" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP4" acronym="EDMACC_DCHMAP4" offset="0x110" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP5" acronym="EDMACC_DCHMAP5" offset="0x114" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP6" acronym="EDMACC_DCHMAP6" offset="0x118" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP7" acronym="EDMACC_DCHMAP7" offset="0x11C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP8" acronym="EDMACC_DCHMAP8" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP9" acronym="EDMACC_DCHMAP9" offset="0x124" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP10" acronym="EDMACC_DCHMAP10" offset="0x128" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP11" acronym="EDMACC_DCHMAP11" offset="0x12C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP12" acronym="EDMACC_DCHMAP12" offset="0x130" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP13" acronym="EDMACC_DCHMAP13" offset="0x134" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP14" acronym="EDMACC_DCHMAP14" offset="0x138" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP15" acronym="EDMACC_DCHMAP15" offset="0x13C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP16" acronym="EDMACC_DCHMAP16" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP17" acronym="EDMACC_DCHMAP17" offset="0x144" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP18" acronym="EDMACC_DCHMAP18" offset="0x148" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP19" acronym="EDMACC_DCHMAP19" offset="0x14C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP20" acronym="EDMACC_DCHMAP20" offset="0x150" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP21" acronym="EDMACC_DCHMAP21" offset="0x154" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP22" acronym="EDMACC_DCHMAP22" offset="0x158" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP23" acronym="EDMACC_DCHMAP23" offset="0x15C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP24" acronym="EDMACC_DCHMAP24" offset="0x160" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP25" acronym="EDMACC_DCHMAP25" offset="0x164" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP26" acronym="EDMACC_DCHMAP26" offset="0x168" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP27" acronym="EDMACC_DCHMAP27" offset="0x16C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP28" acronym="EDMACC_DCHMAP28" offset="0x170" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP29" acronym="EDMACC_DCHMAP29" offset="0x174" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP30" acronym="EDMACC_DCHMAP30" offset="0x178" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP31" acronym="EDMACC_DCHMAP31" offset="0x17C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP32" acronym="EDMACC_DCHMAP32" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP33" acronym="EDMACC_DCHMAP33" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP34" acronym="EDMACC_DCHMAP34" offset="0x188" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP35" acronym="EDMACC_DCHMAP35" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP36" acronym="EDMACC_DCHMAP36" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP37" acronym="EDMACC_DCHMAP37" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP38" acronym="EDMACC_DCHMAP38" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP39" acronym="EDMACC_DCHMAP39" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP40" acronym="EDMACC_DCHMAP40" offset="0x1A0" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP41" acronym="EDMACC_DCHMAP41" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP42" acronym="EDMACC_DCHMAP42" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP43" acronym="EDMACC_DCHMAP43" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP44" acronym="EDMACC_DCHMAP44" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP45" acronym="EDMACC_DCHMAP45" offset="0x1B4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP46" acronym="EDMACC_DCHMAP46" offset="0x1B8" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP47" acronym="EDMACC_DCHMAP47" offset="0x1BC" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP48" acronym="EDMACC_DCHMAP48" offset="0x1C0" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP49" acronym="EDMACC_DCHMAP49" offset="0x1C4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP50" acronym="EDMACC_DCHMAP50" offset="0x1C8" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP51" acronym="EDMACC_DCHMAP51" offset="0x1CC" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP52" acronym="EDMACC_DCHMAP52" offset="0x1D0" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP53" acronym="EDMACC_DCHMAP53" offset="0x1D4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP54" acronym="EDMACC_DCHMAP54" offset="0x1D8" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP55" acronym="EDMACC_DCHMAP55" offset="0x1DC" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP56" acronym="EDMACC_DCHMAP56" offset="0x1E0" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP57" acronym="EDMACC_DCHMAP57" offset="0x1E4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP58" acronym="EDMACC_DCHMAP58" offset="0x1E8" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP59" acronym="EDMACC_DCHMAP59" offset="0x1EC" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP60" acronym="EDMACC_DCHMAP60" offset="0x1F0" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP61" acronym="EDMACC_DCHMAP61" offset="0x1F4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DCHMAP62" acronym="EDMACC_DCHMAP62" offset="0x1F8" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for DMA channeln." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QCHMAP0" acronym="EDMACC_QCHMAP0" offset="0x200" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for QDMA channeln. Value = 0-1FFh" range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized. Value = 0-7h" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QCHMAP1" acronym="EDMACC_QCHMAP1" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for QDMA channeln. Value = 0-1FFh" range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized. Value = 0-7h" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QCHMAP2" acronym="EDMACC_QCHMAP2" offset="0x208" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for QDMA channeln. Value = 0-1FFh" range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized. Value = 0-7h" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QCHMAP3" acronym="EDMACC_QCHMAP3" offset="0x20C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for QDMA channeln. Value = 0-1FFh" range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized. Value = 0-7h" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QCHMAP4" acronym="EDMACC_QCHMAP4" offset="0x210" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for QDMA channeln. Value = 0-1FFh" range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized. Value = 0-7h" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QCHMAP5" acronym="EDMACC_QCHMAP5" offset="0x214" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for QDMA channeln. Value = 0-1FFh" range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized. Value = 0-7h" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QCHMAP6" acronym="EDMACC_QCHMAP6" offset="0x218" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PAENTRY" width="9" begin="13" end="5" resetval="0x0" description="Points to the PaRAM set number for QDMA channeln. Value = 0-1FFh" range="" rwaccess="RW"/>
    <bitfield id="TRWORD" width="3" begin="4" end="2" resetval="0x0" description="Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized. Value = 0-7h" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_DMAQNUM0" acronym="EDMACC_DMAQNUM0" offset="0x240" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_7_N_8" width="3" begin="30" end="28" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_6_N_8" width="3" begin="26" end="24" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_5_N_8" width="3" begin="22" end="20" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_4_N_8" width="3" begin="18" end="16" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_3_N_8" width="3" begin="14" end="12" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_2_N_8" width="3" begin="10" end="8" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_1_N_8" width="3" begin="6" end="4" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_0_N_8" width="3" begin="2" end="0" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DMAQNUM1" acronym="EDMACC_DMAQNUM1" offset="0x244" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_7_N_8" width="3" begin="30" end="28" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_6_N_8" width="3" begin="26" end="24" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_5_N_8" width="3" begin="22" end="20" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_4_N_8" width="3" begin="18" end="16" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_3_N_8" width="3" begin="14" end="12" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_2_N_8" width="3" begin="10" end="8" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_1_N_8" width="3" begin="6" end="4" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_0_N_8" width="3" begin="2" end="0" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DMAQNUM2" acronym="EDMACC_DMAQNUM2" offset="0x248" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_7_N_8" width="3" begin="30" end="28" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_6_N_8" width="3" begin="26" end="24" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_5_N_8" width="3" begin="22" end="20" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_4_N_8" width="3" begin="18" end="16" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_3_N_8" width="3" begin="14" end="12" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_2_N_8" width="3" begin="10" end="8" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_1_N_8" width="3" begin="6" end="4" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_0_N_8" width="3" begin="2" end="0" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DMAQNUM3" acronym="EDMACC_DMAQNUM3" offset="0x24C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_7_N_8" width="3" begin="30" end="28" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_6_N_8" width="3" begin="26" end="24" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_5_N_8" width="3" begin="22" end="20" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_4_N_8" width="3" begin="18" end="16" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_3_N_8" width="3" begin="14" end="12" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_2_N_8" width="3" begin="10" end="8" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_1_N_8" width="3" begin="6" end="4" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_0_N_8" width="3" begin="2" end="0" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DMAQNUM4" acronym="EDMACC_DMAQNUM4" offset="0x250" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_7_N_8" width="3" begin="30" end="28" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_6_N_8" width="3" begin="26" end="24" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_5_N_8" width="3" begin="22" end="20" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_4_N_8" width="3" begin="18" end="16" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_3_N_8" width="3" begin="14" end="12" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_2_N_8" width="3" begin="10" end="8" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_1_N_8" width="3" begin="6" end="4" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_0_N_8" width="3" begin="2" end="0" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DMAQNUM5" acronym="EDMACC_DMAQNUM5" offset="0x254" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_7_N_8" width="3" begin="30" end="28" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_6_N_8" width="3" begin="26" end="24" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_5_N_8" width="3" begin="22" end="20" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_4_N_8" width="3" begin="18" end="16" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_3_N_8" width="3" begin="14" end="12" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_2_N_8" width="3" begin="10" end="8" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_1_N_8" width="3" begin="6" end="4" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_0_N_8" width="3" begin="2" end="0" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DMAQNUM6" acronym="EDMACC_DMAQNUM6" offset="0x258" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_7_N_8" width="3" begin="30" end="28" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_6_N_8" width="3" begin="26" end="24" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_5_N_8" width="3" begin="22" end="20" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_4_N_8" width="3" begin="18" end="16" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_3_N_8" width="3" begin="14" end="12" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_2_N_8" width="3" begin="10" end="8" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_1_N_8" width="3" begin="6" end="4" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E_0_N_8" width="3" begin="2" end="0" resetval="0x0" description="DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUMN for an event queue number to a value more than the number of queues available in the EDMACC results in undefined behavior. 0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QDMAQNUM" acronym="EDMACC_QDMAQNUM" offset="0x260" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E7" width="3" begin="30" end="28" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E6" width="3" begin="26" end="24" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E5" width="3" begin="22" end="20" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E4" width="3" begin="18" end="16" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E3" width="3" begin="14" end="12" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E2" width="3" begin="10" end="8" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E1" width="3" begin="6" end="4" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="E0" width="3" begin="2" end="0" resetval="0x0" description="QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel.0h = Event 1h = Event 2h = Event 3h = Event 4h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QUETCMAP" acronym="EDMACC_QUETCMAP" offset="0x280" width="32" description="">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCNUMQ3" width="3" begin="14" end="12" resetval="0x3" description="TC number for queue 3. A value of 0 means Q3 TRs are submitted to TC0 and a value of 3 means Q3 TRs are submitted to TC3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCNUMQ2" width="3" begin="10" end="8" resetval="0x2" description="TC number for queue 2. A value of 0 means Q2 TRs are submitted to TC0 and a value of 3 means Q2 TRs are submitted to TC3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCNUMQ1" width="3" begin="6" end="4" resetval="0x1" description="TC number for queue 1. A value of 0 means Q1 TRs are submitted to TC0 and a value of 3 means Q1 TRs are submitted to TC3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCNUMQ0" width="3" begin="2" end="0" resetval="0x0" description="TC number for queue 0. A value of 0 means Q0 TRs are submitted to TC0 and a value of 3 means Q0 TRs are submitted to TC3." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QUEPRI" acronym="EDMACC_QUEPRI" offset="0x284" width="32" description="">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIQ3" width="3" begin="14" end="12" resetval="0x0" description="Priority level for queue 3. Dictates the priority level used by TC3 relative to other masters in the device. A value of 0 means highest priority and a value of 7 means lowest priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIQ2" width="3" begin="10" end="8" resetval="0x0" description="Priority level for queue 2. Dictates the priority level used by TC2 relative to other masters in the device. A value of 0 means highest priority and a value of 7 means lowest priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIQ1" width="3" begin="6" end="4" resetval="0x0" description="Priority level for queue 1. Dictates the priority level used by TC1 relative to other masters in the device. A value of 0 means highest priority and a value of 7 means lowest priority." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIQ0" width="3" begin="2" end="0" resetval="0x0" description="Priority level for queue 0. Dictates the priority level used by TC0 relative to other masters in the device. A value of 0 means highest priority and a value of 7 means lowest priority." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_EMR" acronym="EDMACC_EMR" offset="0x300" width="32" description="">
    <bitfield id="EMR31_EMR0" width="32" begin="31" end="0" resetval="0x0" description="Channel 31-0 event missed. EN is cleared by writing a 1 to the corresponding bit in the event missed clear register (EDMACC_EMCR). 0h = No missed event. 1h = Missed event occurred." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_EMRH" acronym="EDMACC_EMRH" offset="0x304" width="32" description="">
    <bitfield id="EMR63_EMR32" width="32" begin="31" end="0" resetval="0x0" description="Channel 63-32 event missed. EN is cleared by writing a 1 to the corresponding bit in the event missed clear register high (EDMACC_EMCRH). 0h = No missed event. 1h = Missed event occurred." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_EMCR" acronym="EDMACC_EMCR" offset="0x308" width="32" description="">
    <bitfield id="EMCR31_EMCR0" width="32" begin="31" end="0" resetval="0x0" description="Event missed 31-0 clear. All error bits must be cleared before additional error interrupts will be asserted by the EDMACC0h = No effect. 1h = Corresponding missed event bit in the event missed register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_EMCRH" acronym="EDMACC_EMCRH" offset="0x30C" width="32" description="">
    <bitfield id="EMCR63_EMCR32" width="32" begin="31" end="0" resetval="0x0" description="Event missed 32-63 clear. All error bits must be cleared before additional error interrupts will be asserted by the EDMACC.0h = No effect. 1h = Corresponding missed event bit in the event missed register high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_QEMR" acronym="EDMACC_QEMR" offset="0x310" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QEMR7_QEMR0" width="8" begin="7" end="0" resetval="0x0" description="Channel 7-0 QDMA event missed.0h = No missed event. 1h = Missed event occurred." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QEMCR" acronym="EDMACC_QEMCR" offset="0x314" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QEMCR7_QEMCR0" width="8" begin="7" end="0" resetval="0x0" description="QDMA event missed clear. All error bits must be cleared before additional error interrupts will be asserted by the EDMACC.0h = No effect. 1h = Corresponding missed event bit in the QDMA event missed register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_CCERR" acronym="EDMACC_CCERR" offset="0x318" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0x0" description="Transfer completion code error. TCCERR is cleared by writing a 1 to the corresponding bit in the EDMACC error clear register (EDMACC_CCERRCLR). 0h = Total number of allowed TCCs outstanding has not been reached. 1h = Total number of allowed TCCs has been reached." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0x0" description="Queue threshold error for queue 3. QTHRXCD3 is cleared by writing a 1 to the corresponding bit in the EDMACC error clear register (EDMACC_CCERRCLR). 0h = Watermark/threshold has not been exceeded. 1h = Watermark/threshold has been exceeded." range="" rwaccess="R"/>
    <bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0x0" description="Queue threshold error for queue 2. QTHRXCD2 is cleared by writing a 1 to the corresponding bit in the EDMACC error clear register (EDMACC_CCERRCLR). 0h = Watermark/threshold has not been exceeded. 1h = Watermark/threshold has been exceeded." range="" rwaccess="R"/>
    <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0x0" description="Queue threshold error for queue 1. QTHRXCD1 is cleared by writing a 1 to the corresponding bit in the EDMACC error clear register (EDMACC_CCERRCLR). 0h = Watermark/threshold has not been exceeded. 1h = Watermark/threshold has been exceeded." range="" rwaccess="R"/>
    <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0x0" description="Queue threshold error for queue 0. QTHRXCD0 is cleared by writing a 1 to the corresponding bit in the EDMACC error clear register (EDMACC_CCERRCLR). 0h = Watermark/threshold has not been exceeded. 1h = Watermark/threshold has been exceeded." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_CCERRCLR" acronym="EDMACC_CCERRCLR" offset="0x31C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TCCERR" width="1" begin="16" end="16" resetval="0x0" description="Transfer completion code error clear0h = No effect. 1h = Clears the TCCERR bit in the EDMACC error register (" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="QTHRXCD3" width="1" begin="3" end="3" resetval="0x0" description="Queue threshold error clear for queue 3.0h = No effect. 1h = Clears the QTHRXCD3 bit in the EDMACC error register (" range="" rwaccess="W"/>
    <bitfield id="QTHRXCD2" width="1" begin="2" end="2" resetval="0x0" description="Queue threshold error clear for queue 2.0h = No effect. 1h = Clears the QTHRXCD2 bit in the EDMACC error register (" range="" rwaccess="W"/>
    <bitfield id="QTHRXCD1" width="1" begin="1" end="1" resetval="0x0" description="Queue threshold error clear for queue 1.0h = No effect. 1h = Clears the QTHRXCD1 bit in the EDMACC error register (" range="" rwaccess="W"/>
    <bitfield id="QTHRXCD0" width="1" begin="0" end="0" resetval="0x0" description="Queue threshold error clear for queue 0.0h = No effect. 1h = Clears the QTHRXCD0 bit in the EDMACC error register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_EEVAL" acronym="EDMACC_EEVAL" offset="0x320" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Error interrupt evaluate.0h = No effect. 1h = EDMACC error interrupt will be pulsed if any errors have not been cleared in any of the error registers (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_DRAE0" acronym="EDMACC_DRAE0" offset="0x340" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region0. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH0" acronym="EDMACC_DRAEH0" offset="0x344" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region0. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAE1" acronym="EDMACC_DRAE1" offset="0x348" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region1. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH1" acronym="EDMACC_DRAEH1" offset="0x34C" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region1. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAE2" acronym="EDMACC_DRAE2" offset="0x350" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region2. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH2" acronym="EDMACC_DRAEH2" offset="0x354" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region2. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAE3" acronym="EDMACC_DRAE3" offset="0x358" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region3. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH3" acronym="EDMACC_DRAEH3" offset="0x35C" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region3. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAE4" acronym="EDMACC_DRAE4" offset="0x360" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region4. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH4" acronym="EDMACC_DRAEH4" offset="0x364" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region4. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAE5" acronym="EDMACC_DRAE5" offset="0x368" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region5. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH5" acronym="EDMACC_DRAEH5" offset="0x36C" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region5. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAE6" acronym="EDMACC_DRAE6" offset="0x370" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region6. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH6" acronym="EDMACC_DRAEH6" offset="0x374" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region6. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAE7" acronym="EDMACC_DRAE7" offset="0x378" width="32" description="">
    <bitfield id="DRAE31_DRAE0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region7. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_DRAEH7" acronym="EDMACC_DRAEH7" offset="0x37C" width="32" description="">
    <bitfield id="DRAEH31_DRAEH0" width="32" begin="31" end="0" resetval="0x0" description="DMA region access enable for bit N/channel N in region7. 0h = Accesses via region m address space to bit N in any DMA channel register are not allowed. Reads return 0 on bit N and writes do not modify the state of bit N. Enabled interrupt bits for bit N do not contribute to the generation of a transfer completion interrupt for shadow region 1h = Accesses via region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QRAE0" acronym="EDMACC_QRAE0" offset="0x380" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QRAE7_QRAE0" width="8" begin="7" end="0" resetval="0x0" description="QDMA region access enable for bit N/QDMA channel N in regionm. 0h = Accesses via region 1h = Accesses via region m address space to bit n in any QDMA channel register are allowed. Reads return the value from bit n and writes modify the state of bit N." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QRAE1" acronym="EDMACC_QRAE1" offset="0x384" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QRAE7_QRAE0" width="8" begin="7" end="0" resetval="0x0" description="QDMA region access enable for bit N/QDMA channel N in regionm. 0h = Accesses via region 1h = Accesses via region m address space to bit n in any QDMA channel register are allowed. Reads return the value from bit n and writes modify the state of bit N." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QRAE2" acronym="EDMACC_QRAE2" offset="0x388" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QRAE7_QRAE0" width="8" begin="7" end="0" resetval="0x0" description="QDMA region access enable for bit N/QDMA channel N in regionm. 0h = Accesses via region 1h = Accesses via region m address space to bit n in any QDMA channel register are allowed. Reads return the value from bit n and writes modify the state of bit N." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QRAE3" acronym="EDMACC_QRAE3" offset="0x38C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QRAE7_QRAE0" width="8" begin="7" end="0" resetval="0x0" description="QDMA region access enable for bit N/QDMA channel N in regionm. 0h = Accesses via region 1h = Accesses via region m address space to bit n in any QDMA channel register are allowed. Reads return the value from bit n and writes modify the state of bit N." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QRAE4" acronym="EDMACC_QRAE4" offset="0x390" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QRAE7_QRAE0" width="8" begin="7" end="0" resetval="0x0" description="QDMA region access enable for bit N/QDMA channel N in regionm. 0h = Accesses via region 1h = Accesses via region m address space to bit n in any QDMA channel register are allowed. Reads return the value from bit n and writes modify the state of bit N." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QRAE5" acronym="EDMACC_QRAE5" offset="0x394" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QRAE7_QRAE0" width="8" begin="7" end="0" resetval="0x0" description="QDMA region access enable for bit N/QDMA channel N in regionm. 0h = Accesses via region 1h = Accesses via region m address space to bit n in any QDMA channel register are allowed. Reads return the value from bit n and writes modify the state of bit N." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QRAE6" acronym="EDMACC_QRAE6" offset="0x398" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QRAE7_QRAE0" width="8" begin="7" end="0" resetval="0x0" description="QDMA region access enable for bit N/QDMA channel N in regionm. 0h = Accesses via region 1h = Accesses via region m address space to bit n in any QDMA channel register are allowed. Reads return the value from bit n and writes modify the state of bit N." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_QWMTHRA" acronym="EDMACC_QWMTHRA" offset="0x620" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q3" width="5" begin="28" end="24" resetval="0x2" description="Queue threshold for queue 3 value. The QTHRXCD3 bit in the EDMACC error register (EDMACC_CCERR) and the THRXCD bit in the queue status register 3 (EDMACC_QSTAT3) are set when the number of events in queue 3 at an instant in time (visible via the NUMVAL bit in EDMACC_QSTAT3) equals or exceeds the value specified by Q3. 0h- 10h = The default is 16 (maximum allowed). 11h = Disables the threshold errors. 12h - 1Fh = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q2" width="5" begin="20" end="16" resetval="0x2" description="Queue threshold for queue 2 value. The QTHRXCD2 bit in the EDMACC error register (EDMACC_CCERR) and the THRXCD bit in the queue status register 2 (QSTAT2) are set when the number of events in queue 2 at an instant in time (visible via the NUMVAL bit in QSTAT2) equals or exceeds the value specified by Q2. 0h - 10h = The default is 16 (maximum allowed). 11h = Disables the threshold errors. 12h = 1Fh = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q1" width="5" begin="12" end="8" resetval="0x2" description="Queue threshold for queue 1 value. The QTHRXCD1 bit in the EDMACC error register (EDMACC_CCERR) and the THRXCD bit in the queue status register 1 (QSTAT1) are set when the number of events in queue 1 at an instant in time (visible via the NUMVAL bit in QSTAT1) equals or exceeds the value specified by Q1. 0h - 10h =The default is 16 (maximum allowed). 11h = Disables the threshold errors. 12h = 1Fh = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="Q0" width="5" begin="4" end="0" resetval="0x2" description="Queue threshold for queue 0 value. The QTHRXCD0 bit in the EDMACC error register (EDMACC_CCERR) and the THRXCD bit in the queue status register 0 (EDMACC_QSTAT0) are set when the number of events in queue 0 at an instant in time (visible via the NUMVAL bit in EDMACC_QSTAT0) equals or exceeds the value specified by Q0. 0h - 10h =The default is 16 (maximum allowed). 11h = Disables the threshold errors. 12h = 1Fh = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_CCSTAT" acronym="EDMACC_CCSTAT" offset="0x640" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QUEACTV3" width="1" begin="19" end="19" resetval="0x0" description="Queue 3 active.0h = No events are queued in queue 3. 1h = At least one TR is queued in queue 3." range="" rwaccess="R"/>
    <bitfield id="QUEACTV2" width="1" begin="18" end="18" resetval="0x0" description="Queue 2 active.0h = No events are queued in queue 2. 1h = At least one TR is queued in queue 2." range="" rwaccess="R"/>
    <bitfield id="QUEACTV1" width="1" begin="17" end="17" resetval="0x0" description="Queue 1 active.0h = No events are queued in queue 1. 1h = At least one TR is queued in queue 1." range="" rwaccess="R"/>
    <bitfield id="QUEACTV0" width="1" begin="16" end="16" resetval="0x0" description="Queue 0 active.0h = No events are queued in queue 0. 1h = At least one TR is queued in queue 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="COMPACTV" width="6" begin="13" end="8" resetval="0x0" description="Completion request active. The COMPACTV field reflects the count for the number of completion requests submitted to the transfer controllers. This count increments every time a TR is submitted and is programmed to report completion (the TCINTEN or TCCCHEN bits in OPT in the parameter entry associated with the TR are set). The counter decrements for every valid TCC received back from the transfer controllers. If at any time the count reaches a value of 63, the EDMACC will not service any new TRs until the count is less then 63 (or return a transfer completion code from a transfer controller, which would decrement the count).0h = No completion requests outstanding. 1h-3Fh = Total of 1 completion request to 63 completion requests are outstanding." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACTV" width="1" begin="4" end="4" resetval="0x0" description="Channel controller active. Channel controller active is a logical-OR of each of the *ACTV bits. The ACTV bit remains high through the life of a TR.0h = Channel is idle. 1h = Channel is busy." range="" rwaccess="R"/>
    <bitfield id="WSTATACTV" width="1" begin="3" end="3" resetval="0x0" description="Write status interface active.0h = Write status req is idle and write status FIFO is idle. 1h = Either the write status request is active or additional write status responses are pending in the write status FIFO." range="" rwaccess="R"/>
    <bitfield id="TRACTV" width="1" begin="2" end="2" resetval="0x0" description="Transfer request active.0h = Transfer request processing/submission logic is inactive. 1h = Transfer request processing/submission logic is active." range="" rwaccess="R"/>
    <bitfield id="QEVTACTV" width="1" begin="1" end="1" resetval="0x0" description="QDMA event active.0h = No enabled QDMA events are active within the EDMACC. 1h = At least one enabled QDMA event (" range="" rwaccess="R"/>
    <bitfield id="EVTACTV" width="1" begin="0" end="0" resetval="0x0" description="DMA event active.0h = No enabled DMA events are active within the EDMACC. 1h = At least one enabled DMA event (" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_MPFAR" acronym="EDMACC_MPFAR" offset="0x800" width="32" description="">
    <bitfield id="FADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault address. This 32-bit read-only status register contains the fault address when a memory protection violation is detected. This register can only be cleared via the memory protection fault command register (EDMACC_MPFCR)." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_MPFSR" acronym="EDMACC_MPFSR" offset="0x804" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FID" width="4" begin="12" end="9" resetval="0x0" description="Faulted identification. FID contains valid information if any of the MP error bits (UXE, UWE, URE, SXE, SWE, SRE) are nonzero (that is, if an error has been detected.) The FID field contains the privilege ID for the specific request/requester that resulted in an MP error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRE" width="1" begin="5" end="5" resetval="0x0" description="Supervisor read error.0h = No error detected. 1h = Supervisor level task attempted to read from a MP page without SR permissions." range="" rwaccess="R"/>
    <bitfield id="SWE" width="1" begin="4" end="4" resetval="0x0" description="Supervisor write error.0h = No error detected. 1h = Supervisor level task attempted to write to a MP page without SW permissions." range="" rwaccess="R"/>
    <bitfield id="SXE" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute error.0h = No error detected. 1h = Supervisor level task attempted to execute from a MP page without SX permissions." range="" rwaccess="R"/>
    <bitfield id="URE" width="1" begin="2" end="2" resetval="0x0" description="User read error.0h = No error detected. 1h = User level task attempted to read from a MP page without UR permissions." range="" rwaccess="R"/>
    <bitfield id="UWE" width="1" begin="1" end="1" resetval="0x0" description="User write error.0h = No error detected. 1h = User level task attempted to write to a MP page without UW permissions." range="" rwaccess="R"/>
    <bitfield id="UXE" width="1" begin="0" end="0" resetval="0x0" description="User execute error.0h = No error detected. 1h = User level task attempted to execute from a MP page without UX permissions." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_MPFCR" acronym="EDMACC_MPFCR" offset="0x808" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear register.0h = DSP write of 0 has no effect. 1h = DSP write of 1 to the MPFCLR bit causes any error conditions stored in the memory protection fault address register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_MPPAG" acronym="EDMACC_MPPAG" offset="0x80C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_MPPA0" acronym="EDMACC_MPPA0" offset="0x810" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_MPPA1" acronym="EDMACC_MPPA1" offset="0x814" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_MPPA2" acronym="EDMACC_MPPA2" offset="0x818" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_MPPA3" acronym="EDMACC_MPPA3" offset="0x81C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_MPPA4" acronym="EDMACC_MPPA4" offset="0x820" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_MPPA5" acronym="EDMACC_MPPA5" offset="0x824" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_MPPA6" acronym="EDMACC_MPPA6" offset="0x828" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AID5_AID0" width="6" begin="15" end="10" resetval="0x1" description="Allowed IDn 0h = Requests with Privilege ID == n are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID == n are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="EXT" width="1" begin="9" end="9" resetval="0x1" description="External Allowed ID.0h = Requests with Privilege ID &amp;amp;gt;= 6 are not allowed to region m, regardless of permission settings (UW, UR, SW, SR). 1h = Requests with Privilege ID &amp;amp;gt;= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SR" width="1" begin="5" end="5" resetval="0x1" description="Supervisor read permission0h = Supervisor read accesses are not allowed from region 1h = Supervisor write accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="SW" width="1" begin="4" end="4" resetval="0x1" description="Supervisor write permission.0h = Supervisor write accesses are not allowed to region 1h = Supervisor write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="SX" width="1" begin="3" end="3" resetval="0x0" description="Supervisor execute permission.0h = Supervisor execute accesses are not allowed from region 1h = Supervisor execute accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UR" width="1" begin="2" end="2" resetval="0x1" description="User read permission.0h = User read accesses are not allowed from region 1h = User read accesses are allowed from region" range="" rwaccess="RW"/>
    <bitfield id="UW" width="1" begin="1" end="1" resetval="0x1" description="User write permission.0h = User write accesses are not allowed to region 1h = User write accesses are allowed to region" range="" rwaccess="RW"/>
    <bitfield id="UX" width="1" begin="0" end="0" resetval="0x0" description="User execute permission.0h = User execute accesses are not allowed from region 1h = User execute accesses are allowed from region" range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_ER" acronym="EDMACC_ER" offset="0x2000" width="32" description="">
    <bitfield id="E31_E0" width="32" begin="31" end="0" resetval="0x0" description="Event 31-0. Events 0-31 are captured by the EDMACC and are latched intoEDMACC_ER. The events are set (EN = 1) even when events are disabled (E31-E0 = 0 in the event enable register, EDMACC_EER). 0h = EDMACC event is not asserted. 1h = EDMACC event is asserted. Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMATC." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_ERH" acronym="EDMACC_ERH" offset="0x2004" width="32" description="">
    <bitfield id="E63_E32" width="32" begin="31" end="0" resetval="0x0" description="Event 63-32. Events 32-63 are captured by the EDMACC and are latched intoEDMACC_ERH. The events are set (EN = 1) even when events are disabled (E63-E32 = 0 in the event enable register high, EDMACC_EERH). 0h = EDMACC event is not asserted. 1h = EDMACC event is asserted. Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMATC." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_ECR" acronym="EDMACC_ECR" offset="0x2008" width="32" description="">
    <bitfield id="E31_E0" width="32" begin="31" end="0" resetval="0x0" description="Event clear for event 31-0. Any of the event bits inEDMACC_ECR is set to clear the event (EN) in the event register (EDMACC_ER). A write of 0 has no effect. 0h = No effect. 1h = EDMACC event is cleared in the event register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_ECRH" acronym="EDMACC_ECRH" offset="0x200C" width="32" description="">
    <bitfield id="E63_E32" width="32" begin="31" end="0" resetval="0x0" description="Event clear for event 63-32. Any of the event bits inEDMACC_ECRH are set to clear the event (EN) in the event register high (EDMACC_ERH). A write of 0 has no effect. 0h = No effect. 1h = EDMACC event is cleared in the event register high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_ESR" acronym="EDMACC_ESR" offset="0x2010" width="32" description="">
    <bitfield id="E31_E0" width="32" begin="31" end="0" resetval="0x0" description="Event set for event 31-0.0h = No effect. 1h = Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMATC." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_ESRH" acronym="EDMACC_ESRH" offset="0x2014" width="32" description="">
    <bitfield id="E63_E32" width="32" begin="31" end="0" resetval="0x0" description="Event set for event 63-32.0h = No effect. 1h = Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMATC." range="" rwaccess="RW"/>
  </register>
  <register id="EDMACC_CER" acronym="EDMACC_CER" offset="0x2018" width="32" description="">
    <bitfield id="E31_E0" width="32" begin="31" end="0" resetval="0x0" description="Chained event for event 31-0.0h = No effect. 1h = Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMATC." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_CERH" acronym="EDMACC_CERH" offset="0x201C" width="32" description="">
    <bitfield id="E63_E32" width="32" begin="31" end="0" resetval="0x0" description="Chained event set for event 63-32.0h = No effect. 1h = Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMATC." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_EER" acronym="EDMACC_EER" offset="0x2020" width="32" description="">
    <bitfield id="E31_E0" width="32" begin="31" end="0" resetval="0x0" description="Event enable for events 31-0.0h = Event is not enabled. An external event latched in the event register ( 1h = Event is enabled. An external event latched in the event register (" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_EERH" acronym="EDMACC_EERH" offset="0x2024" width="32" description="">
    <bitfield id="E63_E32" width="32" begin="31" end="0" resetval="0x0" description="Event enable for events 63-32.0h = Event is not enabled. An external event latched in the event register high ( 1h = Event is enabled. An external event latched in the event register high (" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_EECR" acronym="EDMACC_EECR" offset="0x2028" width="32" description="">
    <bitfield id="E31_E0" width="32" begin="31" end="0" resetval="0x0" description="Event enable clear for events 31-0.0h = No effect. 1h = Event is disabled. Corresponding bit in the event enable register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_EECRH" acronym="EDMACC_EECRH" offset="0x202C" width="32" description="">
    <bitfield id="E63_E32" width="32" begin="31" end="0" resetval="0x0" description="Event enable clear for events 63-32.0h = No effect. 1h = Event is disabled. Corresponding bit in the event enable register high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_EESR" acronym="EDMACC_EESR" offset="0x2030" width="32" description="">
    <bitfield id="E31_E0" width="32" begin="31" end="0" resetval="0x0" description="Event enable set for events 31-0.0h = No effect. 1h = Event is enabled. Corresponding bit in the event enable register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_EESRH" acronym="EDMACC_EESRH" offset="0x2034" width="32" description="">
    <bitfield id="E63_E32" width="32" begin="31" end="0" resetval="0x0" description="Event enable set for events 63-32.0h = No effect. 1h = Event is enabled. Corresponding bit in the event enable register high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_SER" acronym="EDMACC_SER" offset="0x2038" width="32" description="">
    <bitfield id="SER31_SER0" width="32" begin="31" end="0" resetval="0x0" description="Secondary event register. The secondary event register is used along with the event register (EDMACC_ER) to provide information on the state of an event. 0h = Event is not currently stored in the event queue. 1h = Event is currently stored in the event queue. Event arbiter will not prioritize additional events." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_SERH" acronym="EDMACC_SERH" offset="0x203C" width="32" description="">
    <bitfield id="SER63_SER32" width="32" begin="31" end="0" resetval="0x0" description="Secondary event register. The secondary event register is used along with the event register high (EDMACC_ERH) to provide information on the state of an event. 0h = Event is not currently stored in the event queue. 1h = Event is currently stored in the event queue. Event submission/prioritization logic will not prioritize additional events." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_SECR" acronym="EDMACC_SECR" offset="0x2040" width="32" description="">
    <bitfield id="SECR31_SECR0" width="32" begin="31" end="0" resetval="0x0" description="Secondary event clear register0h = No effect. 1h = Corresponding bit in the secondary event register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_SECRH" acronym="EDMACC_SECRH" offset="0x2044" width="32" description="">
    <bitfield id="SECR63_SECR32" width="32" begin="31" end="0" resetval="0x0" description="Secondary event clear register.1h = No effect. 2h = Corresponding bit in the secondary event registers high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_IER" acronym="EDMACC_IER" offset="0x2050" width="32" description="">
    <bitfield id="IER31_IER0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt enable for channels 31-0.0h = Interrupt is not enabled. 1h = Interrupt is enabled." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_IERH" acronym="EDMACC_IERH" offset="0x2054" width="32" description="">
    <bitfield id="IER63_IER32" width="32" begin="31" end="0" resetval="0x0" description="Interrupt enable for channels 63-32.0h = Interrupt is not enabled. 1h = Interrupt is enabled." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_IECR" acronym="EDMACC_IECR" offset="0x2058" width="32" description="">
    <bitfield id="IECR31_IECR0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt enable clear for channels 31-0.0h = No effect 1h = Corresponding bit in the interrupt enable register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_IECRH" acronym="EDMACC_IECRH" offset="0x205C" width="32" description="">
    <bitfield id="IECR63_IECR32" width="32" begin="31" end="0" resetval="0x0" description="Interrupt enable clear for channels 63-32.0h = No effect. 1h = Corresponding bit in the interrupt enable register high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_IESR" acronym="EDMACC_IESR" offset="0x2060" width="32" description="">
    <bitfield id="IESR31_IESR0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt enable set for channels 31-0.0h = No effect. 1h = Corresponding bit in the interrupt enable register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_IESRH" acronym="EDMACC_IESRH" offset="0x2064" width="32" description="">
    <bitfield id="IESR63_IESR32" width="32" begin="31" end="0" resetval="0x0" description="Interrupt enable clear for channels 63-32.0h = No effect. 1h = Corresponding bit in the interrupt enable register high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_IPR" acronym="EDMACC_IPR" offset="0x2068" width="32" description="">
    <bitfield id="IPR31_IPR0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt pending for TCC = 31-0.0h = Interrupt transfer completion code is not detected or was cleared. 1h = Interrupt transfer completion code is detected (IN = 1, N = TCC[5:0])." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_IPRH" acronym="EDMACC_IPRH" offset="0x206C" width="32" description="">
    <bitfield id="IPR63_IPR32" width="32" begin="31" end="0" resetval="0x0" description="Interrupt pending for TCC = 63-32.0h = Interrupt transfer completion code is not detected or was cleared. 1h = Interrupt transfer completion code is detected (IN = 1, N = TCC[5:0])." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_ICR" acronym="EDMACC_ICR" offset="0x2070" width="32" description="">
    <bitfield id="ICR31_ICR0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt clear register for TCC = 31-0.0h = No effect. 1h = Corresponding bit in the interrupt pending register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_ICRH" acronym="EDMACC_ICRH" offset="0x2074" width="32" description="">
    <bitfield id="ICR63_ICR32" width="32" begin="31" end="0" resetval="0x0" description="Interrupt clear register for TCC = 63-32.0h = No effect. 1h = Corresponding bit in the interrupt pending register high (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_IEVAL" acronym="EDMACC_IEVAL" offset="0x2078" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Always write 0. Writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Interrupt evaluate0h = No effect. 1h = Causes EDMACC completion interrupt to be pulsed, if any enabled ( The EDMACC completion interrupt that is pulsed depends on which" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_QER" acronym="EDMACC_QER" offset="0x2080" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QER7_QER0" width="8" begin="7" end="0" resetval="0x0" description="QDMA event for channels 7-0.0h = No effect. 1h = Corresponding QDMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMATC." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QEER" acronym="EDMACC_QEER" offset="0x2084" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QEER7_QEER0" width="8" begin="7" end="0" resetval="0x0" description="QDMA event enable for channels 7-0.0h = QDMA channel N is not enabled. QDMA event is not recognized and is not latched in the QDMA event register ( 1h = QDMA channel N is enabled. QDMA events are recognized and are latched in the QDMA event register (" range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QEECR" acronym="EDMACC_QEECR" offset="0x2088" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QEECR7_QEECR0" width="8" begin="7" end="0" resetval="0x0" description="QDMA event enable clear for channels 7-0.0h = No effect. 1h = QDMA event is disabled. Corresponding bit in the QDMA event enable register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_QEESR" acronym="EDMACC_QEESR" offset="0x208C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QEESR7_QEESR0" width="8" begin="7" end="0" resetval="0x0" description="QDMA event enable set for channels 7-0.0h = No effect. 1h = QDMA event is enabled. Corresponding bit in the QDMA event enable register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMACC_QSER" acronym="EDMACC_QSER" offset="0x2090" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QSER7_QSER0" width="8" begin="7" end="0" resetval="0x0" description="QDMA secondary event register for channels 7-0.0h = QDMA event is not currently stored in the event queue. 1h = QDMA event is currently stored in the event queue. EDMACC does not prioritize additional events." range="" rwaccess="R"/>
  </register>
  <register id="EDMACC_QSECR" acronym="EDMACC_QSECR" offset="0x2094" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QSECR7_QSECR0" width="8" begin="7" end="0" resetval="0x0" description="QDMA secondary event clear for channels 7-0.0h = No effect. 1h = Corresponding bit in the QDMA secondary event register (" range="" rwaccess="W"/>
  </register>
</module>
