# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/imports/new/4_Bit_Add_Sub_Unit.vhd" \
"../../../../project_2.srcs/sources_1/new/FA.vhd" \
"../../../../project_2.srcs/sources_1/new/HA.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/Instruction_Decoder.vhd" \
"../../../../project_2.srcs/sources_1/new/LUT_8_3.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/MUX_2_4.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/MUX_8_4.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../project_2.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd" \
"../../../../project_2.srcs/sources_1/imports/sources_1/new/Reg_Bank.vhd" \
"../../../../project_2.srcs/sources_1/imports/new/UpperPartTest.vhd" \
"../../../../project_2.srcs/sim_1/new/UpperPart_Sim.vhd" \

# Do not sort compile order
nosort
