// Seed: 2677258395
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5
    , id_14,
    input supply0 id_6
    , id_15,
    output supply1 id_7,
    input supply1 id_8,
    output wand id_9
    , id_16,
    input wire id_10,
    input wand id_11,
    input tri id_12
);
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6
    , id_8
);
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_1,
      id_6,
      id_1,
      id_3,
      id_0,
      id_4,
      id_5,
      id_5
  );
  assign id_1 = id_9[(1) : 1];
endmodule
