{
  "module_name": "pinctrl-sa8775p.c",
  "hash_id": "3a035cf65b844b9ead2a1471db177addf52805135451c697e9a9d9c967cdfc0d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sa8775p.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_BASE 0x100000\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_BASE + REG_SIZE * id,\t\t\t\\\n\t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.egpio_enable = 12,             \\\n\t\t.egpio_present = 11,            \\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_width = 4,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define QUP_I3C(qup_mode, qup_offset)\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.mode = qup_mode,\t\t\t\\\n\t\t.offset = qup_offset,\t\t\t\\\n\t}\n\n#define QUP_I3C_6_MODE_OFFSET\t0xAF000\n#define QUP_I3C_7_MODE_OFFSET\t0xB0000\n#define QUP_I3C_13_MODE_OFFSET\t0xB1000\n#define QUP_I3C_14_MODE_OFFSET\t0xB2000\n\nstatic const struct pinctrl_pin_desc sa8775p_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"UFS_RESET\"),\n\tPINCTRL_PIN(150, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(151, \"SDC1_CLK\"),\n\tPINCTRL_PIN(152, \"SDC1_CMD\"),\n\tPINCTRL_PIN(153, \"SDC1_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\n\nstatic const unsigned int ufs_reset_pins[] = { 149 };\nstatic const unsigned int sdc1_rclk_pins[] = { 150 };\nstatic const unsigned int sdc1_clk_pins[] = { 151 };\nstatic const unsigned int sdc1_cmd_pins[] = { 152 };\nstatic const unsigned int sdc1_data_pins[] = { 153 };\n\nenum sa8775p_functions {\n\tmsm_mux_gpio,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_usb2,\n\tmsm_mux_audio_ref,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_cci_timer4,\n\tmsm_mux_cci_timer5,\n\tmsm_mux_cci_timer6,\n\tmsm_mux_cci_timer7,\n\tmsm_mux_cci_timer8,\n\tmsm_mux_cci_timer9,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_ddr_pxi4,\n\tmsm_mux_ddr_pxi5,\n\tmsm_mux_edp0_hot,\n\tmsm_mux_edp0_lcd,\n\tmsm_mux_edp1_hot,\n\tmsm_mux_edp1_lcd,\n\tmsm_mux_edp2_hot,\n\tmsm_mux_edp2_lcd,\n\tmsm_mux_edp3_hot,\n\tmsm_mux_edp3_lcd,\n\tmsm_mux_emac0_mcg0,\n\tmsm_mux_emac0_mcg1,\n\tmsm_mux_emac0_mcg2,\n\tmsm_mux_emac0_mcg3,\n\tmsm_mux_emac0_mdc,\n\tmsm_mux_emac0_mdio,\n\tmsm_mux_emac0_ptp_aux,\n\tmsm_mux_emac0_ptp_pps,\n\tmsm_mux_emac1_mcg0,\n\tmsm_mux_emac1_mcg1,\n\tmsm_mux_emac1_mcg2,\n\tmsm_mux_emac1_mcg3,\n\tmsm_mux_emac1_mdc,\n\tmsm_mux_emac1_mdio,\n\tmsm_mux_emac1_ptp_aux,\n\tmsm_mux_emac1_ptp_pps,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gcc_gp4,\n\tmsm_mux_gcc_gp5,\n\tmsm_mux_hs0_mi2s,\n\tmsm_mux_hs1_mi2s,\n\tmsm_mux_hs2_mi2s,\n\tmsm_mux_ibi_i3c,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_mdp0_vsync0,\n\tmsm_mux_mdp0_vsync1,\n\tmsm_mux_mdp0_vsync2,\n\tmsm_mux_mdp0_vsync3,\n\tmsm_mux_mdp0_vsync4,\n\tmsm_mux_mdp0_vsync5,\n\tmsm_mux_mdp0_vsync6,\n\tmsm_mux_mdp0_vsync7,\n\tmsm_mux_mdp0_vsync8,\n\tmsm_mux_mdp1_vsync0,\n\tmsm_mux_mdp1_vsync1,\n\tmsm_mux_mdp1_vsync2,\n\tmsm_mux_mdp1_vsync3,\n\tmsm_mux_mdp1_vsync4,\n\tmsm_mux_mdp1_vsync5,\n\tmsm_mux_mdp1_vsync6,\n\tmsm_mux_mdp1_vsync7,\n\tmsm_mux_mdp1_vsync8,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mi2s1_data0,\n\tmsm_mux_mi2s1_data1,\n\tmsm_mux_mi2s1_sck,\n\tmsm_mux_mi2s1_ws,\n\tmsm_mux_mi2s2_data0,\n\tmsm_mux_mi2s2_data1,\n\tmsm_mux_mi2s2_sck,\n\tmsm_mux_mi2s2_ws,\n\tmsm_mux_mi2s_mclk0,\n\tmsm_mux_mi2s_mclk1,\n\tmsm_mux_pcie0_clkreq,\n\tmsm_mux_pcie1_clkreq,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_clk,\n\tmsm_mux_prng_rosc0,\n\tmsm_mux_prng_rosc1,\n\tmsm_mux_prng_rosc2,\n\tmsm_mux_prng_rosc3,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qup0_se0,\n\tmsm_mux_qup0_se1,\n\tmsm_mux_qup0_se2,\n\tmsm_mux_qup0_se3,\n\tmsm_mux_qup0_se4,\n\tmsm_mux_qup0_se5,\n\tmsm_mux_qup1_se0,\n\tmsm_mux_qup1_se1,\n\tmsm_mux_qup1_se2,\n\tmsm_mux_qup1_se3,\n\tmsm_mux_qup1_se4,\n\tmsm_mux_qup1_se5,\n\tmsm_mux_qup1_se6,\n\tmsm_mux_qup2_se0,\n\tmsm_mux_qup2_se1,\n\tmsm_mux_qup2_se2,\n\tmsm_mux_qup2_se3,\n\tmsm_mux_qup2_se4,\n\tmsm_mux_qup2_se5,\n\tmsm_mux_qup2_se6,\n\tmsm_mux_qup3_se0,\n\tmsm_mux_sail_top,\n\tmsm_mux_sailss_emac0,\n\tmsm_mux_sailss_ospi,\n\tmsm_mux_sgmii_phy,\n\tmsm_mux_tb_trig,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tgu_ch2,\n\tmsm_mux_tgu_ch3,\n\tmsm_mux_tgu_ch4,\n\tmsm_mux_tgu_ch5,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_tsense_pwm3,\n\tmsm_mux_tsense_pwm4,\n\tmsm_mux_usb2phy_ac,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\",\n\t\"gpio147\", \"gpio148\",\n};\n\nstatic const char * const atest_char_groups[] = {\n\t\"gpio27\", \"gpio58\", \"gpio59\", \"gpio89\", \"gpio90\",\n};\n\nstatic const char * const atest_usb2_groups[] = {\n\t\"gpio58\", \"gpio59\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\",\n\t\"gpio91\", \"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\",\n\t\"gpio105\",\n};\n\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio113\",\n};\n\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\",\n};\n\nstatic const char * const cci_async_groups[] = {\n\t\"gpio50\", \"gpio66\", \"gpio68\", \"gpio69\", \"gpio70\", \"gpio71\",\n};\n\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\",\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\", \"gpio64\", \"gpio65\",\n\t\"gpio66\", \"gpio67\",\n};\n\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio68\",\n};\n\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio69\",\n};\n\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio70\",\n};\n\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio71\",\n};\n\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio52\",\n};\n\nstatic const char * const cci_timer5_groups[] = {\n\t\"gpio53\",\n};\n\nstatic const char * const cci_timer6_groups[] = {\n\t\"gpio54\",\n};\n\nstatic const char * const cci_timer7_groups[] = {\n\t\"gpio55\",\n};\n\nstatic const char * const cci_timer8_groups[] = {\n\t\"gpio56\",\n};\n\nstatic const char * const cci_timer9_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio99\",\n};\n\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio97\",\n};\n\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio98\",\n};\n\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio144\",\n};\n\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio56\", \"gpio57\", \"gpio58\", \"gpio59\",\n};\n\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio33\", \"gpio34\",\n};\n\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio52\", \"gpio53\",\n};\n\nstatic const char * const ddr_pxi2_groups[] = {\n\t\"gpio55\", \"gpio86\",\n};\n\nstatic const char * const ddr_pxi3_groups[] = {\n\t\"gpio87\", \"gpio88\",\n};\n\nstatic const char * const ddr_pxi4_groups[] = {\n\t\"gpio89\", \"gpio90\",\n};\n\nstatic const char * const ddr_pxi5_groups[] = {\n\t\"gpio118\", \"gpio119\",\n};\n\nstatic const char * const edp0_hot_groups[] = {\n\t\"gpio101\",\n};\n\nstatic const char * const edp0_lcd_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const edp1_hot_groups[] = {\n\t\"gpio102\",\n};\n\nstatic const char * const edp1_lcd_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const edp2_hot_groups[] = {\n\t\"gpio104\",\n};\n\nstatic const char * const edp2_lcd_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const edp3_hot_groups[] = {\n\t\"gpio103\",\n};\n\nstatic const char * const edp3_lcd_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char * const emac0_mcg0_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const emac0_mcg1_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const emac0_mcg2_groups[] = {\n\t\"gpio14\",\n};\n\nstatic const char * const emac0_mcg3_groups[] = {\n\t\"gpio15\",\n};\n\nstatic const char * const emac0_mdc_groups[] = {\n\t\"gpio8\",\n};\n\nstatic const char * const emac0_mdio_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const emac0_ptp_aux_groups[] = {\n\t\"gpio6\", \"gpio10\", \"gpio11\", \"gpio12\",\n};\n\nstatic const char * const emac0_ptp_pps_groups[] = {\n\t\"gpio6\", \"gpio10\", \"gpio11\", \"gpio12\",\n};\n\nstatic const char * const emac1_mcg0_groups[] = {\n\t\"gpio16\",\n\n};\n\nstatic const char * const emac1_mcg1_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const emac1_mcg2_groups[] = {\n\t\"gpio18\",\n};\n\nstatic const char * const emac1_mcg3_groups[] = {\n\t\"gpio19\",\n};\n\nstatic const char * const emac1_mdc_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const emac1_mdio_groups[] = {\n\t\"gpio21\",\n};\n\nstatic const char * const emac1_ptp_aux_groups[] = {\n\t\"gpio6\", \"gpio10\", \"gpio11\", \"gpio12\",\n};\n\nstatic const char * const emac1_ptp_pps_groups[] = {\n\t\"gpio6\", \"gpio10\", \"gpio11\", \"gpio12\",\n};\n\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio51\", \"gpio82\",\n};\n\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio52\", \"gpio83\",\n};\n\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio53\", \"gpio84\",\n};\n\nstatic const char * const gcc_gp4_groups[] = {\n\t\"gpio33\", \"gpio55\",\n};\n\nstatic const char * const gcc_gp5_groups[] = {\n\t\"gpio34\", \"gpio42\",\n};\n\nstatic const char * const hs0_mi2s_groups[] = {\n\t\"gpio114\", \"gpio115\", \"gpio116\", \"gpio117\",\n};\n\nstatic const char * const hs1_mi2s_groups[] = {\n\t\"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\",\n};\n\nstatic const char * const hs2_mi2s_groups[] = {\n\t\"gpio122\", \"gpio123\", \"gpio124\", \"gpio125\",\n};\n\nstatic const char * const ibi_i3c_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\", \"gpio80\", \"gpio81\", \"gpio84\",\n\t\"gpio85\",\n};\n\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio86\",\n};\n\nstatic const char * const mdp0_vsync0_groups[] = {\n\t\"gpio57\",\n};\n\nstatic const char * const mdp0_vsync1_groups[] = {\n\t\"gpio58\",\n};\n\nstatic const char * const mdp0_vsync2_groups[] = {\n\t\"gpio59\",\n};\n\nstatic const char * const mdp0_vsync3_groups[] = {\n\t\"gpio80\",\n};\n\nstatic const char * const mdp0_vsync4_groups[] = {\n\t\"gpio81\",\n};\n\nstatic const char * const mdp0_vsync5_groups[] = {\n\t\"gpio91\",\n};\n\nstatic const char * const mdp0_vsync6_groups[] = {\n\t\"gpio92\",\n};\n\nstatic const char * const mdp0_vsync7_groups[] = {\n\t\"gpio93\",\n};\n\nstatic const char * const mdp0_vsync8_groups[] = {\n\t\"gpio94\",\n};\n\nstatic const char * const mdp1_vsync0_groups[] = {\n\t\"gpio40\",\n};\n\nstatic const char * const mdp1_vsync1_groups[] = {\n\t\"gpio41\",\n};\n\nstatic const char * const mdp1_vsync2_groups[] = {\n\t\"gpio42\",\n};\n\nstatic const char * const mdp1_vsync3_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const mdp1_vsync4_groups[] = {\n\t\"gpio46\",\n};\n\nstatic const char * const mdp1_vsync5_groups[] = {\n\t\"gpio47\",\n};\n\nstatic const char * const mdp1_vsync6_groups[] = {\n\t\"gpio51\",\n};\n\nstatic const char * const mdp1_vsync7_groups[] = {\n\t\"gpio52\",\n};\n\nstatic const char * const mdp1_vsync8_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio82\", \"gpio83\", \"gpio84\",\n};\n\nstatic const char * const mi2s1_data0_groups[] = {\n\t\"gpio108\",\n};\n\nstatic const char * const mi2s1_data1_groups[] = {\n\t\"gpio109\",\n};\n\nstatic const char * const mi2s1_sck_groups[] = {\n\t\"gpio106\",\n};\n\nstatic const char * const mi2s1_ws_groups[] = {\n\t\"gpio107\",\n};\n\nstatic const char * const mi2s2_data0_groups[] = {\n\t\"gpio112\",\n};\n\nstatic const char * const mi2s2_data1_groups[] = {\n\t\"gpio113\",\n};\n\nstatic const char * const mi2s2_sck_groups[] = {\n\t\"gpio110\",\n};\n\nstatic const char * const mi2s2_ws_groups[] = {\n\t\"gpio111\",\n};\n\nstatic const char * const mi2s_mclk0_groups[] = {\n\t\"gpio105\",\n};\n\nstatic const char * const mi2s_mclk1_groups[] = {\n\t\"gpio117\",\n};\n\nstatic const char * const pcie0_clkreq_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const pcie1_clkreq_groups[] = {\n\t\"gpio3\",\n};\n\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n\t\"gpio32\", \"gpio35\", \"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio56\",\n\t\"gpio57\", \"gpio98\", \"gpio99\", \"gpio106\", \"gpio107\", \"gpio108\",\n\t\"gpio109\", \"gpio110\", \"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\",\n\t\"gpio120\", \"gpio121\", \"gpio122\", \"gpio123\", \"gpio124\", \"gpio125\",\n};\n\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio114\",\n};\n\nstatic const char * const pll_clk_groups[] = {\n\t\"gpio87\",\n};\n\nstatic const char * const prng_rosc0_groups[] = {\n\t\"gpio101\",\n};\n\nstatic const char * const prng_rosc1_groups[] = {\n\t\"gpio102\",\n};\n\nstatic const char * const prng_rosc2_groups[] = {\n\t\"gpio103\",\n};\n\nstatic const char * const prng_rosc3_groups[] = {\n\t\"gpio104\",\n};\n\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio26\", \"gpio27\", \"gpio38\", \"gpio39\", \"gpio48\", \"gpio49\", \"gpio50\",\n\t\"gpio51\",\n};\n\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio105\", \"gpio106\", \"gpio107\",\n\t\"gpio108\", \"gpio109\", \"gpio110\", \"gpio111\", \"gpio112\", \"gpio113\",\n\t\"gpio114\", \"gpio115\", \"gpio116\", \"gpio117\", \"gpio118\", \"gpio119\",\n\t\"gpio120\", \"gpio121\", \"gpio122\",\n};\n\nstatic const char * const qup0_se0_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\n\nstatic const char * const qup0_se1_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n};\n\nstatic const char * const qup0_se2_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n};\n\nstatic const char * const qup0_se3_groups[] = {\n\t\"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n};\n\nstatic const char * const qup0_se4_groups[] = {\n\t\"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n};\n\nstatic const char * const qup0_se5_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n};\n\nstatic const char * const qup1_se0_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n};\n\nstatic const char * const qup1_se1_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n};\n\nstatic const char * const qup1_se2_groups[] = {\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\n\nstatic const char * const qup1_se3_groups[] = {\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\n\nstatic const char * const qup1_se4_groups[] = {\n\t\"gpio48\", \"gpio49\", \"gpio50\", \"gpio51\",\n};\n\nstatic const char * const qup1_se5_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\",\n};\n\nstatic const char * const qup1_se6_groups[] = {\n\t\"gpio56\", \"gpio56\", \"gpio57\", \"gpio57\",\n};\n\nstatic const char * const qup2_se0_groups[] = {\n\t\"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\",\n};\n\nstatic const char * const qup2_se1_groups[] = {\n\t\"gpio84\", \"gpio85\", \"gpio99\", \"gpio100\",\n};\n\nstatic const char * const qup2_se2_groups[] = {\n\t\"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\",\n};\n\nstatic const char * const qup2_se3_groups[] = {\n\t\"gpio91\", \"gpio92\", \"gpio93\", \"gpio94\",\n};\n\nstatic const char * const qup2_se4_groups[] = {\n\t\"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n};\n\nstatic const char * const qup2_se5_groups[] = {\n\t\"gpio84\", \"gpio85\", \"gpio99\", \"gpio100\",\n};\n\nstatic const char * const qup2_se6_groups[] = {\n\t\"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n};\n\nstatic const char * const qup3_se0_groups[] = {\n\t\"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\n\nstatic const char * const sail_top_groups[] = {\n\t\"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\",\n};\n\nstatic const char * const sailss_emac0_groups[] = {\n\t\"gpio18\", \"gpio19\",\n};\n\nstatic const char * const sailss_ospi_groups[] = {\n\t\"gpio18\", \"gpio19\",\n};\n\nstatic const char * const sgmii_phy_groups[] = {\n\t\"gpio7\", \"gpio26\",\n};\n\nstatic const char * const tb_trig_groups[] = {\n\t\"gpio17\", \"gpio17\",\n};\n\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio46\",\n};\n\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio47\",\n};\n\nstatic const char * const tgu_ch2_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const tgu_ch3_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char * const tgu_ch4_groups[] = {\n\t\"gpio38\",\n};\n\nstatic const char * const tgu_ch5_groups[] = {\n\t\"gpio39\",\n};\n\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio104\",\n};\n\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio103\",\n};\n\nstatic const char * const tsense_pwm3_groups[] = {\n\t\"gpio102\",\n};\n\nstatic const char * const tsense_pwm4_groups[] = {\n\t\"gpio101\",\n};\n\nstatic const char * const usb2phy_ac_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\",\n};\n\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio111\",\n};\n\nstatic const struct pinfunction sa8775p_functions[] = {\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_usb2),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(cci_timer4),\n\tMSM_PIN_FUNCTION(cci_timer5),\n\tMSM_PIN_FUNCTION(cci_timer6),\n\tMSM_PIN_FUNCTION(cci_timer7),\n\tMSM_PIN_FUNCTION(cci_timer8),\n\tMSM_PIN_FUNCTION(cci_timer9),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(ddr_pxi4),\n\tMSM_PIN_FUNCTION(ddr_pxi5),\n\tMSM_PIN_FUNCTION(edp0_hot),\n\tMSM_PIN_FUNCTION(edp0_lcd),\n\tMSM_PIN_FUNCTION(edp1_hot),\n\tMSM_PIN_FUNCTION(edp1_lcd),\n\tMSM_PIN_FUNCTION(edp2_hot),\n\tMSM_PIN_FUNCTION(edp2_lcd),\n\tMSM_PIN_FUNCTION(edp3_hot),\n\tMSM_PIN_FUNCTION(edp3_lcd),\n\tMSM_PIN_FUNCTION(emac0_mcg0),\n\tMSM_PIN_FUNCTION(emac0_mcg1),\n\tMSM_PIN_FUNCTION(emac0_mcg2),\n\tMSM_PIN_FUNCTION(emac0_mcg3),\n\tMSM_PIN_FUNCTION(emac0_mdc),\n\tMSM_PIN_FUNCTION(emac0_mdio),\n\tMSM_PIN_FUNCTION(emac0_ptp_aux),\n\tMSM_PIN_FUNCTION(emac0_ptp_pps),\n\tMSM_PIN_FUNCTION(emac1_mcg0),\n\tMSM_PIN_FUNCTION(emac1_mcg1),\n\tMSM_PIN_FUNCTION(emac1_mcg2),\n\tMSM_PIN_FUNCTION(emac1_mcg3),\n\tMSM_PIN_FUNCTION(emac1_mdc),\n\tMSM_PIN_FUNCTION(emac1_mdio),\n\tMSM_PIN_FUNCTION(emac1_ptp_aux),\n\tMSM_PIN_FUNCTION(emac1_ptp_pps),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gcc_gp4),\n\tMSM_PIN_FUNCTION(gcc_gp5),\n\tMSM_PIN_FUNCTION(hs0_mi2s),\n\tMSM_PIN_FUNCTION(hs1_mi2s),\n\tMSM_PIN_FUNCTION(hs2_mi2s),\n\tMSM_PIN_FUNCTION(ibi_i3c),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(mdp0_vsync0),\n\tMSM_PIN_FUNCTION(mdp0_vsync1),\n\tMSM_PIN_FUNCTION(mdp0_vsync2),\n\tMSM_PIN_FUNCTION(mdp0_vsync3),\n\tMSM_PIN_FUNCTION(mdp0_vsync4),\n\tMSM_PIN_FUNCTION(mdp0_vsync5),\n\tMSM_PIN_FUNCTION(mdp0_vsync6),\n\tMSM_PIN_FUNCTION(mdp0_vsync7),\n\tMSM_PIN_FUNCTION(mdp0_vsync8),\n\tMSM_PIN_FUNCTION(mdp1_vsync0),\n\tMSM_PIN_FUNCTION(mdp1_vsync1),\n\tMSM_PIN_FUNCTION(mdp1_vsync2),\n\tMSM_PIN_FUNCTION(mdp1_vsync3),\n\tMSM_PIN_FUNCTION(mdp1_vsync4),\n\tMSM_PIN_FUNCTION(mdp1_vsync5),\n\tMSM_PIN_FUNCTION(mdp1_vsync6),\n\tMSM_PIN_FUNCTION(mdp1_vsync7),\n\tMSM_PIN_FUNCTION(mdp1_vsync8),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mi2s1_data0),\n\tMSM_PIN_FUNCTION(mi2s1_data1),\n\tMSM_PIN_FUNCTION(mi2s1_sck),\n\tMSM_PIN_FUNCTION(mi2s1_ws),\n\tMSM_PIN_FUNCTION(mi2s2_data0),\n\tMSM_PIN_FUNCTION(mi2s2_data1),\n\tMSM_PIN_FUNCTION(mi2s2_sck),\n\tMSM_PIN_FUNCTION(mi2s2_ws),\n\tMSM_PIN_FUNCTION(mi2s_mclk0),\n\tMSM_PIN_FUNCTION(mi2s_mclk1),\n\tMSM_PIN_FUNCTION(pcie0_clkreq),\n\tMSM_PIN_FUNCTION(pcie1_clkreq),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_clk),\n\tMSM_PIN_FUNCTION(prng_rosc0),\n\tMSM_PIN_FUNCTION(prng_rosc1),\n\tMSM_PIN_FUNCTION(prng_rosc2),\n\tMSM_PIN_FUNCTION(prng_rosc3),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qup0_se0),\n\tMSM_PIN_FUNCTION(qup0_se1),\n\tMSM_PIN_FUNCTION(qup0_se2),\n\tMSM_PIN_FUNCTION(qup0_se3),\n\tMSM_PIN_FUNCTION(qup0_se4),\n\tMSM_PIN_FUNCTION(qup0_se5),\n\tMSM_PIN_FUNCTION(qup1_se0),\n\tMSM_PIN_FUNCTION(qup1_se1),\n\tMSM_PIN_FUNCTION(qup1_se2),\n\tMSM_PIN_FUNCTION(qup1_se3),\n\tMSM_PIN_FUNCTION(qup1_se4),\n\tMSM_PIN_FUNCTION(qup1_se5),\n\tMSM_PIN_FUNCTION(qup1_se6),\n\tMSM_PIN_FUNCTION(qup2_se0),\n\tMSM_PIN_FUNCTION(qup2_se1),\n\tMSM_PIN_FUNCTION(qup2_se2),\n\tMSM_PIN_FUNCTION(qup2_se3),\n\tMSM_PIN_FUNCTION(qup2_se4),\n\tMSM_PIN_FUNCTION(qup2_se5),\n\tMSM_PIN_FUNCTION(qup2_se6),\n\tMSM_PIN_FUNCTION(qup3_se0),\n\tMSM_PIN_FUNCTION(sail_top),\n\tMSM_PIN_FUNCTION(sailss_emac0),\n\tMSM_PIN_FUNCTION(sailss_ospi),\n\tMSM_PIN_FUNCTION(sgmii_phy),\n\tMSM_PIN_FUNCTION(tb_trig),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tgu_ch2),\n\tMSM_PIN_FUNCTION(tgu_ch3),\n\tMSM_PIN_FUNCTION(tgu_ch4),\n\tMSM_PIN_FUNCTION(tgu_ch5),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(tsense_pwm3),\n\tMSM_PIN_FUNCTION(tsense_pwm4),\n\tMSM_PIN_FUNCTION(usb2phy_ac),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n};\n\n \nstatic const struct msm_pingroup sa8775p_groups[] = {\n\t[0] = PINGROUP(0, _, _, _, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, pcie0_clkreq, _, _, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, _, _, _, _, _, _, _, _, _),\n\t[3] = PINGROUP(3, pcie1_clkreq, _, _, _, _, _, _, _, _),\n\t[4] = PINGROUP(4, _, _, _, _, _, _, _, _, _),\n\t[5] = PINGROUP(5, _, _, _, _, _, _, _, _, _),\n\t[6] = PINGROUP(6, emac0_ptp_aux, emac0_ptp_pps, emac1_ptp_aux, emac1_ptp_pps,\n\t\t       _, _, _, _, _),\n\t[7] = PINGROUP(7, sgmii_phy, _, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, emac0_mdc, _, _, _, _, _, _, _, _),\n\t[9] = PINGROUP(9, emac0_mdio, _, _, _, _, _, _, _, _),\n\t[10] = PINGROUP(10, usb2phy_ac, emac0_ptp_aux, emac0_ptp_pps, emac1_ptp_aux, emac1_ptp_pps,\n\t\t\t_, _, _, _),\n\t[11] = PINGROUP(11, usb2phy_ac, emac0_ptp_aux, emac0_ptp_pps, emac1_ptp_aux, emac1_ptp_pps,\n\t\t\t_, _, _, _),\n\t[12] = PINGROUP(12, usb2phy_ac, emac0_ptp_aux, emac0_ptp_pps, emac1_ptp_aux, emac1_ptp_pps,\n\t\t\temac0_mcg0, _, _, _),\n\t[13] = PINGROUP(13, qup3_se0, emac0_mcg1, _, _, sail_top, _, _, _, _),\n\t[14] = PINGROUP(14, qup3_se0, emac0_mcg2, _, _, sail_top, _, _, _, _),\n\t[15] = PINGROUP(15, qup3_se0, emac0_mcg3, _, _, sail_top, _, _, _, _),\n\t[16] = PINGROUP(16, qup3_se0, emac1_mcg0, _, _, sail_top, _, _, _, _),\n\t[17] = PINGROUP(17, qup3_se0, tb_trig, tb_trig, emac1_mcg1, _, _, _, _, _),\n\t[18] = PINGROUP(18, qup3_se0, emac1_mcg2, _, _, sailss_ospi, sailss_emac0, _, _, _),\n\t[19] = PINGROUP(19, qup3_se0, emac1_mcg3, _, _, sailss_ospi, sailss_emac0, _, _, _),\n\t[20] = PINGROUP(20, qup0_se0, emac1_mdc, qdss_gpio, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, qup0_se0, emac1_mdio, qdss_gpio, _, _, _, _, _, _),\n\t[22] = PINGROUP(22, qup0_se0, qdss_gpio, _, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, qup0_se0, qdss_gpio, _, _, _, _, _, _, _),\n\t[24] = PINGROUP(24, qup0_se1, qdss_gpio, _, _, _, _, _, _, _),\n\t[25] = PINGROUP(25, qup0_se1, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[26] = PINGROUP(26, sgmii_phy, qup0_se1, qdss_cti, phase_flag, _, _, _, _, _),\n\t[27] = PINGROUP(27, qup0_se1, qdss_cti, phase_flag, _, atest_char, _, _, _, _),\n\t[28] = PINGROUP(28, qup0_se3, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[29] = PINGROUP(29, qup0_se3, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[30] = PINGROUP(30, qup0_se3, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[31] = PINGROUP(31, qup0_se3, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[32] = PINGROUP(32, qup0_se4, phase_flag, _, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, qup0_se4, gcc_gp4, _, ddr_pxi0, _, _, _, _,\t_),\n\t[34] = PINGROUP(34, qup0_se4, gcc_gp5, _, ddr_pxi0, _, _, _, _,\t_),\n\t[35] = PINGROUP(35, qup0_se4, phase_flag, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, qup0_se2, qup0_se5, phase_flag, tgu_ch2, _, _, _, _, _),\n\t[37] = PINGROUP(37, qup0_se2, qup0_se5, phase_flag, tgu_ch3, _, _, _, _, _),\n\t[38] = PINGROUP(38, qup0_se5, qup0_se2, qdss_cti, phase_flag, tgu_ch4, _, _, _, _),\n\t[39] = PINGROUP(39, qup0_se5, qup0_se2, qdss_cti, phase_flag, tgu_ch5, _, _, _, _),\n\t[40] = PINGROUP(40, qup1_se0, qup1_se1, ibi_i3c, mdp1_vsync0, _, _, _, _, _),\n\t[41] = PINGROUP(41, qup1_se0, qup1_se1, ibi_i3c, mdp1_vsync1, _, _, _, _, _),\n\t[42] = PINGROUP(42, qup1_se1, qup1_se0, ibi_i3c, mdp1_vsync2, gcc_gp5, _, _, _, _),\n\t[43] = PINGROUP(43, qup1_se1, qup1_se0, ibi_i3c, mdp1_vsync3, _, _, _, _, _),\n\t[44] = PINGROUP(44, qup1_se2, qup1_se3, edp0_lcd, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, qup1_se2, qup1_se3, edp1_lcd, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, qup1_se3, qup1_se2, mdp1_vsync4, tgu_ch0, _, _, _, _, _),\n\t[47] = PINGROUP(47, qup1_se3, qup1_se2, mdp1_vsync5, tgu_ch1, _, _, _, _, _),\n\t[48] = PINGROUP(48, qup1_se4, qdss_cti, edp2_lcd, _, _, _, _, _, _),\n\t[49] = PINGROUP(49, qup1_se4, qdss_cti, edp3_lcd, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, qup1_se4, cci_async, qdss_cti, mdp1_vsync8, _, _, _, _, _),\n\t[51] = PINGROUP(51, qup1_se4, qdss_cti, mdp1_vsync6, gcc_gp1, _, _, _, _, _),\n\t[52] = PINGROUP(52, qup1_se5, cci_timer4, cci_i2c, mdp1_vsync7,\tgcc_gp2, _, ddr_pxi1, _, _),\n\t[53] = PINGROUP(53, qup1_se5, cci_timer5, cci_i2c, gcc_gp3, _, ddr_pxi1, _, _, _),\n\t[54] = PINGROUP(54, qup1_se5, cci_timer6, cci_i2c, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, qup1_se5, cci_timer7, cci_i2c, gcc_gp4, _, ddr_pxi2, _, _, _),\n\t[56] = PINGROUP(56, qup1_se6, qup1_se6, cci_timer8, cci_i2c, phase_flag,\n\t\t\tddr_bist, _, _, _),\n\t[57] = PINGROUP(57, qup1_se6, qup1_se6, cci_timer9, cci_i2c, mdp0_vsync0,\n\t\t\tphase_flag, ddr_bist, _, _),\n\t[58] = PINGROUP(58, cci_i2c, mdp0_vsync1, ddr_bist, _, atest_usb2, atest_char, _, _, _),\n\t[59] = PINGROUP(59, cci_i2c, mdp0_vsync2, ddr_bist, _, atest_usb2, atest_char, _, _, _),\n\t[60] = PINGROUP(60, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[64] = PINGROUP(64, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[65] = PINGROUP(65, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, cci_i2c, cci_async, qdss_gpio, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, cci_timer0, cci_async, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, cci_timer1, cci_async, _, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, cci_timer2, cci_async, _, _, _, _, _, _, _),\n\t[71] = PINGROUP(71, cci_timer3, cci_async, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, cam_mclk, _, _, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, cam_mclk, _, _, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, cam_mclk, _, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, cam_mclk, _, _, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, _, _, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, _, _, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, _, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, _, _, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, qup2_se0, ibi_i3c, mdp0_vsync3, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, qup2_se0, ibi_i3c, mdp0_vsync4, _, _, _, _, _, _),\n\t[82] = PINGROUP(82, qup2_se0, mdp_vsync, gcc_gp1, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, qup2_se0, mdp_vsync, gcc_gp2, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, qup2_se1, qup2_se5, ibi_i3c, mdp_vsync, gcc_gp3, _, _, _, _),\n\t[85] = PINGROUP(85, qup2_se1, qup2_se5, ibi_i3c, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, qup2_se2, jitter_bist, atest_usb2, ddr_pxi2, _, _, _, _, _),\n\t[87] = PINGROUP(87, qup2_se2, pll_clk, atest_usb2, ddr_pxi3, _, _, _, _, _),\n\t[88] = PINGROUP(88, qup2_se2, _, atest_usb2, ddr_pxi3, _, _, _, _, _),\n\t[89] = PINGROUP(89, qup2_se2, _, atest_usb2, ddr_pxi4, atest_char, _, _, _, _),\n\t[90] = PINGROUP(90, qup2_se2, _, atest_usb2, ddr_pxi4, atest_char, _, _, _, _),\n\t[91] = PINGROUP(91, qup2_se3, mdp0_vsync5, _, atest_usb2, _, _, _, _, _),\n\t[92] = PINGROUP(92, qup2_se3, mdp0_vsync6, _, atest_usb2, _, _, _, _, _),\n\t[93] = PINGROUP(93, qup2_se3, mdp0_vsync7, _, atest_usb2, _, _, _, _, _),\n\t[94] = PINGROUP(94, qup2_se3, mdp0_vsync8, _, atest_usb2, _, _, _, _, _),\n\t[95] = PINGROUP(95, qup2_se4, qup2_se6, _, atest_usb2, _, _, _, _, _),\n\t[96] = PINGROUP(96, qup2_se4, qup2_se6, _, atest_usb2, _, _, _, _, _),\n\t[97] = PINGROUP(97, qup2_se6, qup2_se4, cri_trng0, _, atest_usb2, _, _, _, _),\n\t[98] = PINGROUP(98, qup2_se6, qup2_se4, phase_flag, cri_trng1, _, _, _, _, _),\n\t[99] = PINGROUP(99, qup2_se5, qup2_se1, phase_flag, cri_trng, _, _, _, _, _),\n\t[100] = PINGROUP(100, qup2_se5, qup2_se1, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, edp0_hot, prng_rosc0, tsense_pwm4, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, edp1_hot, prng_rosc1, tsense_pwm3, _, _, _, _, _, _),\n\t[103] = PINGROUP(103, edp3_hot, prng_rosc2, tsense_pwm2, _, _, _, _, _, _),\n\t[104] = PINGROUP(104, edp2_hot, prng_rosc3, tsense_pwm1, _, _, _, _, _, _),\n\t[105] = PINGROUP(105, mi2s_mclk0, _, qdss_gpio, atest_usb2, _, _, _, _, _),\n\t[106] = PINGROUP(106, mi2s1_sck, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[107] = PINGROUP(107, mi2s1_ws, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[108] = PINGROUP(108, mi2s1_data0, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[109] = PINGROUP(109, mi2s1_data1, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[110] = PINGROUP(110, mi2s2_sck, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[111] = PINGROUP(111, mi2s2_ws, phase_flag, _, qdss_gpio, vsense_trigger, _, _, _, _),\n\t[112] = PINGROUP(112, mi2s2_data0, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[113] = PINGROUP(113, mi2s2_data1, audio_ref, phase_flag, _, qdss_gpio, _, _, _, _),\n\t[114] = PINGROUP(114, hs0_mi2s, pll_bist, phase_flag, _, qdss_gpio, _, _, _, _),\n\t[115] = PINGROUP(115, hs0_mi2s, _, qdss_gpio, _, _, _, _, _, _),\n\t[116] = PINGROUP(116, hs0_mi2s, _, qdss_gpio, _, _, _, _, _, _),\n\t[117] = PINGROUP(117, hs0_mi2s, mi2s_mclk1, _, qdss_gpio, _, _, _, _, _),\n\t[118] = PINGROUP(118, hs1_mi2s, _, qdss_gpio, ddr_pxi5, _, _, _, _, _),\n\t[119] = PINGROUP(119, hs1_mi2s, _, qdss_gpio, ddr_pxi5, _, _, _, _, _),\n\t[120] = PINGROUP(120, hs1_mi2s, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[121] = PINGROUP(121, hs1_mi2s, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[122] = PINGROUP(122, hs2_mi2s, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[123] = PINGROUP(123, hs2_mi2s, phase_flag, _, _, _, _, _, _, _),\n\t[124] = PINGROUP(124, hs2_mi2s, phase_flag, _, _, _, _, _, _, _),\n\t[125] = PINGROUP(125, hs2_mi2s, phase_flag, _, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, _, _, _, _, _, _, _, _, _),\n\t[127] = PINGROUP(127, _, _, _, _, _, _, _, _, _),\n\t[128] = PINGROUP(128, _, _, _, _, _, _, _, _, _),\n\t[129] = PINGROUP(129, _, _, _, _, _, _, _, _, _),\n\t[130] = PINGROUP(130, _, _, _, _, _, _, _, _, _),\n\t[131] = PINGROUP(131, _, _, _, _, _, _, _, _, _),\n\t[132] = PINGROUP(132, _, _, _, _, _, _, _, _, _),\n\t[133] = PINGROUP(133, _, _, _, _, _, _, _, _, _),\n\t[134] = PINGROUP(134, _, _, _, _, _, _, _, _, _),\n\t[135] = PINGROUP(135, _, _, _, _, _, _, _, _, _),\n\t[136] = PINGROUP(136, _, _, _, _, _, _, _, _, _),\n\t[137] = PINGROUP(137, _, _, _, _, _, _, _, _, _),\n\t[138] = PINGROUP(138, _, _, _, _, _, _, _, _, _),\n\t[139] = PINGROUP(139, _, _, _, _, _, _, _, _, _),\n\t[140] = PINGROUP(140, _, _, _, _, _, _, _, _, _),\n\t[141] = PINGROUP(141, _, _, _, _, _, _, _, _, _),\n\t[142] = PINGROUP(142, _, _, _, _, _, _, _, _, _),\n\t[143] = PINGROUP(143, _, _, _, _, _, _, _, _, _),\n\t[144] = PINGROUP(144, dbg_out, _, _, _, _, _, _, _, _),\n\t[145] = PINGROUP(145, _, _, _, _, _, _, _, _, _),\n\t[146] = PINGROUP(146, _, _, _, _, _, _, _, _, _),\n\t[147] = PINGROUP(147, _, _, _, _, _, _, _, _, _),\n\t[148] = PINGROUP(148, _, _, _, _, _, _, _, _, _),\n\t[149] = UFS_RESET(ufs_reset, 0x1a2000),\n\t[150] = SDC_QDSD_PINGROUP(sdc1_rclk, 0x199000, 15, 0),\n\t[151] = SDC_QDSD_PINGROUP(sdc1_clk, 0x199000, 13, 6),\n\t[152] = SDC_QDSD_PINGROUP(sdc1_cmd, 0x199000, 11, 3),\n\t[153] = SDC_QDSD_PINGROUP(sdc1_data, 0x199000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sa8775p_pdc_map[] = {\n\t{ 0, 169 }, { 1, 174 }, { 2, 170 }, { 3, 175 }, { 4, 171 }, { 5, 173 },\n\t{ 6, 172 }, { 7, 182 }, { 10, 220 }, { 11, 213 }, { 12, 221 },\n\t{ 16, 230 }, { 19, 231 }, { 20, 232 }, { 23, 233 }, { 24, 234 },\n\t{ 26, 223 }, { 27, 235 }, { 28, 209 }, { 29, 176 }, { 30, 200 },\n\t{ 31, 201 }, { 32, 212 }, { 35, 177 }, { 36, 178 }, { 39, 184 },\n\t{ 40, 185 }, { 41, 227 }, { 42, 186 }, { 43, 228 }, { 45, 187 },\n\t{ 47, 188 }, { 48, 194 }, { 51, 195 }, { 52, 196 }, { 55, 197 },\n\t{ 56, 198 }, { 57, 236 }, { 58, 192 }, { 59, 193 }, { 72, 179 },\n\t{ 73, 180 }, { 74, 181 }, { 75, 202 }, { 76, 183 }, { 77, 189 },\n\t{ 78, 190 }, { 79, 191 }, { 80, 199 }, { 83, 204 }, { 84, 205 },\n\t{ 85, 229 }, { 86, 206 }, { 89, 207 }, { 91, 208 }, { 94, 214 },\n\t{ 95, 215 }, { 96, 237 }, { 97, 216 }, { 98, 238 }, { 99, 217 },\n\t{ 100, 239 }, { 105, 219 }, { 106, 210 }, { 107, 211 }, { 108, 222 },\n\t{ 109, 203 }, { 145, 225 }, { 146, 226 },\n};\n\nstatic const struct msm_pinctrl_soc_data sa8775p_pinctrl = {\n\t.pins = sa8775p_pins,\n\t.npins = ARRAY_SIZE(sa8775p_pins),\n\t.functions = sa8775p_functions,\n\t.nfunctions = ARRAY_SIZE(sa8775p_functions),\n\t.groups = sa8775p_groups,\n\t.ngroups = ARRAY_SIZE(sa8775p_groups),\n\t.ngpios = 150,\n\t.wakeirq_map = sa8775p_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sa8775p_pdc_map),\n};\n\nstatic int sa8775p_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sa8775p_pinctrl);\n}\n\nstatic const struct of_device_id sa8775p_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,sa8775p-tlmm\", },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, sa8775p_pinctrl_of_match);\n\nstatic struct platform_driver sa8775p_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"sa8775p-tlmm\",\n\t\t.of_match_table = sa8775p_pinctrl_of_match,\n\t},\n\t.probe = sa8775p_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sa8775p_pinctrl_init(void)\n{\n\treturn platform_driver_register(&sa8775p_pinctrl_driver);\n}\narch_initcall(sa8775p_pinctrl_init);\n\nstatic void __exit sa8775p_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&sa8775p_pinctrl_driver);\n}\nmodule_exit(sa8775p_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI SA8775P pinctrl driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}