
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/../scripts/impl.tcl
# source ../target.tcl
## set ABS_TOP                         /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/d_flip_flop.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/decoder_4_to_16.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/four_bit_comparator_always.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/line_decoder.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/one_bit_comparator_always.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/one_bit_comparator_behavioral.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/one_bit_comparator_structural.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/shift_register_behavioral.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/shift_register_structural.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/simple_counter.v /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/z1top.v }
## set CONSTRAINTS { /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/z1top.xdc }
# open_checkpoint ${ABS_TOP}/build/synth/${TOP}.dcp
Command: open_checkpoint /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/build/synth/z1top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2678.266 ; gain = 0.000 ; free physical = 55040 ; free virtual = 65889
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.465 ; gain = 0.000 ; free physical = 54601 ; free virtual = 65448
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.402 ; gain = 0.000 ; free physical = 54095 ; free virtual = 64944
Restored from archive | CPU: 0.050000 secs | Memory: 1.161560 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.402 ; gain = 0.000 ; free physical = 54095 ; free virtual = 64944
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.402 ; gain = 0.000 ; free physical = 54094 ; free virtual = 64943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2721.402 ; gain = 43.137 ; free physical = 54093 ; free virtual = 64943
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
Parsing XDC File [/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/z1top.xdc]
Finished Parsing XDC File [/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/src/z1top.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2759.355 ; gain = 37.953 ; free physical = 54086 ; free virtual = 64936

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2802.168 ; gain = 42.812 ; free physical = 54079 ; free virtual = 64929

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751
Ending Logic Optimization Task | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53902 ; free virtual = 64751

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15f735fbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53901 ; free virtual = 64751

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15f735fbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53901 ; free virtual = 64751

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53901 ; free virtual = 64751
Ending Netlist Obfuscation Task | Checksum: 15f735fbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.168 ; gain = 0.000 ; free physical = 53901 ; free virtual = 64751
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53872 ; free virtual = 64723
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 125fe4d09

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53872 ; free virtual = 64723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53872 ; free virtual = 64723

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 125fe4d09

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53885 ; free virtual = 64736

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1908645c2

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53884 ; free virtual = 64736

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1908645c2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53884 ; free virtual = 64736
Phase 1 Placer Initialization | Checksum: 1908645c2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53882 ; free virtual = 64735

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1908645c2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53881 ; free virtual = 64733

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1908645c2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53881 ; free virtual = 64733

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1908645c2

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3070.621 ; gain = 0.000 ; free physical = 53881 ; free virtual = 64733

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 1d388923f

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3094.633 ; gain = 24.012 ; free physical = 53862 ; free virtual = 64716
Phase 2 Global Placement | Checksum: 1d388923f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3094.633 ; gain = 24.012 ; free physical = 53862 ; free virtual = 64716

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d388923f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3094.633 ; gain = 24.012 ; free physical = 53862 ; free virtual = 64716

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e2144f4

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3094.633 ; gain = 24.012 ; free physical = 53862 ; free virtual = 64715

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b38bb9b4

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3094.633 ; gain = 24.012 ; free physical = 53861 ; free virtual = 64715

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b38bb9b4

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3094.633 ; gain = 24.012 ; free physical = 53861 ; free virtual = 64715

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64699

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698
Phase 3 Detail Placement | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53843 ; free virtual = 64697

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698
Phase 4.3 Placer Reporting | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.637 ; gain = 0.000 ; free physical = 53844 ; free virtual = 64698

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e854c4db

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698
Ending Placer Task | Checksum: 1142d32db

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3095.637 ; gain = 25.016 ; free physical = 53844 ; free virtual = 64698
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3103.641 ; gain = 0.000 ; free physical = 53872 ; free virtual = 64728
INFO: [Common 17-1381] The checkpoint '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/build/impl/z1top_placed.dcp' has been generated.
# report_utilization -file post_place_utilization.rpt
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7b572d3a ConstDB: 0 ShapeSum: 98d605a1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ba05a00c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3168.262 ; gain = 64.621 ; free physical = 53722 ; free virtual = 64575
Post Restoration Checksum: NetGraph: f2d9a03e NumContArr: c72bffce Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ba05a00c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3176.258 ; gain = 72.617 ; free physical = 53705 ; free virtual = 64558

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ba05a00c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3176.258 ; gain = 72.617 ; free physical = 53705 ; free virtual = 64558
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 116f3d515

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53701 ; free virtual = 64556

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 116f3d515

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53700 ; free virtual = 64556
Phase 3 Initial Routing | Checksum: ed997132

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53698 ; free virtual = 64553

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53698 ; free virtual = 64553
Phase 4 Rip-up And Reroute | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53698 ; free virtual = 64553

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53698 ; free virtual = 64553

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53698 ; free virtual = 64553
Phase 6 Post Hold Fix | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53698 ; free virtual = 64553

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00605778 %
  Global Horizontal Routing Utilization  = 0.00177485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53697 ; free virtual = 64553

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53697 ; free virtual = 64553

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 113c7c6f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53697 ; free virtual = 64552
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53715 ; free virtual = 64571

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3188.141 ; gain = 84.500 ; free physical = 53704 ; free virtual = 64560
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3205.051 ; gain = 8.906 ; free physical = 53709 ; free virtual = 64566
INFO: [Common 17-1381] The checkpoint '/home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/build/impl/z1top_routed.dcp' has been generated.
# write_verilog -force post_route.v
# write_xdc -force post_route.xdc
# report_drc -file post_route_drc.rpt
Command: report_drc -file post_route_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tmp/eecs151-agk/fpga-labs-fa24-MissyJinkl/lab1/build/impl/post_route_drc.rpt.
report_drc completed successfully
# report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
# write_bitstream -force ${TOP}.bit
Command: write_bitstream -force z1top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z1top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3571.387 ; gain = 335.684 ; free physical = 53646 ; free virtual = 64508
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 09:08:09 2024...
