#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 17 15:32:35 2018
# Process ID: 113812
# Current directory: V:/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent114360 V:\project\project.xpr
# Log file: V:/project/vivado.log
# Journal file: V:/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/project/project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/project/project.srcs/sim_1/new/top.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] synth_4 strategy "tg3," step synth_design, attribute : Could not find the file 'V:/../usefulTCL/SynthesisFinish.tcl'.
WARNING: [filemgmt 56-3] synth_4 strategy "tg3," step synth_design, attribute : Could not find the file 'V:/../usefulTCL/SynthesisStart.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationFinish.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationStart.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptFinish.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptStart.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceStart.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceFinish.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteStart.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteFinish.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamStart.tcl'.
WARNING: [filemgmt 56-3] impl_5 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamFinish.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationFinish.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationStart.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptFinish.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptStart.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceStart.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceFinish.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteStart.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteFinish.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamStart.tcl'.
WARNING: [filemgmt 56-3] ila_1_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamFinish.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationFinish.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationStart.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptFinish.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptStart.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceStart.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceFinish.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteStart.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteFinish.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamStart.tcl'.
WARNING: [filemgmt 56-3] impl_6 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamFinish.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationFinish.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationStart.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptFinish.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptStart.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceStart.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceFinish.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteStart.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteFinish.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamStart.tcl'.
WARNING: [filemgmt 56-3] mig_7series_1_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamFinish.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationFinish.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationStart.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptFinish.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptStart.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceStart.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceFinish.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteStart.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteFinish.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamStart.tcl'.
WARNING: [filemgmt 56-3] ila_uart_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamFinish.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationFinish.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step init_design, attribute : Could not find the file 'V:/../usefulTCL/ImplementationStart.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptFinish.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step opt_design, attribute : Could not find the file 'V:/../usefulTCL/OptStart.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceStart.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step place_design, attribute : Could not find the file 'V:/../usefulTCL/PlaceFinish.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteStart.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step route_design, attribute : Could not find the file 'V:/../usefulTCL/RouteFinish.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamStart.tcl'.
WARNING: [filemgmt 56-3] clk_wiz_0_impl_1 strategy "tg," step write_bitstream, attribute : Could not find the file 'V:/../usefulTCL/BitStreamFinish.tcl'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 884.512 ; gain = 157.293
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_run synth_4 -name synth_4
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint 'v:/project/project.srcs/sources_1/ip/ila_uart/ila_uart.dcp' for cell 'rx_dbg'
INFO: [Project 1-454] Reading design checkpoint 'v:/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1.dcp' for cell 'u_mig_7series_inst'
INFO: [Netlist 29-17] Analyzing 721 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: rx_dbg UUID: c6c96acb-0f57-5e94-8fbe-f836f4a62577 
INFO: [Chipscope 16-324] Core: tx_dbg UUID: 299b6786-0f8b-5f30-a1f7-6c444117c2cd 
Parsing XDC File [v:/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_inst'
Finished Parsing XDC File [v:/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/constraints/mig_7series_1.xdc] for cell 'u_mig_7series_inst'
Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'rx_dbg/inst'
Finished Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'rx_dbg/inst'
Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'tx_dbg/inst'
Finished Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'tx_dbg/inst'
Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'rx_dbg/inst'
Finished Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'rx_dbg/inst'
Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'tx_dbg/inst'
Finished Parsing XDC File [v:/project/project.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'tx_dbg/inst'
Parsing XDC File [v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Common 17-344] 'get_clocks' was cancelled [v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [v:/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [V:/project/project.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [V:/project/project.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1888.563 ; gain = 1002.852
INFO: [Common 17-344] 'open_run' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 17 15:34:42 2018...
