// Seed: 4232229722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_7;
  logic id_8;
  wire  id_9;
  assign id_7 = id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd43
) (
    output tri0 _id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
  logic [7:0] id_3[-1 : id_0], id_4, id_5;
  wand  id_6 = 1 - -1;
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6
  );
  assign id_4[1] = id_6;
endmodule
