<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct 18 16:55:25 2018" VIVADOVERSION="2017.4.1">

  <SYSTEMINFO ARCH="kintex7" BOARD="xilinx.com:kc705:part0:1.5" DEVICE="7k325t" NAME="system" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="mdio_mdc" SIGIS="clk"/>
    <PORT DIR="I" NAME="mdio_mdio_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_mdio_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="mdio_mdio_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="sgmii_rxn" SIGIS="undef"/>
    <PORT DIR="I" NAME="sgmii_rxp" SIGIS="undef"/>
    <PORT DIR="O" NAME="sgmii_txn" SIGIS="undef"/>
    <PORT DIR="O" NAME="sgmii_txp" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="phy_clk_clk_n" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="phy_clk_clk_p" SIGIS="clk"/>
    <PORT DIR="I" NAME="iic_main_scl_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="iic_main_scl_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="iic_main_scl_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="iic_main_sda_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="iic_main_sda_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="iic_main_sda_t" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="63" NAME="DDR3_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="7" NAME="DDR3_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="7" NAME="DDR3_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="13" NAME="DDR3_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="DDR3_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ras_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_cas_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_we_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_reset_n" SIGIS="rst"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR3_ck_p" RIGHT="0" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR3_ck_n" RIGHT="0" SIGIS="clk"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_cs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="7" NAME="DDR3_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR3_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="phy_sd" SIGIS="undef" SIGNAME="External_Ports_phy_sd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet" PORT="signal_detect"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="phy_rst_n" RIGHT="0" SIGIS="rst" SIGNAME="axi_ethernet_phy_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ethernet" PORT="phy_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="uart_sin" SIGIS="undef" SIGNAME="External_Ports_uart_sin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uart" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_sout" SIGIS="undef" SIGNAME="axi_uart_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uart" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="spi_csn_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_spi_csn_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="ss_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="spi_csn_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_spi_ss_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="ss_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_clk_i" SIGIS="undef" SIGNAME="External_Ports_spi_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="sck_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_clk_o" SIGIS="undef" SIGNAME="axi_spi_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_sdo_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdo_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="io0_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_sdo_o" SIGIS="undef" SIGNAME="axi_spi_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_sdi_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdi_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="io1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio0_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio0_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio0_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio0_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio1_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio1_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio1_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mb_intr_05" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="External_Ports_mb_intr_05">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_concat_intc" PORT="In5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="mb_intr_06" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="External_Ports_mb_intr_06">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_concat_intc" PORT="In6"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_ref_clk_0" SIGIS="undef" SIGNAME="External_Ports_tx_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="qpll_ref_clk_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_ref_clk_0" SIGIS="undef" SIGNAME="External_Ports_rx_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="cpll_ref_clk_0"/>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="cpll_ref_clk_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_ref_clk_2" SIGIS="undef" SIGNAME="External_Ports_rx_ref_clk_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="cpll_ref_clk_2"/>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="cpll_ref_clk_3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_0_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_0_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_0_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_0_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_1_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_1_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_2_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_2_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_2_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_2_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_2_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_2_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_3_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_3_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_3_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_data_3_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_3_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_3_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_sync_0" SIGIS="undef" SIGNAME="External_Ports_tx_sync_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_0_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_0_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_sync_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_2_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_2_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_2_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_2_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_3_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_3_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_3_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_3_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_sysref_2" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_sync_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dac_fifo_bypass" SIGIS="undef" SIGNAME="External_Ports_dac_fifo_bypass">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="bypass"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk_p" SIGIS="clk" SIGNAME="External_Ports_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk_n" SIGIS="clk" SIGNAME="External_Ports_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_ethernet_mdio" NAME="mdio" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MDC" PHYSICAL="mdio_mdc"/>
        <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_mdio_i"/>
        <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_mdio_o"/>
        <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_mdio_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_ethernet_sgmii" NAME="sgmii" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RXN" PHYSICAL="sgmii_rxn"/>
        <PORTMAP LOGICAL="RXP" PHYSICAL="sgmii_rxp"/>
        <PORTMAP LOGICAL="TXN" PHYSICAL="sgmii_txn"/>
        <PORTMAP LOGICAL="TXP" PHYSICAL="sgmii_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_phy_clk" NAME="phy_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="625000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="phy_clk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="phy_clk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_iic_main_IIC" NAME="iic_main" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="iic_main_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="iic_main_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="iic_main_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="iic_main_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="iic_main_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="iic_main_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR3_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR3_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR3_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR3_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR3_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR3_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR3_we_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR3_reset_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR3_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR3_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR3_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR3_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR3_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/axi_ad9371_core" HWVERSION="1.0" INSTANCE="axi_ad9371_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9371" VLNV="analog.com:user:axi_ad9371:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DAC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="ADC_DATAPATH_DISABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_core_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="adc_clk" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_rx_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="adc_rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="adc_rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_rx_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="adc_os_clk" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_rx_os_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="adc_rx_os_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="adc_rx_os_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_rx_os_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="dac_clk" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_tx_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="dac_tx_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="dac_tx_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="dac_sync_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_sync_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_enable_i0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_i1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_i1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_q1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_q1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="adc_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dunf" SIGIS="undef"/>
        <PORT DIR="O" NAME="adc_os_enable_i0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_os_valid_i0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adc_os_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_os_enable_q0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_os_valid_q0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adc_os_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_os_dovf" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="fifo_wr_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_os_dunf" SIGIS="undef"/>
        <PORT DIR="O" NAME="dac_enable_i0" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i0" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dac_data_i0" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q0" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_enable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q0" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_valid_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dac_data_q0" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_i1" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_enable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_i1" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_valid_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dac_data_i1" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_enable_q1" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_enable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_q1" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_valid_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dac_data_q1" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dovf" SIGIS="undef"/>
        <PORT DIR="I" NAME="dac_dunf" SIGIS="undef" SIGNAME="axi_ad9371_dacfifo_dac_dunf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dac_dunf"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M09_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_dacfifo" HWVERSION="1.0" INSTANCE="axi_ad9371_dacfifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_dacfifo" VLNV="analog.com:user:util_dacfifo:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="10"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_dacfifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="dma_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_rst" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_valid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_axis_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="dma_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_axis_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma_ready" SIGIS="undef" SIGNAME="axi_ad9371_dacfifo_dma_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_axis_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_xfer_req" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_axis_xfer_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma_xfer_last" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_axis_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="dac_clk" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_rst" SIGIS="rst" SIGNAME="axi_ad9371_tx_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dac_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_dacfifo_dac_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_dunf" SIGIS="undef" SIGNAME="axi_ad9371_dacfifo_dac_dunf">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_dunf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_xfer_out" SIGIS="undef"/>
        <PORT DIR="I" NAME="bypass" SIGIS="undef" SIGNAME="External_Ports_dac_fifo_bypass">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dac_fifo_bypass"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_clkgen" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_clkgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_clkgen" VLNV="analog.com:user:axi_clkgen:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="2"/>
        <PARAMETER NAME="DEVICE_TYPE" VALUE="0"/>
        <PARAMETER NAME="CLKSEL_EN" VALUE="0"/>
        <PARAMETER NAME="CLKIN_PERIOD" VALUE="8"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="5"/>
        <PARAMETER NAME="VCO_DIV" VALUE="1"/>
        <PARAMETER NAME="VCO_MUL" VALUE="8"/>
        <PARAMETER NAME="CLK0_DIV" VALUE="8"/>
        <PARAMETER NAME="CLK0_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLK1_DIV" VALUE="6"/>
        <PARAMETER NAME="CLK1_PHASE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_clkgen_0"/>
        <PARAMETER NAME="ENABLE_CLKIN2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CLKOUT1" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ad9371_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="O" NAME="clk_0" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="fifo_wr_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_clk"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_clk_0"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_clk_1"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="clk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M15_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_dma" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="64"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="64"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="false"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="false"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="true"/>
        <PARAMETER NAME="CYCLIC" VALUE="false"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="2"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="128"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="4"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="4"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x7C400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7C400FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9371_rx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In12"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_dest_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_aresetn" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_dest_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_dest_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_dest_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_dest_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wlast" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_dest_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="fifo_wr_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="util_ad9371_rx_cpack_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="fifo_wr_din" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_rx_cpack_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_dovf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_sync" SIGIS="undef" SIGNAME="util_ad9371_rx_cpack_adc_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_xfer_req" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M17_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_dma_m_dest_axi" DATAWIDTH="64" NAME="m_dest_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_dest_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_dest_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_dest_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_dest_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_dest_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_dest_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_dest_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_dest_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_dest_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_dest_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_dest_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_dest_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_dest_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_dest_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_dest_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_dest_axi_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="fifo_wr" TYPE="TARGET" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="fifo_wr_din"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="fifo_wr_sync"/>
            <PORTMAP LOGICAL="XFER_REQ" PHYSICAL="fifo_wr_xfer_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dest_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_jesd_rstgen" HWVERSION="5.0" INSTANCE="axi_ad9371_rx_jesd_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_jesd_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="axi_ad9371_rx_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_cpack" PORT="adc_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_jesd/rx" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_jesd_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_rx" VLNV="analog.com:user:jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_ad9371_rx_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_data_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_charisk_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_charisk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_notintable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_notintable_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_notintable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_disperr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_disperr_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_disperr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_en_char_align" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_calign_0"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_calign_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="core_status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_0" NAME="rx_phy0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_1" NAME="rx_phy1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="cfg_buffer_delay"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_rx_status" NAME="rx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="status_lane_latency"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_rx_event" NAME="rx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_jesd/rx_axi" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_jesd_rx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_rx" VLNV="analog.com:user:axi_jesd204_rx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44AA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44AA3FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9371_rx_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In15"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_ad9371_rx_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="core_status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M16_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="core_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="core_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="core_ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_rx_event" NAME="rx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_jesd_rx_rx_status" NAME="rx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="core_status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="core_status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="core_status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="core_status_lane_latency"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_os_clkgen" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_os_clkgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_clkgen" VLNV="analog.com:user:axi_clkgen:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="2"/>
        <PARAMETER NAME="DEVICE_TYPE" VALUE="0"/>
        <PARAMETER NAME="CLKSEL_EN" VALUE="0"/>
        <PARAMETER NAME="CLKIN_PERIOD" VALUE="8"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="5"/>
        <PARAMETER NAME="VCO_DIV" VALUE="1"/>
        <PARAMETER NAME="VCO_MUL" VALUE="8"/>
        <PARAMETER NAME="CLK0_DIV" VALUE="8"/>
        <PARAMETER NAME="CLK0_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLK1_DIV" VALUE="6"/>
        <PARAMETER NAME="CLK1_PHASE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_os_clkgen_0"/>
        <PARAMETER NAME="ENABLE_CLKIN2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CLKOUT1" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ad9371_xcvr_rx_out_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_out_clk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="O" NAME="clk_0" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="fifo_wr_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_clk"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_clk_2"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_clk_3"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="clk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M19_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_os_dma" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_os_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="64"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="64"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="false"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="false"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="true"/>
        <PARAMETER NAME="CYCLIC" VALUE="false"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="2"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="128"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="4"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="4"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_os_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x7C440000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7C440FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9371_rx_os_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In14"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_dest_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_aresetn" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_dest_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_dest_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_dest_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_dest_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_dest_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_dest_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_wlast" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_dest_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_dest_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_dest_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="fifo_wr_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_en" SIGIS="undef" SIGNAME="util_ad9371_rx_os_cpack_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="fifo_wr_din" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_rx_os_cpack_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_overflow" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_fifo_wr_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_dovf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_wr_sync" SIGIS="undef" SIGNAME="util_ad9371_rx_os_cpack_adc_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_wr_xfer_req" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M21_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_dma_m_dest_axi" DATAWIDTH="64" NAME="m_dest_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_dest_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_dest_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_dest_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_dest_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_dest_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_dest_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_dest_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_dest_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_dest_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_dest_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_dest_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_dest_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_dest_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_dest_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_dest_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_dest_axi_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="fifo_wr" TYPE="TARGET" VLNV="analog.com:interface:fifo_wr:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="fifo_wr_en"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="fifo_wr_din"/>
            <PORTMAP LOGICAL="OVERFLOW" PHYSICAL="fifo_wr_overflow"/>
            <PORTMAP LOGICAL="SYNC" PHYSICAL="fifo_wr_sync"/>
            <PORTMAP LOGICAL="XFER_REQ" PHYSICAL="fifo_wr_xfer_req"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_dest_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_os_jesd_rstgen" HWVERSION="5.0" INSTANCE="axi_ad9371_rx_os_jesd_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_os_jesd_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_rx_os_cpack" PORT="adc_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_os_jesd/rx" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_os_jesd_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_rx" VLNV="analog.com:user:jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_data_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_charisk_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_charisk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_notintable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_notintable_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_notintable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_disperr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_disperr_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_disperr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sysref_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sync_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_en_char_align" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_calign_2"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="rx_calign_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_rx_os_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_valid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_rx_os_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="core_status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_2" NAME="rx_phy0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_3" NAME="rx_phy1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="cfg_buffer_delay"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_rx_status" NAME="rx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="status_lane_latency"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_rx_event" NAME="rx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_os_jesd/rx_axi" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_rx" VLNV="analog.com:user:axi_jesd204_rx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_axi_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44AB0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44AB3FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In8"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="core_status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M20_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="core_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="core_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="core_ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_rx_event" NAME="rx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_jesd_rx_rx_status" NAME="rx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="core_status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="core_status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="core_status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="core_status_lane_latency"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_os_xcvr" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_os_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="0"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="0"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="1"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="00"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_os_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cpll_rst_2"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cpll_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M18_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_es_0" NAME="up_es_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_es_1" NAME="up_es_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
        <PERIPHERAL INSTANCE="util_ad9371_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_rx_xcvr" HWVERSION="1.0" INSTANCE="axi_ad9371_rx_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="0"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="0"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="1"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="00"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_rx_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rx_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_ad9371_rx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cpll_rst_0"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cpll_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M14_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_es_0" NAME="up_es_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_es_1" NAME="up_es_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
        <PERIPHERAL INSTANCE="util_ad9371_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_tx_clkgen" HWVERSION="1.0" INSTANCE="axi_ad9371_tx_clkgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_clkgen" VLNV="analog.com:user:axi_clkgen:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="2"/>
        <PARAMETER NAME="DEVICE_TYPE" VALUE="0"/>
        <PARAMETER NAME="CLKSEL_EN" VALUE="0"/>
        <PARAMETER NAME="CLKIN_PERIOD" VALUE="8"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="5"/>
        <PARAMETER NAME="VCO_DIV" VALUE="1"/>
        <PARAMETER NAME="VCO_MUL" VALUE="8"/>
        <PARAMETER NAME="CLK0_DIV" VALUE="8"/>
        <PARAMETER NAME="CLK0_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLK1_DIV" VALUE="6"/>
        <PARAMETER NAME="CLK1_PHASE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_tx_clkgen_0"/>
        <PARAMETER NAME="ENABLE_CLKIN2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CLKOUT1" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ad9371_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="O" NAME="clk_0" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dac_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_ad9371_tx_upack" PORT="dac_clk"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_clk_0"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_clk_1"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_clk_2"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_clk_3"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="clk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M11_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_tx_dma" HWVERSION="1.0" INSTANCE="axi_ad9371_tx_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dmac" VLNV="analog.com:user:axi_dmac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_SRC" VALUE="64"/>
        <PARAMETER NAME="DMA_DATA_WIDTH_DEST" VALUE="128"/>
        <PARAMETER NAME="DMA_LENGTH_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DMA_2D_TRANSFER" VALUE="false"/>
        <PARAMETER NAME="ASYNC_CLK_REQ_SRC" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_SRC_DEST" VALUE="true"/>
        <PARAMETER NAME="ASYNC_CLK_DEST_REQ" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_DEST" VALUE="true"/>
        <PARAMETER NAME="AXI_SLICE_SRC" VALUE="false"/>
        <PARAMETER NAME="SYNC_TRANSFER_START" VALUE="false"/>
        <PARAMETER NAME="CYCLIC" VALUE="true"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_DEST" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_PROTOCOL_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_TYPE_DEST" VALUE="1"/>
        <PARAMETER NAME="DMA_TYPE_SRC" VALUE="0"/>
        <PARAMETER NAME="DMA_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MAX_BYTES_PER_BURST" VALUE="128"/>
        <PARAMETER NAME="FIFO_SIZE" VALUE="4"/>
        <PARAMETER NAME="AXI_ID_WIDTH_SRC" VALUE="4"/>
        <PARAMETER NAME="AXI_ID_WIDTH_DEST" VALUE="4"/>
        <PARAMETER NAME="DISABLE_DEBUG_REGISTERS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_tx_dma_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x7C420000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7C420FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9371_tx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In13"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_src_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_aresetn" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_src_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_src_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_src_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_src_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_src_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_src_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_src_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_src_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_src_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_ready" SIGIS="undef" SIGNAME="axi_ad9371_dacfifo_dma_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dma_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_valid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dma_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dma_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_last" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dma_xfer_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_xfer_req" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_axis_xfer_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dma_xfer_req"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M13_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_dma_m_src_axi" DATAWIDTH="64" NAME="m_src_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_src_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_src_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_src_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_src_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_src_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_src_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_src_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_src_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_src_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_src_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_src_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_src_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_ready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_last"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_src_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_tx_jesd_rstgen" HWVERSION="5.0" INSTANCE="axi_ad9371_tx_jesd_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_tx_jesd_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="axi_ad9371_tx_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dac_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_tx_jesd/tx" HWVERSION="1.0" INSTANCE="axi_ad9371_tx_jesd_tx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_tx" VLNV="analog.com:user:jesd204_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_ad9371_tx_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_data_1"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_data_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_data_3"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_charisk_1"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_charisk_2"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_charisk_3"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="tx_charisk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_tx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="sync" SIGIS="undef" SIGNAME="External_Ports_tx_sync_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="tx_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ilas_config_rd" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ilas_config_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_ilas_config_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_manual_sync_request" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ctrl_manual_sync_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_ctrl_manual_sync_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="status_sync" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_status_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="core_status_state"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="tx_data" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ad9371_tx_clkgen_0_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tx_valid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tx_ready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tx_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy0" NAME="tx_phy0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy1" NAME="tx_phy1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy2" NAME="tx_phy2" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy3" NAME="tx_phy3" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="phy_charisk"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_ilas_config" NAME="tx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rd" PHYSICAL="ilas_config_rd"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_event" NAME="tx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_status" NAME="tx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="status_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_axi_tx_ctrl" NAME="tx_ctrl" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="manual_sync_request" PHYSICAL="ctrl_manual_sync_request"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_tx_jesd/tx_axi" HWVERSION="1.0" INSTANCE="axi_ad9371_tx_jesd_tx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_tx" VLNV="analog.com:user:axi_jesd204_tx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_tx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A93FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9371_tx_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In7"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_ad9371_tx_jesd_tx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_cgs" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_continuous_cgs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_continuous_cgs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_continuous_ilas" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_continuous_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_continuous_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_skip_ilas" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_skip_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_skip_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_mframes_per_ilas" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_mframes_per_ilas">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_mframes_per_ilas"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_ilas_config_rd" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ilas_config_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="ilas_config_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_manual_sync_request" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_ctrl_manual_sync_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="ctrl_manual_sync_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_status_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="status_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_status_sync" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_status_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="status_sync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M12_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_axi_tx_cfg" NAME="tx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="continuous_cgs" PHYSICAL="core_cfg_continuous_cgs"/>
            <PORTMAP LOGICAL="continuous_ilas" PHYSICAL="core_cfg_continuous_ilas"/>
            <PORTMAP LOGICAL="skip_ilas" PHYSICAL="core_cfg_skip_ilas"/>
            <PORTMAP LOGICAL="mframes_per_ilas" PHYSICAL="core_cfg_mframes_per_ilas"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_ilas_config" NAME="tx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rd" PHYSICAL="core_ilas_config_rd"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_event" NAME="tx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_status" NAME="tx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_tx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="state" PHYSICAL="core_status_state"/>
            <PORTMAP LOGICAL="sync" PHYSICAL="core_status_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_axi_tx_ctrl" NAME="tx_ctrl" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_tx_ctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="manual_sync_request" PHYSICAL="core_ctrl_manual_sync_request"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ad9371_tx_xcvr" HWVERSION="1.0" INSTANCE="axi_ad9371_tx_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="0"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="1"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="0"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9371_tx_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A80000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A8FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_cm_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cm_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_cm_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cm_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_cm_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cm_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_cm_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cm_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_cm_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cm_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_cm_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_enb_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_tx_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_ad9371_tx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_qpll_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M10_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_cm_0" NAME="up_cm_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_cm_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_cm_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_cm_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_cm_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_cm_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_cm_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_2" NAME="up_ch_2" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_3" NAME="up_ch_3" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="util_ad9371_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_cpu_interconnect" HWVERSION="2.1" INSTANCE="axi_cpu_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="22"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_cpu_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M17_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M17_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M17_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M18_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M18_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M18_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M19_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M19_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M19_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M19_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M19_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M19_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M19_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M19_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M19_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M19_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M19_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M19_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M19_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_clkgen_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M21_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M21_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M21_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M21_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M21_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M21_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M21_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M21_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M21_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M21_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M21_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M21_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M21_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M21_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M20_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M20_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M20_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M20_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M20_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M20_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M20_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M20_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M20_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M20_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M20_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M20_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M20_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M16_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M16_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DP" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M12_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M12_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M12_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M13_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M13_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M13_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M14_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M14_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M14_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M15_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M15_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M15_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M16_AXI" DATAWIDTH="32" NAME="M16_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M16_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M16_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M16_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M16_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M16_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M16_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M16_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M16_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M16_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M16_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M16_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M16_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M16_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M16_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M16_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M16_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M16_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M16_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M16_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M17_AXI" DATAWIDTH="32" NAME="M17_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M17_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M17_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M17_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M17_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M17_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M17_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M17_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M17_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M17_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M17_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M17_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M17_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M17_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M17_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M17_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M17_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M17_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M17_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M17_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M18_AXI" DATAWIDTH="32" NAME="M18_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M18_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M18_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M18_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M18_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M18_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M18_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M18_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M18_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M18_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M18_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M18_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M18_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M18_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M18_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M18_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M18_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M18_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M18_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M18_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M19_AXI" DATAWIDTH="32" NAME="M19_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M19_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M19_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M19_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M19_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M19_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M19_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M19_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M19_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M19_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M19_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M19_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M19_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M19_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M19_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M19_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M19_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M19_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M19_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M19_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M20_AXI" DATAWIDTH="32" NAME="M20_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M20_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M20_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M20_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M20_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M20_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M20_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M20_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M20_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M20_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M20_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M20_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M20_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M20_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M20_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M20_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M20_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M20_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M20_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M20_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M21_AXI" DATAWIDTH="32" NAME="M21_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M21_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M21_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M21_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M21_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M21_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M21_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M21_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M21_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M21_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M21_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M21_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M21_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M21_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M21_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M21_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M21_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M21_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M21_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M21_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ddr_cntrl_rstgen" HWVERSION="5.0" INSTANCE="axi_ddr_cntrl_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ddr_cntrl_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="axi_ddr_cntrl_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="system_axi_ethernet_0" BDTYPE="SBD" DRIVERMODE="CORE" FULLNAME="/axi_ethernet" HWVERSION="7.1" INSTANCE="axi_ethernet" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ethernet" VLNV="xilinx.com:ip:axi_ethernet:7.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ethernet;v=v7_1;d=pg138-axi-ethernet.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="Reg0" RANGE="0x00040000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ethernet_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="ETHERNET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="speed_1_2p5" VALUE="1G"/>
        <PARAMETER NAME="PHY_TYPE" VALUE="SGMII"/>
        <PARAMETER NAME="processor_mode" VALUE="true"/>
        <PARAMETER NAME="PHYRST_BOARD_INTERFACE" VALUE="phy_reset_out"/>
        <PARAMETER NAME="DIFFCLK_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MDIO_BOARD_INTERFACE" VALUE="mdio_mdc"/>
        <PARAMETER NAME="ENABLE_LVDS" VALUE="true"/>
        <PARAMETER NAME="Enable_1588" VALUE="false"/>
        <PARAMETER NAME="ENABLE_AVB" VALUE="false"/>
        <PARAMETER NAME="Enable_1588_1step" VALUE="false"/>
        <PARAMETER NAME="Timer_Format" VALUE="0"/>
        <PARAMETER NAME="TIMER_CLK_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="PHYADDR" VALUE="1"/>
        <PARAMETER NAME="gt_type" VALUE="GTH"/>
        <PARAMETER NAME="Include_IO" VALUE="true"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="GTinEx" VALUE="false"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="EnableAsyncSGMII" VALUE="false"/>
        <PARAMETER NAME="ClockSelection" VALUE="Sync"/>
        <PARAMETER NAME="tx_in_upper_nibble" VALUE="true"/>
        <PARAMETER NAME="txlane0_placement" VALUE="DIFF_PAIR_0"/>
        <PARAMETER NAME="rxlane0_placement" VALUE="DIFF_PAIR_0"/>
        <PARAMETER NAME="txlane1_placement" VALUE="DIFF_PAIR_1"/>
        <PARAMETER NAME="rxlane1_placement" VALUE="DIFF_PAIR_1"/>
        <PARAMETER NAME="InstantiateBitslice0" VALUE="false"/>
        <PARAMETER NAME="rxnibblebitslice0used" VALUE="false"/>
        <PARAMETER NAME="RXMEM" VALUE="8k"/>
        <PARAMETER NAME="TXMEM" VALUE="8k"/>
        <PARAMETER NAME="TXCSUM" VALUE="Full"/>
        <PARAMETER NAME="RXCSUM" VALUE="Full"/>
        <PARAMETER NAME="TXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TRAN" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_TAG" VALUE="false"/>
        <PARAMETER NAME="TXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="RXVLAN_STRP" VALUE="false"/>
        <PARAMETER NAME="MCAST_EXTEND" VALUE="false"/>
        <PARAMETER NAME="Frame_Filter" VALUE="true"/>
        <PARAMETER NAME="Number_of_Table_Entries" VALUE="4"/>
        <PARAMETER NAME="Statistics_Counters" VALUE="true"/>
        <PARAMETER NAME="Statistics_Reset" VALUE="false"/>
        <PARAMETER NAME="Statistics_Width" VALUE="64bit"/>
        <PARAMETER NAME="Enable_Pfc" VALUE="false"/>
        <PARAMETER NAME="drpclkrate" VALUE="50.0"/>
        <PARAMETER NAME="gtrefclkrate" VALUE="125"/>
        <PARAMETER NAME="lvdsclkrate" VALUE="625"/>
        <PARAMETER NAME="axiliteclkrate" VALUE="100.0"/>
        <PARAMETER NAME="axisclkrate" VALUE="100.0"/>
        <PARAMETER NAME="gtrefclksrc" VALUE="clk0"/>
        <PARAMETER NAME="gtlocation" VALUE="X0Y0"/>
        <PARAMETER NAME="SIMULATION_MODE" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40E00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x40E3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axi_lite_resetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mac_irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_txd_arstn" SIGIS="rst" SIGNAME="axi_ethernet_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="mm2s_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_txc_arstn" SIGIS="rst" SIGNAME="axi_ethernet_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="mm2s_cntrl_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_rxd_arstn" SIGIS="rst" SIGNAME="axi_ethernet_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s2mm_prmry_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_rxs_arstn" SIGIS="rst" SIGNAME="axi_ethernet_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s2mm_sts_reset_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="signal_detect" SIGIS="undef" SIGNAME="External_Ports_phy_sd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="phy_sd"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="clk125_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="625000000" DIR="O" NAME="clk625_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="208333333" DIR="O" NAME="clk208_out" SIGIS="clk"/>
        <PORT CLKFREQUENCY="104166666" DIR="O" NAME="clk104_out" SIGIS="clk"/>
        <PORT DIR="O" NAME="rst_125_out" SIGIS="rst"/>
        <PORT DIR="O" NAME="mmcm_locked_out" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="phy_rst_n" RIGHT="0" SIGIS="rst" SIGNAME="axi_ethernet_phy_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="phy_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_txc_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_cntrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_txc_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_cntrl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txc_tlast" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_cntrl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_txc_tready" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_cntrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txc_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_cntrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_txd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_txd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_txd_tready" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_txd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_rxd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_rxd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxd_tlast" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_rxd_tready" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxd_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_rxs_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_rxs_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_sts_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxs_tlast" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_rxs_tready" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_sts_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rxs_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axis_s2mm_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sgmii_rxn" SIGIS="undef"/>
        <PORT DIR="I" NAME="sgmii_rxp" SIGIS="undef"/>
        <PORT DIR="O" NAME="sgmii_txn" SIGIS="undef"/>
        <PORT DIR="O" NAME="sgmii_txp" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdc" SIGIS="clk"/>
        <PORT DIR="I" NAME="mdio_mdio_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdio_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="mdio_mdio_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="lvds_clk_clk_n" SIGIS="clk"/>
        <PORT DIR="I" NAME="lvds_clk_clk_p" SIGIS="clk"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXIS_MM2S" NAME="s_axis_txd" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXIS_CNTRL" NAME="s_axis_txc" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_txc_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_txc_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_txc_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_txc_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_txc_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_m_axis_rxd" NAME="m_axis_rxd" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxd_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxd_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_m_axis_rxs" NAME="m_axis_rxs" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rxs_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_rxs_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rxs_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rxs_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rxs_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_mdio" NAME="mdio" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="mdio_mdc"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="mdio_mdio_i"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="mdio_mdio_o"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="mdio_mdio_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_sgmii" NAME="sgmii" TYPE="INITIATOR" VLNV="xilinx.com:interface:sgmii:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RXN" PHYSICAL="sgmii_rxn"/>
            <PORTMAP LOGICAL="RXP" PHYSICAL="sgmii_rxp"/>
            <PORTMAP LOGICAL="TXN" PHYSICAL="sgmii_txn"/>
            <PORTMAP LOGICAL="TXP" PHYSICAL="sgmii_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_phy_clk" NAME="lvds_clk" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="625000000"/>
          <PARAMETER NAME="TYPE" VALUE="ETH_LVDS_CLK"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="lvds_clk_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="lvds_clk_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_ethernet_dma" HWVERSION="7.1" INSTANCE="axi_ethernet_dma" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dma" VLNV="xilinx.com:ip:axi_dma:7.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v7_1;d=pg021_axi_dma.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_LITE" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="MM2S_DMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10002"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop control for controlling running and stopping of the DMA channel.&#xA;  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. &#xA;  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.&#xA;  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.&#xA;  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.&#xA;  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.&#xA;AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Keyhole">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.&#xA;This bit is non functional when the multichannel feature is enabled or in Direct Register mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Cyclic_BD_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.&#xA;This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.&#xA;This bit is non functional when DMA operates in multichannel mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable.&#xA;  0 - Error Interrupt disabled&#xA;  1 - Error Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThreshold">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.&#xA;Note: Setting this value to zero disables the delay timer interrupt.&#xA;Note: This field is ignored when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_DMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x04"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10000"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Idle">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Idle. Indicates the state of AXI DMA operations.&#xA;For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.&#xA;For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIncld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - Scatter Gather Enabled&#xA;0 - Scatter Gather not enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGSlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGDecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.&#xA;Writing a 1 to this bit will clear it.   &#xA;0 - No error Interrupt.   &#xA;1 - Error interrupt detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThresholdSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold Status. Indicates current interrupt threshold value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelaySts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Status. Indicates current interrupt delay time value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_CURDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x08"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_CURDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_TAILDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_TAILDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Source Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Source_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.&#xA;Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_SA_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S Source Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Source_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.&#xA;Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MM2S_LENGTH">
              <PROPERTY NAME="DESCRIPTION" VALUE="MM2S DMA Transfer Length Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Length">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="23"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SG_CTL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Scatter/Gather User and Cache Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x03"/>
              <FIELDS>
                <FIELD NAME="SG_CACHE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="SG_USER">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DMACR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10002"/>
              <FIELDS>
                <FIELD NAME="RS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Run / Stop control for controlling running and stopping of the DMA channel.&#xA;  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. &#xA;  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.&#xA;  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.&#xA;  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.&#xA;  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.&#xA;AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Keyhole">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.&#xA;This bit is non functional when DMA is used in multichannel mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Cyclic_BD_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.&#xA;This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_IrqEn">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThreshold">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.&#xA;Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelay">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.&#xA;Note: Setting this value to zero disables the delay timer interrupt.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DMASR">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x34"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x10000"/>
              <FIELDS>
                <FIELD NAME="Halted">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 &#xA;Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Idle">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Channel Idle. Indicates the state of AXI DMA operations.&#xA;For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.&#xA;For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIncld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMAIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.&#xA;This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMASlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DMADecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGIntErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGSlvErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SGDecErr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IOC_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Dly_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Err_Irq">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.&#xA;Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="IRQThresholdSts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Threshold Status. Indicates current interrupt threshold value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="IRQDelaySts">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Delay Time Status. Indicates current interrupt delay time value.&#xA;Note: Applicable only when Scatter Gather is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_CURDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x38"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). &#xA;Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_CURDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Current Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x3C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Current_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.&#xA;When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.&#xA;On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.&#xA;Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_TAILDESC">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. &#xA;Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="26"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_TAILDESC_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Tail Descriptor Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Tail_Descriptor_Pointer">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.&#xA;When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.&#xA;If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.&#xA;Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DA">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Destination Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Destination_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.&#xA;Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_DA_MSB">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM Destination Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Destination_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.&#xA;Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="S2MM_LENGTH">
              <PROPERTY NAME="DESCRIPTION" VALUE="S2MM DMA Transfer Length Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x58"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Length">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.&#xA;At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.&#xA;Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="23"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MULTI_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MM2S_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_S2MM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="1"/>
        <PARAMETER NAME="C_SG_INCLUDE_STSCNTRL_STRM" VALUE="1"/>
        <PARAMETER NAME="C_SG_USE_STSAPP_LENGTH" VALUE="1"/>
        <PARAMETER NAME="C_SG_LENGTH_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_STS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MICRO_DMA" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_BURST_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ethernet_dma_0"/>
        <PARAMETER NAME="c_include_sg" VALUE="1"/>
        <PARAMETER NAME="c_enable_multi_channel" VALUE="0"/>
        <PARAMETER NAME="c_num_mm2s_channels" VALUE="1"/>
        <PARAMETER NAME="c_num_s2mm_channels" VALUE="1"/>
        <PARAMETER NAME="c_sg_length_width" VALUE="14"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="0"/>
        <PARAMETER NAME="c_sg_include_stscntrl_strm" VALUE="1"/>
        <PARAMETER NAME="c_micro_dma" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_sg_use_stsapp_length" VALUE="1"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="1"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_burst_size" VALUE="16"/>
        <PARAMETER NAME="c_addr_width" VALUE="32"/>
        <PARAMETER NAME="c_single_interface" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41E10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41E10FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_sg_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_awready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_wready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_bready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_sg_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_sg_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_sg_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_sg_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_sg_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_arready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_sg_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_sg_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_sg_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_sg_rready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_dma_mm2s_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="axi_txd_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txd_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_cntrl_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_dma_mm2s_cntrl_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="axi_txc_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_cntrl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txc_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_cntrl_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txc_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txc_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_cntrl_tready" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txc_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_cntrl_tlast" SIGIS="undef" SIGNAME="axi_ethernet_s_axis_txc_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axis_txc_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_prmry_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_dma_s2mm_prmry_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="axi_rxd_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxd_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_sts_reset_out_n" SIGIS="rst" SIGNAME="axi_ethernet_dma_s2mm_sts_reset_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="axi_rxs_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_sts_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxs_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_sts_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxs_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tvalid" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxs_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_sts_tready" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxs_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_sts_tlast" SIGIS="undef" SIGNAME="axi_ethernet_m_axis_rxs_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="m_axis_rxs_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_dma_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ethernet_dma_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXI_SG" DATAWIDTH="32" NAME="M_AXI_SG" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_sg_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_sg_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_sg_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_sg_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_sg_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_sg_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_sg_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_sg_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_sg_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_sg_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_sg_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_sg_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_sg_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_sg_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_sg_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_sg_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_sg_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_sg_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_sg_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_sg_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_sg_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_sg_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_sg_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_sg_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_sg_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_sg_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_sg_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_sg_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_sg_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXI_MM2S" DATAWIDTH="32" NAME="M_AXI_MM2S" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXI_S2MM" DATAWIDTH="32" NAME="M_AXI_S2MM" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_m_axis_rxd" NAME="S_AXIS_S2MM" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXIS_CNTRL" NAME="M_AXIS_CNTRL" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_mm2s_cntrl_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_mm2s_cntrl_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_mm2s_cntrl_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_mm2s_cntrl_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_mm2s_cntrl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_m_axis_rxs" NAME="S_AXIS_STS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_s2mm_sts_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_s2mm_sts_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_s2mm_sts_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_s2mm_sts_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_s2mm_sts_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_SG" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
        <PERIPHERAL INSTANCE="axi_ethernet"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/axi_gpio" HWVERSION="2.0" INSTANCE="axi_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_gpio_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x40000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_gpio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio0_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio2_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_iic_main" HWVERSION="2.0" INSTANCE="axi_iic_main" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1c"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable&#xA;0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core&#xA;1 - Unmasked AXI IIC core interrupts are passed to processor&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x020"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xd0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x028"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SOFTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Soft Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x040"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RKEY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset Key - Firmware must write a value of 0xA to this field to&#xA;            cause a soft reset of the Interrupt registers of AXI IIC controller.&#xA;            Writing any other value results in an AXI transaction&#xA;            acknowledgement with SLVERR and no reset occurs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set before any other CR bits have any effect&#xA;0 - resets and disables the AXI IIC controller but not the registers or FIFOs&#xA;1 - enables the AXI IIC controller&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs&#xA;0 - transmit FIFO normal operation&#xA;1 - resets the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSMS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When this bit is changed from 0 to 1, the&#xA;AXI IIC bus interface generates a START condition in master mode. When&#xA;this bit is cleared, a STOP condition is generated and the AXI IIC bus&#xA;interface switches to slave mode. When this bit is cleared by the&#xA;hardware, because arbitration for the bus has been lost, a STOP&#xA;condition is not generated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit selects the direction of master/slave transfers.&#xA;0 - selects an AXI IIC receive&#xA;1 - selects an AXI IIC transmit&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXAK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit specifies the value driven onto&#xA;the sda line during acknowledge cycles for both master and slave recievers.&#xA;0 - acknowledge&#xA;1 - not-acknowledge&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Writing a 1 to this bit generates a repeated START &#xA;condition on the bus if the AXI IIC bus interface is the current bus&#xA;master. Attempting a repeated START at the wrong time, if the bus is&#xA;owned by another master, results in a loss of arbitration. This bit is reset&#xA;when the repeated start occurs. This bit must be set prior to writing the&#xA;new address to the TX_FIFO or DTR&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GC_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setting this bit High allows the AXI IIC to respond to a general call address.&#xA;0 - General Call Disabled&#xA;1 - General Call Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ABGC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set to 1 when another master has issued a general call and&#xA;the general call enable bit is set to 1, CR(6) = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AAS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface&#xA;is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit&#xA;address or general call if enabled. This bit is cleared when a stop&#xA;condition is detected or a repeated start occurs.&#xA;0 - indicates not being addressed as a slave&#xA;1 - indicates being addressed as a slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="BB">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit indicates the status of the IIC bus. This bit is set&#xA;when a START condition is detected and cleared when a STOP&#xA;condition is detected.&#xA;0 - indicates the bus is idle&#xA;1 - indicates the bus is busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the IIC bus interface has been addressed as a slave (AAS is set), &#xA;this bit indicates the value of the read/write bit sent by the master.&#xA;This bit is only valid when a complete transfer has occurred and&#xA;no other transfers have been initiated.&#xA;0 - indicates master writing to slave&#xA;1 - indicates master reading from slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the receive FIFO is full.&#xA;This bit is set only when all 16 locations in the FIFO are full,&#xA;regardless of the compare value field of the RX_FIFO_PIRQ register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the receive FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If the dynamic stop bit is used and the AXI IIC is a master receiver,&#xA;the value is the number of bytes to receive.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Start">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic start bit can be used to send a start or repeated start sequence on the&#xA;IIC bus. A start sequence is generated if the MSMS = 0, a&#xA;repeated start sequence is generated if the MSMS = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Stop">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic stop bit can be used to send an IIC stop&#xA;sequence on the IIC bus after the last byte has been transmitted or received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="IIC Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address used by the IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="7"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TEN_ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Ten Bit Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MSB of Slave Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_PIRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Programmable Depth Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Compare Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 implies that when&#xA;10 locations in the receive FIFO are filled, the receive FIFO&#xA;interrupt is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPO">
              <PROPERTY NAME="DESCRIPTION" VALUE="General Purpose Output Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="General Purpose Outputs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The LSB (Bit[0]) is the first bit populated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated STOP condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hold time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Setup time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TBUF">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TBUF Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TBUF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bus free time between a STOP and START condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THIGH Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High Period of the scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TLOW Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TLOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low Period of scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Hold time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="100000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_iic_main_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="100"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41600000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41600FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_iic_main_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_iic_main_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_intc" HWVERSION="4.1" INSTANCE="axi_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_axi_intc_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="16"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xffff0410"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFD1E2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x00000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_intc_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41200FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:EDGE_RISING:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:EDGE_RISING:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="sys_concat_intc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="axi_intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_intc_interrupt" NAME="interrupt" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="irq"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_mem_interconnect" HWVERSION="2.1" INSTANCE="axi_mem_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="10"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_mem_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_ARESETN" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_ARESETN" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_ARESETN" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="axi_ddr_cntrl_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awaddr" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awburst" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awcache" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlen" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awprot" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awqos" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awsize" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bresp" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wdata" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wstrb" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_sg_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ethernet_dma_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_m_src_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wlast" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wlast" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S09_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S09_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_m_dest_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DC" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_IC" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXI_SG" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXI_MM2S" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ethernet_dma_M_AXI_S2MM" DATAWIDTH="32" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_m_axi" DATAWIDTH="32" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_m_axi" DATAWIDTH="32" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_dma_m_src_axi" DATAWIDTH="64" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_dma_m_dest_axi" DATAWIDTH="64" NAME="S08_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S08_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_dma_m_dest_axi" DATAWIDTH="64" NAME="S09_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S09_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_interconnect_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_spi" HWVERSION="3.2" INSTANCE="axi_spi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_quad_spi" VLNV="xilinx.com:ip:axi_quad_spi:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v3_2;d=pg153-axi-quad-spi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Async_Clk" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_SUB_FAMILY" VALUE="kintexu"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_quad_spi_inst"/>
        <PARAMETER NAME="C_SPI_MEM_ADDR_BITS" VALUE="24"/>
        <PARAMETER NAME="C_TYPE_OF_AXI4_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_XIP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_UC_FAMILY" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_SCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_DUAL_QUAD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SS_BITS" VALUE="8"/>
        <PARAMETER NAME="C_NUM_TRANSFER_BITS" VALUE="8"/>
        <PARAMETER NAME="C_SPI_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SPI_MEMORY" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SHARED_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_LSB_STUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_INT" VALUE="0"/>
        <PARAMETER NAME="UC_FAMILY" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_spi_0"/>
        <PARAMETER NAME="Master_mode" VALUE="1"/>
        <PARAMETER NAME="FIFO_INCLUDED" VALUE="1"/>
        <PARAMETER NAME="Multiples16" VALUE="1"/>
        <PARAMETER NAME="C_SCK_RATIO1" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A70000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A7FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ext_spi_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M08_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io0_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdo_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sdo_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_o" SIGIS="undef" SIGNAME="axi_spi_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sdo_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="io1_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdi_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sdi_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io1_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io1_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="sck_i" SIGIS="undef" SIGNAME="External_Ports_spi_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sck_o" SIGIS="undef" SIGNAME="axi_spi_sck_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sck_t" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ss_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_spi_csn_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_csn_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ss_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_csn_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ss_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_spi_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="io1_t"/>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="sck_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="sck_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="sck_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_timer" HWVERSION="2.0" INSTANCE="axi_timer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_timer" VLNV="xilinx.com:ip:axi_timer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v2_0;d=pg079-axi-timer.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="512" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="TCSR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Mode&#xA;0 - Timer mode is generate&#xA;1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 0&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 0&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 0&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 0.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 0&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 0&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T0INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. &#xA;Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CASC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.&#xA;TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.&#xA;Only TCSR0 is valid for both the timer/counters in this mode.&#xA;This CASC bit must be set before enabling the timer/counter.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCSR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Mode&#xA;  0 - Timer mode is generate&#xA;  1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 1&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 1&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 1&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 1.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.&#xA;0 = Hold counter or capture value. The TLR must be read before providing the external capture.   &#xA;1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 1&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 1&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T1INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_TRIG0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_TRIG1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_timer_0"/>
        <PARAMETER NAME="TRIG0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="TRIG1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="mode_64bit" VALUE="0"/>
        <PARAMETER NAME="enable_timer2" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41C00FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="capturetrig0" SIGIS="undef"/>
        <PORT DIR="I" NAME="capturetrig1" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout1" SIGIS="undef"/>
        <PORT DIR="O" NAME="pwm0" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_timer_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_uart" HWVERSION="2.0" INSTANCE="axi_uart" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Receive data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CTRL_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RST_TXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO&#xA;Writing a 1 to this bit position clears the transmit FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RST_RXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO&#xA;Writing a 1 to this bit position clears the receive FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the receive FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Enable_Intr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable interrupt for the AXI UART Lite&#xA;  0 - Disable interrupt signal&#xA;  1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="STAT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_FIFO_Valid_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has data.&#xA;  0 - Receive FIFO is empty&#xA;  1 - Receive FIFO has data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full.&#xA;  0 - Receive FIFO is not full&#xA;  1 - Receive FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty.&#xA;  0 - Transmit FIFO is not empty&#xA;  1 - Transmit FIFO is empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full.&#xA;  0 - Transmit FIFO is not full&#xA;  1 - Transmit FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intr_Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupts is enabled.&#xA;  0 - Interrupt is disabled&#xA;  1 - Interrupt is enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Overrun_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Frame_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Parity_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="115200"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="100.0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_uart_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40600000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x40600FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uart_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="External_Ports_uart_sin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_sin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="axi_uart_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_sout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="system_blk_mem_gen_0_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388000000000002 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="system_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="system_blk_mem_gen_0_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="blk_mem_gen_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="blk_mem_gen_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="blk_mem_gen_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="blk_mem_gen_0_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="blk_mem_gen_0_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mig_7series_0" HWVERSION="4.0" INSTANCE="mig_7series_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="INTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="800"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="1073741824"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_b.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="ddr3_sdram"/>
        <PARAMETER NAME="Component_Name" VALUE="system_mig_7series_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="ddr3_dq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="13" NAME="ddr3_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="ddr3_dm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ui_clk_sync_rst" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="sys_rstgen" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ui_addn_clk_0" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_lite_clk"/>
            <CONNECTION INSTANCE="axi_ethernet" PORT="axis_clk"/>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_sg_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_spi" PORT="ext_spi_clk"/>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="sys_mb" PORT="Clk"/>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="sys_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="ui_addn_clk_1" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dma_clk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_aclk"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_axis_aclk"/>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_ACLK"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl_rstgen" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk_p" SIGIS="clk" SIGNAME="External_Ports_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk_n" SIGIS="clk" SIGNAME="External_Ports_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="axi_ddr_cntrl_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_interconnect_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="30"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sys_concat_intc" HWVERSION="2.1" INSTANCE="sys_concat_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_concat_intc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="axi_timer_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_timer" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="mm2s_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ethernet_dma_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="s2mm_introut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mb_intr_05">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mb_intr_05"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_mb_intr_06">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mb_intr_06"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="axi_iic_main_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_iic_main" PORT="iic2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="axi_spi_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_dma_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="sys_concat_intc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sys_dlmb" HWVERSION="3.0" INSTANCE="sys_dlmb" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_dlmb_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="sys_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="sys_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="sys_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_SLMB" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_DLMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sys_dlmb_cntlr" HWVERSION="4.0" INSTANCE="sys_dlmb_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="SLMB" NAME="Mem" RANGE="8192" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x00000000c0000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_dlmb_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="sys_dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="sys_dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="rst" SIGNAME="blk_mem_gen_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="clk" SIGNAME="blk_mem_gen_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="blk_mem_gen_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="blk_mem_gen_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_SLMB" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sys_dma_rstgen" HWVERSION="5.0" INSTANCE="sys_dma_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_dma_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dma_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="sys_dma_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="m_dest_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="m_dest_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="m_src_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S07_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S08_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S09_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sys_ilmb" HWVERSION="3.0" INSTANCE="sys_ilmb" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_ilmb_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="sys_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="sys_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_ilmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_SLMB" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_ILMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sys_ilmb_cntlr" HWVERSION="4.0" INSTANCE="sys_ilmb_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_ilmb_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_ilmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="sys_ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="sys_ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="rst" SIGNAME="blk_mem_gen_0_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="clk" SIGNAME="blk_mem_gen_0_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="blk_mem_gen_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="blk_mem_gen_0_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_SLMB" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sys_mb" HWVERSION="10.0" INSTANCE="sys_mb" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:10.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2017.3;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_IRQ" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_DEBUG" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_CLK" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_TRACE_CLK" VALUE="2"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_IADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_PIADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_sys_mb_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="1"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="2"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="0"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="1"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_IMPRECISE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_NON_SECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="3"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="2"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="2"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_EXTERNAL_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_TRACE_ASYNC_RESET" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_WAKEUP" VALUE="3"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x00000000bfffffff"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="16"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="16384"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x00000000bfffffff"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="16"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="16384"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_DC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_IP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_IC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_I_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="4"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="1"/>
        <PARAMETER NAME="C_RESET_MSR_IE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_BIP" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_ICE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_DCE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EIP" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_INTERRUPT_MON" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_mb_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="sys_rstgen_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="axi_intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Interrupt_Address" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Interrupt_Ack" RIGHT="1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Instr_Addr" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Instr" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="sys_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="sys_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Addr" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Data_Read" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Write" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="sys_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="sys_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="sys_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Byte_Enable" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="clk" SIGNAME="sys_mb_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Reg_En" RIGHT="7" SIGIS="undef" SIGNAME="sys_mb_Dbg_Reg_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="sys_mb_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="sys_mb_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="sys_mb_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="rst" SIGNAME="sys_mb_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Disable" SIGIS="undef" SIGNAME="sys_mb_Dbg_Disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Disable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WLAST" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_WREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_BVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_BREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RLAST" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_RREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WLAST" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_WREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_BVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_BREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RLAST" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_RREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_intc_interrupt" NAME="INTERRUPT" TYPE="TARGET" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="Interrupt_Ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="Interrupt_Address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_DLMB" DATAWIDTH="32" NAME="DLMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Data_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="D_AS"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="Byte_Enable"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="DCE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Data_Read"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="Read_Strobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="DReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="DUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="DWait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="Data_Write"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_ILMB" DATAWIDTH="32" NAME="ILMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Instr_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="I_AS"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="ICE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Instr"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="IFetch"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="IReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="IUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DC" DATAWIDTH="32" NAME="M_AXI_DC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_IC" DATAWIDTH="32" NAME="M_AXI_IC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_IC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_debug_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Debug_Rst"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="sys_dlmb_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="DLMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="sys_ilmb_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ILMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40000FFF" INSTANCE="axi_gpio" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40600FFF" INSTANCE="axi_uart" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg0" BASENAME="C_BASEADDR" BASEVALUE="0x40E00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40E3FFFF" INSTANCE="axi_ethernet" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41200FFF" INSTANCE="axi_intc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41400FFF" INSTANCE="sys_mb_debug" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41600FFF" INSTANCE="axi_iic_main" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41C00FFF" INSTANCE="axi_timer" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41E10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41E10FFF" INSTANCE="axi_ethernet_dma" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C0FFFF" INSTANCE="axi_ad9371_tx_clkgen" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C1FFFF" INSTANCE="axi_ad9371_rx_clkgen" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C2FFFF" INSTANCE="axi_ad9371_rx_os_clkgen" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="axi_ad9371_core" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A5FFFF" INSTANCE="axi_ad9371_rx_os_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A6FFFF" INSTANCE="axi_ad9371_rx_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A7FFFF" INSTANCE="axi_spi" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A8FFFF" INSTANCE="axi_ad9371_tx_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A93FFF" INSTANCE="axi_ad9371_tx_jesd_tx_axi" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44AA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44AA3FFF" INSTANCE="axi_ad9371_rx_jesd_rx_axi" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44AB0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44AB3FFF" INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x7C400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7C400FFF" INSTANCE="axi_ad9371_rx_dma" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x7C420000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7C420FFF" INSTANCE="axi_ad9371_tx_dma" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x7C440000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7C440FFF" INSTANCE="axi_ad9371_rx_os_dma" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="mig_7series_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_dlmb_cntlr"/>
        <PERIPHERAL INSTANCE="sys_ilmb_cntlr"/>
        <PERIPHERAL INSTANCE="axi_gpio"/>
        <PERIPHERAL INSTANCE="axi_uart"/>
        <PERIPHERAL INSTANCE="axi_ethernet"/>
        <PERIPHERAL INSTANCE="axi_intc"/>
        <PERIPHERAL INSTANCE="sys_mb_debug"/>
        <PERIPHERAL INSTANCE="axi_iic_main"/>
        <PERIPHERAL INSTANCE="axi_timer"/>
        <PERIPHERAL INSTANCE="axi_ethernet_dma"/>
        <PERIPHERAL INSTANCE="axi_ad9371_tx_clkgen"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_clkgen"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_os_clkgen"/>
        <PERIPHERAL INSTANCE="axi_ad9371_core"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_os_xcvr"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_xcvr"/>
        <PERIPHERAL INSTANCE="axi_spi"/>
        <PERIPHERAL INSTANCE="axi_ad9371_tx_xcvr"/>
        <PERIPHERAL INSTANCE="axi_ad9371_tx_jesd_tx_axi"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_jesd_rx_axi"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_os_jesd_rx_axi"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_dma"/>
        <PERIPHERAL INSTANCE="axi_ad9371_tx_dma"/>
        <PERIPHERAL INSTANCE="axi_ad9371_rx_os_dma"/>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/sys_mb_debug" HWVERSION="3.2" INSTANCE="sys_mb_debug" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="UART Receive">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Receive Data"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UART_RX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UART Transmit">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Transmit Data"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UART_TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UART Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX FIFO Valid Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has valid data:&#xA;  0 - Receive FIFO is empty.&#xA;  1 - Receive FIFO has valid data.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX FIFO Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full:&#xA;  0 - Receive FIFO is not full.&#xA;  1 - Receive FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX FIFO Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty:&#xA;  0 - Transmit FIFO is not empty.&#xA;  1 - Transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX FIFO Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full:&#xA;  0 - Transmit FIFO is not full.&#xA;  1 - Transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Interrupt Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupt is enabled:&#xA;  0 - Interrupt is disabled.&#xA;  1 - Interrupt is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UART Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Reset TX FIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO:&#xA;  0 - Do nothing.&#xA;  1 - Clear the transmit FIFO.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset RX FIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO:&#xA;  0 - Do nothing.&#xA;  1 - Clear the receive FIFO.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Clear EXT_BRK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear the EXT_BRK signal set by JTAG:&#xA;  0 - Do nothing.&#xA;  1 - Clear the signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Interrupt Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates interrupt for the MDM JTAG UART:&#xA;  0 - Disable interrupt interrupt.&#xA;  1 - Enable interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="LOCK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the access lock status:&#xA;  0 - The lock is not acquired.&#xA;  1 - The lock has been acquired by the JTAG interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="20"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Bit Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of bits in the accessed debug register - 1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="9"/>
                </FIELD>
                <FIELD NAME="MDM Command">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MDM command."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Access MDM">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Access MDM or MicroBlaze Debug register:&#xA;  0 - MicroBlaze debug register access.&#xA;  1 - MDM debug register access.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Access Lock Type">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Access lock type write:&#xA;  0 - Release access lock to abort atomic sequence.&#xA;  1 - Lock before first access and unlock after last.&#xA;  2 - Lock before first access, otherwise keep lock.&#xA;  3 - Force lock acquisition, even if aquired by JTAG.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Data">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Data Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="DBG Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Read or write debug register data indicated by DBG_CTRL."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Lock">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Locking Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="DBG_LOCK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Unlock access to registers DBG_CTLR and DBG_DATA when writing 0xEBAB."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Performance Counter Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5440"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Event">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Performance counter event"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Command">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Performance Counter Command Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5480"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RES">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset accessed counter to the first event counter"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SAM">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sample status and values in all counters for reading"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Stop counting all counters"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start counting configured events for all counters"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CLR">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear all counters to zero"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Performance Counter Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x54C0"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="FULL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set when a new latency counter event is started before previous event has finished"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="OF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set when the counter has counted past its maximum value"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Data Read">
              <PROPERTY NAME="DESCRIPTION" VALUE="Performance Counter Data Read Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5580"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Item">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sampled counter value item"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Data Write">
              <PROPERTY NAME="DESCRIPTION" VALUE="Performance Counter Data Write Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x55C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Item">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Counter value item to write into a counter"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Trace Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5840"/>
              <PROPERTY NAME="SIZE" VALUE="22"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="SR">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Save new program counter for return instructions"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Save load and get instructions for new data value"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SPC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Save new program counter for all taken branches"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Debug Halt on full trace buffer or cycle count overflow"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LEVEL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Trace compression level:&#xA;  00 - Complete trace&#xA;  01 - Program flow&#xA;  11 - Program flow and cycle count&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="TP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Change corresponding breakpoint or watchpoint to a tracepoint"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Command">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Trace Command Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5880"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="SAM">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sample number of current items in the trace buffer"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Stop trace immediately"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start trace immediately"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CLR">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear trace status and empty the trace buffer"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Trace Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x58C0"/>
              <PROPERTY NAME="SIZE" VALUE="18"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sampled trace buffer item count"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="OF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Cycle count overflow"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Trace started"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Data Read">
              <PROPERTY NAME="DESCRIPTION" VALUE="Trace Data Read Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5980"/>
              <PROPERTY NAME="SIZE" VALUE="18"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Item">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Embedded Trace Buffer item"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="18"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Profiling Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5C40"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="BIN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of addresses counted by each bin"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="CC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable cycle count to count cycles of executed instructions"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DIS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Disable and stop profiling"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable and start profiling"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Low Address">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Low Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5C80"/>
              <PROPERTY NAME="SIZE" VALUE="30"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Low word address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low word address of the profiled area"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling High Address">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling High Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5CC0"/>
              <PROPERTY NAME="SIZE" VALUE="30"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="High word address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High word address of the profiled area"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Buffer Address">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Buffer Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5D00"/>
              <PROPERTY NAME="SIZE" VALUE="15"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Buffer word address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Buffer word address of the profiled area"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="15"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Data Read 0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Data Read Register, 32 LSB"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5D80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Read Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of executed instructions or clock cycles in the bin, 32 LSB"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Data Read 1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Data Read Register, 4 MSB"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5D84"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Read Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of executed instructions or clock cycles in the bin, 4 MSB"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Data Write">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Data Write Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5DC0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Write Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data to write to a bin"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_BSCANID" VALUE="76547328"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART" VALUE="1"/>
        <PARAMETER NAME="C_DBG_REG_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DBG_MEM_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_EXT_TRIG_RESET_VALUE" VALUE="0xF1234"/>
        <PARAMETER NAME="C_TRACE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_TRACE_CLK_OUT_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_TRACE_ASYNC_RESET" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PROTOCOL" VALUE="1"/>
        <PARAMETER NAME="C_TRACE_ID" VALUE="110"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="C_TRIG_IN_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_TRIG_OUT_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_mb_debug_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41400FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="Debug_SYS_Rst" SIGIS="rst" SIGNAME="sys_mb_debug_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="mb_debug_sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="clk" SIGNAME="sys_mb_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGIS="undef" SIGNAME="sys_mb_Dbg_Reg_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Reg_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="rst" SIGNAME="sys_mb_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Debug_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Disable_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Disable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_mig_7series_0_1_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_debug_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable_0"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_mb"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/sys_rstgen" HWVERSION="5.0" INSTANCE="sys_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst" SIGNAME="sys_mb_debug_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="sys_rstgen_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="sys_ilmb" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dma_rstgen" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_dma" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_rstgen" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ethernet" PORT="s_axi_lite_resetn"/>
            <CONNECTION INSTANCE="axi_ethernet_dma" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_iic_main" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_timer" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="util_ad9371_xcvr" PORT="up_rstn"/>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx_axi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M16_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M17_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M18_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M19_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M20_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M21_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S05_ARESETN"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S06_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ad9371_rx_cpack" HWVERSION="1.0" INSTANCE="util_ad9371_rx_cpack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_cpack" VLNV="analog.com:user:util_cpack:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_ad9371_rx_cpack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="adc_rst" SIGIS="rst" SIGNAME="axi_ad9371_rx_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="adc_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="adc_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="adc_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_2" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_2" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="adc_data_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_3" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_3" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="adc_data_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_data_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid" SIGIS="undef" SIGNAME="util_ad9371_rx_cpack_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_sync" SIGIS="undef" SIGNAME="util_ad9371_rx_cpack_adc_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="fifo_wr_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="adc_data" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_rx_cpack_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_dma" PORT="fifo_wr_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ad9371_rx_os_cpack" HWVERSION="1.0" INSTANCE="util_ad9371_rx_os_cpack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_cpack" VLNV="analog.com:user:util_cpack:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_ad9371_rx_os_cpack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="adc_rst" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_jesd_rstgen_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rstgen" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="adc_clk" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="adc_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_data_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_enable_1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_valid_1" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="adc_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_core_adc_os_data_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="adc_os_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid" SIGIS="undef" SIGNAME="util_ad9371_rx_os_cpack_adc_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="fifo_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_sync" SIGIS="undef" SIGNAME="util_ad9371_rx_os_cpack_adc_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="fifo_wr_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="adc_data" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_rx_os_cpack_adc_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_dma" PORT="fifo_wr_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ad9371_tx_upack" HWVERSION="1.0" INSTANCE="util_ad9371_tx_upack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_upack" VLNV="analog.com:user:util_upack:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="NUM_OF_CHANNELS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_ad9371_tx_upack_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="dac_clk" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_enable_0" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_enable_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid_0" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_i0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_valid_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_out_0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dac_data_0" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_data_i0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_enable_1" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_enable_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid_1" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_q0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_valid_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_out_1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dac_data_1" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_data_q0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_enable_2" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_enable_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid_2" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_i1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_valid_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_out_2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dac_data_2" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_data_i1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_enable_3" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_enable_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_enable_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_valid_3" SIGIS="undef" SIGNAME="axi_ad9371_core_dac_valid_q1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_valid_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid_out_3" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dac_data_3" RIGHT="0" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_core" PORT="dac_data_q1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_valid" SIGIS="undef" SIGNAME="util_ad9371_tx_upack_dac_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dac_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="dac_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_dacfifo_dac_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_dacfifo" PORT="dac_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_ad9371_xcvr" HWVERSION="1.0" INSTANCE="util_ad9371_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_adxcvr" VLNV="analog.com:user:util_adxcvr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="XCVR_TYPE" VALUE="0"/>
        <PARAMETER NAME="QPLL_REFCLK_DIV" VALUE="1"/>
        <PARAMETER NAME="QPLL_FBDIV_RATIO" VALUE="1"/>
        <PARAMETER NAME="QPLL_CFG" VALUE="&quot;000011010000000000110000001&quot;"/>
        <PARAMETER NAME="QPLL_FBDIV" VALUE="&quot;0001010000&quot;"/>
        <PARAMETER NAME="CPLL_FBDIV" VALUE="4"/>
        <PARAMETER NAME="CPLL_FBDIV_4_5" VALUE="5"/>
        <PARAMETER NAME="TX_NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="TX_OUT_DIV" VALUE="2"/>
        <PARAMETER NAME="TX_CLK25_DIV" VALUE="5"/>
        <PARAMETER NAME="RX_NUM_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="RX_OUT_DIV" VALUE="1"/>
        <PARAMETER NAME="RX_CLK25_DIV" VALUE="5"/>
        <PARAMETER NAME="RX_DFE_LPM_CFG" VALUE="0x0104"/>
        <PARAMETER NAME="RX_PMA_CFG" VALUE="0x00018480"/>
        <PARAMETER NAME="RX_CDR_CFG" VALUE="0x03000023ff10400020"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_ad9371_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="up_rstn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="up_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="qpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_tx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_qpll_rst_0" SIGIS="rst" SIGNAME="axi_ad9371_tx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_0" SIGIS="rst" SIGNAME="axi_ad9371_rx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_0" SIGIS="clk" SIGNAME="util_ad9371_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_0" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_0_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_0_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_0" SIGIS="clk" SIGNAME="util_ad9371_xcvr_tx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_0" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_cm_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_cm_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_cm_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_cm_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_cm_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_cm_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_cm_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_cm_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_cm_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_cm_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_cm_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_0" SIGIS="rst" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_0" SIGIS="rst" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_1" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_1" SIGIS="rst" SIGNAME="axi_ad9371_rx_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_1" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_1" SIGIS="clk" SIGNAME="axi_ad9371_rx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_1_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_1_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_1" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_1" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_1" SIGIS="rst" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_rx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_1" SIGIS="rst" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_1" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_2" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_2" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_2_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_2_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_2_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_2_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_2_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_2" SIGIS="clk" SIGNAME="util_ad9371_xcvr_rx_out_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_2" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_2_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_2_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_2_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_2_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_2_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_2_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_2" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_2" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_2" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_2" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_pll_locked_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_2" SIGIS="rst" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_user_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_done_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_lpm_dfe_n_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rate_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_sys_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_out_clk_sel_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_enb_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_addr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wr_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rdata_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_2" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_ready_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_3" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_3" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_3_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_3_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_3_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_3_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_3_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="rx_clk_3" SIGIS="clk" SIGNAME="axi_ad9371_rx_os_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_3_p" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_3_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_3_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_3_n" SIGIS="undef" SIGNAME="util_ad9371_xcvr_tx_3_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_3_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="tx_out_clk_3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="tx_clk_3" SIGIS="clk" SIGNAME="axi_ad9371_tx_clkgen_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_clkgen" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_charisk_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_jesd_tx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_jesd_tx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_3" SIGIS="rst" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_3" SIGIS="undef" SIGNAME="axi_ad9371_rx_os_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_rx_os_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_pll_locked_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_pll_locked_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_pll_locked_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_rst_3" SIGIS="rst" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_user_ready_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_user_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_user_ready_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_rst_done_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rst_done_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rst_done_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_lpm_dfe_n_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_lpm_dfe_n_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_lpm_dfe_n_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_rate_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rate_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rate_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_tx_sys_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_sys_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_sys_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_tx_out_clk_sel_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_out_clk_sel_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_out_clk_sel_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_enb_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_enb_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_enb_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_tx_addr_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_addr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_addr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_tx_wr_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wr_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wr_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_tx_wdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_wdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_wdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_tx_rdata_3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_rdata_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_rdata_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_tx_ready_3" SIGIS="undef" SIGNAME="axi_ad9371_tx_xcvr_up_ch_ready_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9371_tx_xcvr" PORT="up_ch_ready_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_cm_0" NAME="up_cm_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_cm_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_cm_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_cm_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_cm_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_cm_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_cm_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_es_0" NAME="up_es_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_ch_0" NAME="up_rx_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_0" NAME="up_tx_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_0" NAME="rx_0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_0"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_0"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_0"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy3" NAME="tx_0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_0"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_es_1" NAME="up_es_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_xcvr_up_ch_1" NAME="up_rx_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_1" NAME="up_tx_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_1" NAME="rx_1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_1"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_1"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_1"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy0" NAME="tx_1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_1"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_es_0" NAME="up_es_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_ch_0" NAME="up_rx_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_2" NAME="up_tx_2" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_2"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_2"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_2"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_2"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_2"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_2"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_2"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_2"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_2"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_2"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_2"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_2"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_2"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_2" NAME="rx_2" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_2"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_2"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_2"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy1" NAME="tx_2" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_2"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_es_1" NAME="up_es_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_rx_os_xcvr_up_ch_1" NAME="up_rx_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_xcvr_up_ch_3" NAME="up_tx_3" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_tx_pll_locked_3"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_tx_rst_3"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_tx_user_ready_3"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_tx_rst_done_3"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_tx_lpm_dfe_n_3"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_tx_rate_3"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_tx_sys_clk_sel_3"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_tx_out_clk_sel_3"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_tx_enb_3"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_tx_addr_3"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_tx_wr_3"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_tx_wdata_3"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_tx_rdata_3"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_tx_ready_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_ad9371_xcvr_rx_3" NAME="rx_3" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_3"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_3"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_3"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9371_tx_jesd_tx_tx_phy2" NAME="tx_3" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_tx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="txcharisk" PHYSICAL="tx_charisk_3"/>
            <PORTMAP LOGICAL="txdata" PHYSICAL="tx_data_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
