Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 20:46:07 2024
| Host         : LAPTOP-MF20BKH7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           49          
TIMING-18  Warning   Missing input or output delay   1           
TIMING-20  Warning   Non-clocked latch               155         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76667)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (155)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76667)
----------------------------
 There are 139 register/latch pins with no clock driven by root clock pin: extomemorifetch/newRd_reg[0]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: extomemorifetch/newRd_reg[1]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: extomemorifetch/newRd_reg[2]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: extomemorifetch/newRd_reg[3]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: extomemorifetch/newRd_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg1_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg1_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg1_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg1_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg1_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg2_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg2_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg2_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg2_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardReg2_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult1_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: forwarding/forwardResult2_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[10][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[11][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[12][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[13][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[14][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[15][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[16][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[17][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[18][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[19][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[1][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[20][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[21][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[22][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[23][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[24][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[25][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[26][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[27][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[28][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[29][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[2][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[30][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[31][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[3][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[4][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[5][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[6][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[7][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[8][9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: id/RF/registers_reg[9][9]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction1_reg[0]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction1_reg[1]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction1_reg[2]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction1_reg[3]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction1_reg[4]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction1_reg[5]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction1_reg[6]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction2_reg[0]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction2_reg[1]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction2_reg[2]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction2_reg[3]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction2_reg[4]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction2_reg[5]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction2_reg[6]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction3_reg[0]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction3_reg[1]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction3_reg[2]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction3_reg[3]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction3_reg[4]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction3_reg[5]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/oldinstruction3_reg[6]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/phase1_reg/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/phase2_reg/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: id/stall/phase3_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[14]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[15]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[16]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[17]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[18]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[1]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[20]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[21]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[22]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[23]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: iftoid/instructionToID_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: memorio/SwitchCtrl_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: memtowb/newRd2_reg[0]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: memtowb/newRd2_reg[1]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: memtowb/newRd2_reg[2]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: memtowb/newRd2_reg[3]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: memtowb/newRd2_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (155)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.059     -174.007                     49                 2380        0.131        0.000                      0                 2380        3.000        0.000                       0                  1275  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
oldclk             {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 5.000}      10.000          100.000         
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
oldclk                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_cpuclk       -5.059     -174.007                     49                 2380        0.131        0.000                      0                 2380        4.500        0.000                       0                  1271  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_out1_cpuclk                   
(none)           clkfbout_cpuclk                   
(none)                            clk_out1_cpuclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  oldclk
  To Clock:  oldclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oldclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { oldclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           49  Failing Endpoints,  Worst Slack       -5.059ns,  Total Violation     -174.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.059ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.894ns  (logic 3.453ns (23.184%)  route 11.441ns (76.816%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.705    12.338    id/pc/PC_reg[0]_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.462 r  id/pc/PC[10]_i_1/O
                         net (fo=1, routed)           0.000    12.462    id/pc/next_PC[10]
    SLICE_X32Y34         FDCE                                         r  id/pc/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439     7.948    id/pc/clk_out1
    SLICE_X32Y34         FDCE                                         r  id/pc/PC_reg[10]/C
                         clock pessimism             -0.498     7.449    
                         clock uncertainty           -0.077     7.372    
    SLICE_X32Y34         FDCE (Setup_fdce_C_D)        0.031     7.403    id/pc/PC_reg[10]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 -5.059    

Slack (VIOLATED) :        -5.017ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.853ns  (logic 3.453ns (23.248%)  route 11.400ns (76.752%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.664    12.297    id/pc/PC_reg[0]_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.421 r  id/pc/PC[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.421    id/pc/next_PC[0]
    SLICE_X29Y32         FDCE                                         r  id/pc/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439     7.948    id/pc/clk_out1
    SLICE_X29Y32         FDCE                                         r  id/pc/PC_reg[0]/C
                         clock pessimism             -0.498     7.449    
                         clock uncertainty           -0.077     7.372    
    SLICE_X29Y32         FDCE (Setup_fdce_C_D)        0.032     7.404    id/pc/PC_reg[0]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                 -5.017    

Slack (VIOLATED) :        -5.006ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 3.453ns (23.267%)  route 11.388ns (76.733%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.652    12.285    id/pc/PC_reg[0]_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.409 r  id/pc/PC[11]_i_1/O
                         net (fo=1, routed)           0.000    12.409    id/pc/next_PC[11]
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439     7.948    id/pc/clk_out1
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[11]/C
                         clock pessimism             -0.498     7.449    
                         clock uncertainty           -0.077     7.372    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.031     7.403    id/pc/PC_reg[11]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                 -5.006    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.840ns  (logic 3.453ns (23.268%)  route 11.387ns (76.732%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.948 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.651    12.284    id/pc/PC_reg[0]_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.408 r  id/pc/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    12.408    id/pc/next_PC[9]
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439     7.948    id/pc/clk_out1
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[9]/C
                         clock pessimism             -0.498     7.449    
                         clock uncertainty           -0.077     7.372    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.032     7.404    id/pc/PC_reg[9]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.838ns  (logic 3.453ns (23.272%)  route 11.385ns (76.728%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.649    12.282    id/pc/PC_reg[0]_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.406 r  id/pc/PC[14]_i_1/O
                         net (fo=1, routed)           0.000    12.406    id/pc/next_PC[14]
    SLICE_X35Y34         FDCE                                         r  id/pc/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.438     7.947    id/pc/clk_out1
    SLICE_X35Y34         FDCE                                         r  id/pc/PC_reg[14]/C
                         clock pessimism             -0.498     7.448    
                         clock uncertainty           -0.077     7.371    
    SLICE_X35Y34         FDCE (Setup_fdce_C_D)        0.032     7.403    id/pc/PC_reg[14]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -4.916ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 3.453ns (23.410%)  route 11.297ns (76.590%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 7.949 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.561    12.194    id/pc/PC_reg[0]_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.318 r  id/pc/PC[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.318    id/pc/next_PC[4]
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.440     7.949    id/pc/clk_out1
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[4]/C
                         clock pessimism             -0.498     7.450    
                         clock uncertainty           -0.077     7.373    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)        0.029     7.402    id/pc/PC_reg[4]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                 -4.916    

Slack (VIOLATED) :        -4.913ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 3.453ns (23.410%)  route 11.297ns (76.590%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 7.949 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.561    12.194    id/pc/PC_reg[0]_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.318 r  id/pc/PC[7]_i_1/O
                         net (fo=1, routed)           0.000    12.318    id/pc/next_PC[7]
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.440     7.949    id/pc/clk_out1
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[7]/C
                         clock pessimism             -0.498     7.450    
                         clock uncertainty           -0.077     7.373    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)        0.032     7.405    id/pc/PC_reg[7]
  -------------------------------------------------------------------
                         required time                          7.405    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                 -4.913    

Slack (VIOLATED) :        -4.911ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 3.453ns (23.415%)  route 11.294ns (76.585%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 7.949 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.558    12.191    id/pc/PC_reg[0]_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.315 r  id/pc/PC[5]_i_1/O
                         net (fo=1, routed)           0.000    12.315    id/pc/next_PC[5]
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.440     7.949    id/pc/clk_out1
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[5]/C
                         clock pessimism             -0.498     7.450    
                         clock uncertainty           -0.077     7.373    
    SLICE_X32Y36         FDCE (Setup_fdce_C_D)        0.031     7.404    id/pc/PC_reg[5]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                 -4.911    

Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.710ns  (logic 3.453ns (23.474%)  route 11.257ns (76.526%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 7.949 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.521    12.155    id/pc/PC_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.279 r  id/pc/PC[12]_i_1/O
                         net (fo=1, routed)           0.000    12.279    id/pc/next_PC[12]
    SLICE_X32Y35         FDCE                                         r  id/pc/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.440     7.949    id/pc/clk_out1
    SLICE_X32Y35         FDCE                                         r  id/pc/PC_reg[12]/C
                         clock pessimism             -0.498     7.450    
                         clock uncertainty           -0.077     7.373    
    SLICE_X32Y35         FDCE (Setup_fdce_C_D)        0.031     7.404    id/pc/PC_reg[12]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 -4.874    

Slack (VIOLATED) :        -4.874ns  (required time - arrival time)
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/pc/PC_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        14.712ns  (logic 3.453ns (23.471%)  route 11.259ns (76.529%))
  Logic Levels:           16  (LUT4=3 LUT6=10 MUXF7=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 7.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.432ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.218    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.342 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.342    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.529    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    10.828 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.509    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.633 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.523    12.156    id/pc/PC_reg[0]_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.280 r  id/pc/PC[15]_i_1/O
                         net (fo=1, routed)           0.000    12.280    id/pc/next_PC[15]
    SLICE_X28Y35         FDCE                                         r  id/pc/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  oldclk (IN)
                         net (fo=0)                   0.000    10.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.442     7.951    id/pc/clk_out1
    SLICE_X28Y35         FDCE                                         r  id/pc/PC_reg[15]/C
                         clock pessimism             -0.498     7.452    
                         clock uncertainty           -0.077     7.375    
    SLICE_X28Y35         FDCE (Setup_fdce_C_D)        0.031     7.406    id/pc/PC_reg[15]
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 -4.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 extomemorifetch/newnextPC_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.421%)  route 0.488ns (77.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.559    -0.551    extomemorifetch/clk_out1
    SLICE_X33Y36         FDCE                                         r  extomemorifetch/newnextPC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.410 r  extomemorifetch/newnextPC_reg[10]/Q
                         net (fo=15, routed)          0.488     0.078    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y8          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.878    -0.269    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.033    -0.236    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.053    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dmem/newio_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memtowb/newdout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.559    -0.551    dmem/clk_out1
    SLICE_X51Y31         FDRE                                         r  dmem/newio_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  dmem/newio_out_reg[8]/Q
                         net (fo=2, routed)           0.098    -0.311    dmem/newio_out_reg[15]_0[8]
    SLICE_X50Y31         LUT3 (Prop_lut3_I0_O)        0.048    -0.263 r  dmem/newdout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    memtowb/newdout_reg[31]_1[8]
    SLICE_X50Y31         FDCE                                         r  memtowb/newdout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.828    -0.320    memtowb/clk_out1
    SLICE_X50Y31         FDCE                                         r  memtowb/newdout_reg[8]/C
                         clock pessimism             -0.218    -0.538    
    SLICE_X50Y31         FDCE (Hold_fdce_C_D)         0.131    -0.407    memtowb/newdout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 extomemorifetch/newnextPC_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.128ns (21.185%)  route 0.476ns (78.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.566    -0.544    extomemorifetch/clk_out1
    SLICE_X48Y45         FDCE                                         r  extomemorifetch/newnextPC_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.416 r  extomemorifetch/newnextPC_reg[14]/Q
                         net (fo=8, routed)           0.476     0.061    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y24         RAMB18E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.871    -0.276    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.038    -0.238    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129    -0.109    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 extomemorifetch/newALUResult_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memtowb/newALUResult2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.282%)  route 0.395ns (73.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.562    -0.548    extomemorifetch/clk_out1
    SLICE_X31Y41         FDCE                                         r  extomemorifetch/newALUResult_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  extomemorifetch/newALUResult_reg[20]/Q
                         net (fo=2, routed)           0.395    -0.011    memtowb/D[20]
    SLICE_X47Y33         FDCE                                         r  memtowb/newALUResult2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.827    -0.321    memtowb/clk_out1
    SLICE_X47Y33         FDCE                                         r  memtowb/newALUResult2_reg[20]/C
                         clock pessimism              0.033    -0.288    
    SLICE_X47Y33         FDCE (Hold_fdce_C_D)         0.075    -0.213    memtowb/newALUResult2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 extomemorifetch/newnextPC_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.166%)  route 0.558ns (79.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.563    -0.547    extomemorifetch/clk_out1
    SLICE_X31Y44         FDCE                                         r  extomemorifetch/newnextPC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  extomemorifetch/newnextPC_reg[8]/Q
                         net (fo=15, routed)          0.558     0.153    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.879    -0.268    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.033    -0.235    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.052    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 extomemorifetch/newALUResult_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memtowb/newALUResult2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.501%)  route 0.412ns (74.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.558    -0.552    extomemorifetch/clk_out1
    SLICE_X33Y33         FDCE                                         r  extomemorifetch/newALUResult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  extomemorifetch/newALUResult_reg[10]/Q
                         net (fo=2, routed)           0.412     0.001    memtowb/D[10]
    SLICE_X50Y33         FDCE                                         r  memtowb/newALUResult2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.830    -0.318    memtowb/clk_out1
    SLICE_X50Y33         FDCE                                         r  memtowb/newALUResult2_reg[10]/C
                         clock pessimism              0.033    -0.285    
    SLICE_X50Y33         FDCE (Hold_fdce_C_D)         0.076    -0.209    memtowb/newALUResult2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 extomemorifetch/newnextPC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.450%)  route 0.530ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.559    -0.551    extomemorifetch/clk_out1
    SLICE_X32Y36         FDCE                                         r  extomemorifetch/newnextPC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.128    -0.423 r  extomemorifetch/newnextPC_reg[2]/Q
                         net (fo=15, routed)          0.530     0.108    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.876    -0.271    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.033    -0.238    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129    -0.109    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 extomemorifetch/newALUResult_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memtowb/newALUResult2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.472%)  route 0.392ns (70.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.556    -0.554    extomemorifetch/clk_out1
    SLICE_X34Y32         FDCE                                         r  extomemorifetch/newALUResult_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  extomemorifetch/newALUResult_reg[1]/Q
                         net (fo=2, routed)           0.392     0.003    memtowb/D[1]
    SLICE_X53Y32         FDCE                                         r  memtowb/newALUResult2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.829    -0.319    memtowb/clk_out1
    SLICE_X53Y32         FDCE                                         r  memtowb/newALUResult2_reg[1]/C
                         clock pessimism              0.033    -0.286    
    SLICE_X53Y32         FDCE (Hold_fdce_C_D)         0.070    -0.216    memtowb/newALUResult2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 id/stall/oldinstruction2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/stall/oldinstruction3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.520%)  route 0.130ns (50.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.563    -0.547    id/stall/clk_out1
    SLICE_X43Y43         FDCE                                         r  id/stall/oldinstruction2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.419 r  id/stall/oldinstruction2_reg[6]/Q
                         net (fo=2, routed)           0.130    -0.288    id/stall/oldinstruction2[6]
    SLICE_X43Y42         FDCE                                         r  id/stall/oldinstruction3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.832    -0.316    id/stall/clk_out1
    SLICE_X43Y42         FDCE                                         r  id/stall/oldinstruction3_reg[6]/C
                         clock pessimism             -0.216    -0.532    
    SLICE_X43Y42         FDCE (Hold_fdce_C_D)         0.019    -0.513    id/stall/oldinstruction3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 id/stall/oldinstruction2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id/stall/oldinstruction3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.989%)  route 0.172ns (55.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.563    -0.547    id/stall/clk_out1
    SLICE_X43Y45         FDCE                                         r  id/stall/oldinstruction2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  id/stall/oldinstruction2_reg[5]/Q
                         net (fo=2, routed)           0.172    -0.233    id/stall/oldinstruction2[5]
    SLICE_X40Y42         FDCE                                         r  id/stall/oldinstruction3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.832    -0.316    id/stall/clk_out1
    SLICE_X40Y42         FDCE                                         r  id/stall/oldinstruction3_reg[5]/C
                         clock pessimism             -0.216    -0.532    
    SLICE_X40Y42         FDCE (Hold_fdce_C_D)         0.072    -0.460    id/stall/oldinstruction3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     dmem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31    dmem/newSwitchCtrl_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31    dmem/newSwitchCtrl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31    dmem/newio_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31    dmem/newio_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30    dmem/newio_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30    dmem/newio_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31    dmem/newSwitchCtrl_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y31    dmem/newSwitchCtrl_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31    dmem/newio_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y31    dmem/newio_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30    dmem/newio_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30    dmem/newio_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y30    dmem/newio_out_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/io_wdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.807ns  (logic 3.196ns (19.016%)  route 13.611ns (80.984%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.112 r  id/alu/alumain/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.472     8.584    iftoid/newALUResult_reg[31]_1[3]
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.306     8.890 r  iftoid/newALUResult[15]_i_5/O
                         net (fo=1, routed)           1.001     9.891    id/stall/newALUResult_reg[15]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  id/stall/newALUResult[15]_i_1/O
                         net (fo=10, routed)          2.220    12.235    id/stall/instructionToID_reg[12]_1
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.359 f  id/stall/addr_out_reg[15]_i_12/O
                         net (fo=1, routed)           0.669    13.028    iftoid/io_wdata_reg[0]_i_1_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.152 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.839    15.991    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.124    16.115 r  iftoid/io_wdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.692    16.807    memorio/led[15][5]
    SLICE_X32Y33         LDCE                                         r  memorio/io_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/addr_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.490ns  (logic 3.442ns (20.874%)  route 13.048ns (79.126%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.361 f  id/alu/alumain/_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.452     8.813    id/stall/newALUResult_reg[25]_0[4]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.303     9.116 f  id/stall/SwitchCtrl_reg_i_13/O
                         net (fo=1, routed)           0.775     9.891    id/stall/SwitchCtrl_reg_i_13_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.015 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.532    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.656 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.760    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.884 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.961    15.845    iftoid/instructionToID_reg[5]_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.969 r  iftoid/addr_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.520    16.490    memorio/D[11]
    SLICE_X41Y31         LDCE                                         r  memorio/addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/io_wdata_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.484ns  (logic 3.196ns (19.388%)  route 13.288ns (80.612%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.112 r  id/alu/alumain/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.472     8.584    iftoid/newALUResult_reg[31]_1[3]
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.306     8.890 r  iftoid/newALUResult[15]_i_5/O
                         net (fo=1, routed)           1.001     9.891    id/stall/newALUResult_reg[15]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  id/stall/newALUResult[15]_i_1/O
                         net (fo=10, routed)          2.220    12.235    id/stall/instructionToID_reg[12]_1
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.359 f  id/stall/addr_out_reg[15]_i_12/O
                         net (fo=1, routed)           0.669    13.028    iftoid/io_wdata_reg[0]_i_1_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.152 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.506    15.658    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  iftoid/io_wdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.702    16.484    memorio/led[15][8]
    SLICE_X35Y32         LDCE                                         r  memorio/io_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/addr_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.443ns  (logic 3.222ns (19.595%)  route 13.221ns (80.405%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.112 r  id/alu/alumain/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.472     8.584    iftoid/newALUResult_reg[31]_1[3]
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.306     8.890 r  iftoid/newALUResult[15]_i_5/O
                         net (fo=1, routed)           1.001     9.891    id/stall/newALUResult_reg[15]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  id/stall/newALUResult[15]_i_1/O
                         net (fo=10, routed)          2.487    12.502    id/stall/instructionToID_reg[12]_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.626 r  id/stall/io_wdata_reg[15]_i_3/O
                         net (fo=1, routed)           1.190    13.816    id/stall/io_wdata_reg[15]_i_3_n_3
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.940 r  id/stall/io_wdata_reg[15]_i_2/O
                         net (fo=18, routed)          2.353    16.293    id/stall/E[0]
    SLICE_X49Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.443 r  id/stall/addr_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    16.443    memorio/D[14]
    SLICE_X49Y32         LDCE                                         r  memorio/addr_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/io_wdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.318ns  (logic 3.196ns (19.586%)  route 13.122ns (80.414%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.112 r  id/alu/alumain/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.472     8.584    iftoid/newALUResult_reg[31]_1[3]
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.306     8.890 r  iftoid/newALUResult[15]_i_5/O
                         net (fo=1, routed)           1.001     9.891    id/stall/newALUResult_reg[15]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  id/stall/newALUResult[15]_i_1/O
                         net (fo=10, routed)          2.220    12.235    id/stall/instructionToID_reg[12]_1
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.359 f  id/stall/addr_out_reg[15]_i_12/O
                         net (fo=1, routed)           0.669    13.028    iftoid/io_wdata_reg[0]_i_1_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.152 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.103    15.255    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.379 r  iftoid/io_wdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.938    16.318    memorio/led[15][7]
    SLICE_X36Y32         LDCE                                         r  memorio/io_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/addr_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.288ns  (logic 3.442ns (21.132%)  route 12.846ns (78.868%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.361 f  id/alu/alumain/_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.452     8.813    id/stall/newALUResult_reg[25]_0[4]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.303     9.116 f  id/stall/SwitchCtrl_reg_i_13/O
                         net (fo=1, routed)           0.775     9.891    id/stall/SwitchCtrl_reg_i_13_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.015 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.532    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.656 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.760    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.884 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.368    15.252    id/alu/alumain/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.376 r  id/alu/alumain/addr_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.912    16.288    memorio/D[4]
    SLICE_X45Y31         LDCE                                         r  memorio/addr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/addr_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.283ns  (logic 3.442ns (21.139%)  route 12.841ns (78.861%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.361 f  id/alu/alumain/_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.452     8.813    id/stall/newALUResult_reg[25]_0[4]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.303     9.116 f  id/stall/SwitchCtrl_reg_i_13/O
                         net (fo=1, routed)           0.775     9.891    id/stall/SwitchCtrl_reg_i_13_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.015 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.532    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.656 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.760    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.884 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.896    15.780    iftoid/instructionToID_reg[5]_0
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.904 r  iftoid/addr_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.379    16.283    memorio/D[9]
    SLICE_X42Y31         LDCE                                         r  memorio/addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/io_wdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.251ns  (logic 3.196ns (19.667%)  route 13.055ns (80.333%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.112 r  id/alu/alumain/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.472     8.584    iftoid/newALUResult_reg[31]_1[3]
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.306     8.890 r  iftoid/newALUResult[15]_i_5/O
                         net (fo=1, routed)           1.001     9.891    id/stall/newALUResult_reg[15]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  id/stall/newALUResult[15]_i_1/O
                         net (fo=10, routed)          2.220    12.235    id/stall/instructionToID_reg[12]_1
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.359 f  id/stall/addr_out_reg[15]_i_12/O
                         net (fo=1, routed)           0.669    13.028    iftoid/io_wdata_reg[0]_i_1_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.152 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.076    15.228    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X47Y30         LUT5 (Prop_lut5_I4_O)        0.124    15.352 r  iftoid/io_wdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.898    16.251    memorio/led[15][1]
    SLICE_X53Y34         LDCE                                         r  memorio/io_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/io_wdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.229ns  (logic 3.196ns (19.693%)  route 13.033ns (80.307%))
  Logic Levels:           16  (CARRY4=4 LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.112 r  id/alu/alumain/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.472     8.584    iftoid/newALUResult_reg[31]_1[3]
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.306     8.890 r  iftoid/newALUResult[15]_i_5/O
                         net (fo=1, routed)           1.001     9.891    id/stall/newALUResult_reg[15]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.015 r  id/stall/newALUResult[15]_i_1/O
                         net (fo=10, routed)          2.220    12.235    id/stall/instructionToID_reg[12]_1
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.124    12.359 f  id/stall/addr_out_reg[15]_i_12/O
                         net (fo=1, routed)           0.669    13.028    iftoid/io_wdata_reg[0]_i_1_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.152 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.953    16.105    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124    16.229 r  iftoid/io_wdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.229    memorio/led[15][3]
    SLICE_X32Y33         LDCE                                         r  memorio/io_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            memorio/addr_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.132ns  (logic 3.436ns (21.299%)  route 12.696ns (78.701%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.361 f  id/alu/alumain/_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.452     8.813    id/stall/newALUResult_reg[25]_0[4]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.303     9.116 f  id/stall/SwitchCtrl_reg_i_13/O
                         net (fo=1, routed)           0.775     9.891    id/stall/SwitchCtrl_reg_i_13_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.015 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.532    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.656 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.760    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.884 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.368    15.252    id/stall/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.118    15.370 r  id/stall/addr_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.763    16.132    memorio/D[1]
    SLICE_X41Y31         LDCE                                         r  memorio/addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memorio/addr_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dmem/io_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.203ns (39.717%)  route 0.308ns (60.283%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         LDCE                         0.000     0.000 r  memorio/addr_out_reg[0]/G
    SLICE_X49Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  memorio/addr_out_reg[0]/Q
                         net (fo=16, routed)          0.252     0.410    dmem/Q[0]
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.455 r  dmem/io_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.056     0.511    dmem/io_out_reg[4]_i_1_n_3
    SLICE_X53Y29         LDCE                                         r  dmem/io_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorio/addr_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dmem/io_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.203ns (38.493%)  route 0.324ns (61.507%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         LDCE                         0.000     0.000 r  memorio/addr_out_reg[0]/G
    SLICE_X49Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  memorio/addr_out_reg[0]/Q
                         net (fo=16, routed)          0.324     0.482    dmem/Q[0]
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.527 r  dmem/io_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.527    dmem/io_out_reg[2]_i_1_n_3
    SLICE_X52Y29         LDCE                                         r  dmem/io_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardResult2_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            memorio/write_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.268ns (47.664%)  route 0.294ns (52.336%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         LDCE                         0.000     0.000 r  forwarding/forwardResult2_reg[21]/G
    SLICE_X39Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  forwarding/forwardResult2_reg[21]/Q
                         net (fo=4, routed)           0.294     0.452    id/stall/i__carry__6_i_11_1[21]
    SLICE_X41Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.497 r  id/stall/write_data_reg[21]_i_3/O
                         net (fo=2, routed)           0.000     0.497    id/stall/write_data_reg[21]_i_3_n_3
    SLICE_X41Y34         MUXF7 (Prop_muxf7_I1_O)      0.065     0.562 r  id/stall/write_data_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.562    memorio/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[21]
    SLICE_X41Y34         LDCE                                         r  memorio/write_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardResult2_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            memorio/write_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.265ns (47.040%)  route 0.298ns (52.960%))
  Logic Levels:           3  (LDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         LDCE                         0.000     0.000 r  forwarding/forwardResult2_reg[29]/G
    SLICE_X35Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  forwarding/forwardResult2_reg[29]/Q
                         net (fo=4, routed)           0.298     0.456    forwarding/newdout_reg[31][29]
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.501 r  forwarding/write_data_reg[29]_i_2/O
                         net (fo=2, routed)           0.000     0.501    id/stall/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.062     0.563 r  id/stall/write_data_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     0.563    memorio/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[29]
    SLICE_X34Y46         LDCE                                         r  memorio/write_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorio/addr_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dmem/io_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.203ns (34.443%)  route 0.386ns (65.557%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         LDCE                         0.000     0.000 r  memorio/addr_out_reg[0]/G
    SLICE_X49Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  memorio/addr_out_reg[0]/Q
                         net (fo=16, routed)          0.386     0.544    dmem/Q[0]
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.589 r  dmem/io_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.589    dmem/io_out_reg[6]_i_1_n_3
    SLICE_X52Y29         LDCE                                         r  dmem/io_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorio/addr_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dmem/io_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.203ns (34.051%)  route 0.393ns (65.949%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         LDCE                         0.000     0.000 r  memorio/addr_out_reg[0]/G
    SLICE_X49Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  memorio/addr_out_reg[0]/Q
                         net (fo=16, routed)          0.393     0.551    dmem/Q[0]
    SLICE_X52Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.596 r  dmem/io_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.596    dmem/io_out_reg[14]_i_1_n_3
    SLICE_X52Y26         LDCE                                         r  dmem/io_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorio/addr_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dmem/io_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.206ns (33.266%)  route 0.413ns (66.734%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         LDCE                         0.000     0.000 r  memorio/addr_out_reg[0]/G
    SLICE_X49Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  memorio/addr_out_reg[0]/Q
                         net (fo=16, routed)          0.252     0.410    dmem/Q[0]
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.048     0.458 r  dmem/io_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.161     0.619    dmem/io_out_reg[5]_i_1_n_3
    SLICE_X51Y29         LDCE                                         r  dmem/io_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardResult2_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            memorio/write_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.265ns (41.961%)  route 0.367ns (58.039%))
  Logic Levels:           3  (LDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         LDCE                         0.000     0.000 r  forwarding/forwardResult2_reg[16]/G
    SLICE_X37Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  forwarding/forwardResult2_reg[16]/Q
                         net (fo=4, routed)           0.367     0.525    forwarding/newdout_reg[31][16]
    SLICE_X39Y39         LUT5 (Prop_lut5_I4_O)        0.045     0.570 r  forwarding/write_data_reg[16]_i_2/O
                         net (fo=2, routed)           0.000     0.570    id/stall/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X39Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.632 r  id/stall/write_data_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.632    memorio/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[16]
    SLICE_X39Y39         LDCE                                         r  memorio/write_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memorio/addr_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dmem/io_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.201ns (31.180%)  route 0.444ns (68.820%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         LDCE                         0.000     0.000 r  memorio/addr_out_reg[0]/G
    SLICE_X49Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  memorio/addr_out_reg[0]/Q
                         net (fo=16, routed)          0.324     0.482    dmem/Q[0]
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.043     0.525 r  dmem/io_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.119     0.645    dmem/io_out_reg[3]_i_1_n_3
    SLICE_X52Y29         LDCE                                         r  dmem/io_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forwarding/forwardResult2_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            memorio/write_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.265ns (39.786%)  route 0.401ns (60.214%))
  Logic Levels:           3  (LDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         LDCE                         0.000     0.000 r  forwarding/forwardResult2_reg[24]/G
    SLICE_X33Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  forwarding/forwardResult2_reg[24]/Q
                         net (fo=4, routed)           0.401     0.559    forwarding/newdout_reg[31][24]
    SLICE_X34Y42         LUT5 (Prop_lut5_I4_O)        0.045     0.604 r  forwarding/write_data_reg[24]_i_2/O
                         net (fo=2, routed)           0.000     0.604    id/stall/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X34Y42         MUXF7 (Prop_muxf7_I0_O)      0.062     0.666 r  id/stall/write_data_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.666    memorio/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[24]
    SLICE_X34Y42         LDCE                                         r  memorio/write_data_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_cpuclk
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/io_wdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.907ns  (logic 3.061ns (16.190%)  route 15.846ns (83.810%))
  Logic Levels:           15  (LUT4=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          1.296     9.722    id/stall/newALUResult_reg[25]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.846 r  id/stall/io_wdata_reg[15]_i_9/O
                         net (fo=4, routed)           1.916    11.762    iftoid/addr_out_reg[15]_i_3_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.886 f  iftoid/addr_out_reg[15]_i_15/O
                         net (fo=1, routed)           0.810    12.696    iftoid/addr_out_reg[15]_i_15_n_3
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.820 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.839    15.659    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.124    15.783 r  iftoid/io_wdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.692    16.475    memorio/led[15][5]
    SLICE_X32Y33         LDCE                                         r  memorio/io_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/addr_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.650ns  (logic 2.793ns (14.975%)  route 15.857ns (85.025%))
  Logic Levels:           15  (LUT4=4 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          0.916     2.705    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.292     2.997 f  id/RF/write_data_reg[21]_i_7/O
                         net (fo=1, routed)           1.011     4.009    id/RF/write_data_reg[21]_i_7_n_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.297     4.306 r  id/RF/write_data_reg[21]_i_4/O
                         net (fo=2, routed)           0.639     4.944    id/stall/i__carry__4_i_18_1
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.068 r  id/stall/write_data_reg[21]_i_3/O
                         net (fo=2, routed)           0.743     5.811    id/stall/write_data_reg[21]_i_3_n_3
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.935 r  id/stall/i__carry__4_i_18/O
                         net (fo=4, routed)           0.691     6.626    id/stall/alu/MUXResult__0[21]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.124     6.750 r  id/stall/newALUResult[31]_i_10/O
                         net (fo=4, routed)           1.009     7.760    id/stall/i__carry__4_i_18_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  id/stall/newALUResult[30]_i_7/O
                         net (fo=16, routed)          0.921     8.805    id/stall/newALUResult[31]_i_10_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.929 f  id/stall/SwitchCtrl_reg_i_12/O
                         net (fo=1, routed)           0.692     9.621    id/stall/SwitchCtrl_reg_i_12_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.261    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.385 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.489    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.613 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.961    15.575    iftoid/instructionToID_reg[5]_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.699 r  iftoid/addr_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.520    16.219    memorio/D[11]
    SLICE_X41Y31         LDCE                                         r  memorio/addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/io_wdata_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.584ns  (logic 3.061ns (16.471%)  route 15.523ns (83.529%))
  Logic Levels:           15  (LUT4=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          1.296     9.722    id/stall/newALUResult_reg[25]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.846 r  id/stall/io_wdata_reg[15]_i_9/O
                         net (fo=4, routed)           1.916    11.762    iftoid/addr_out_reg[15]_i_3_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.886 f  iftoid/addr_out_reg[15]_i_15/O
                         net (fo=1, routed)           0.810    12.696    iftoid/addr_out_reg[15]_i_15_n_3
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.820 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.506    15.326    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.124    15.450 r  iftoid/io_wdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.702    16.153    memorio/led[15][8]
    SLICE_X35Y32         LDCE                                         r  memorio/io_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/addr_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.449ns  (logic 2.793ns (15.139%)  route 15.656ns (84.861%))
  Logic Levels:           15  (LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          0.916     2.705    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.292     2.997 f  id/RF/write_data_reg[21]_i_7/O
                         net (fo=1, routed)           1.011     4.009    id/RF/write_data_reg[21]_i_7_n_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.297     4.306 r  id/RF/write_data_reg[21]_i_4/O
                         net (fo=2, routed)           0.639     4.944    id/stall/i__carry__4_i_18_1
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.068 r  id/stall/write_data_reg[21]_i_3/O
                         net (fo=2, routed)           0.743     5.811    id/stall/write_data_reg[21]_i_3_n_3
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.935 r  id/stall/i__carry__4_i_18/O
                         net (fo=4, routed)           0.691     6.626    id/stall/alu/MUXResult__0[21]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.124     6.750 r  id/stall/newALUResult[31]_i_10/O
                         net (fo=4, routed)           1.009     7.760    id/stall/i__carry__4_i_18_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  id/stall/newALUResult[30]_i_7/O
                         net (fo=16, routed)          0.921     8.805    id/stall/newALUResult[31]_i_10_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.929 f  id/stall/SwitchCtrl_reg_i_12/O
                         net (fo=1, routed)           0.692     9.621    id/stall/SwitchCtrl_reg_i_12_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.261    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.385 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.489    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.613 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.368    14.982    id/alu/alumain/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.106 r  id/alu/alumain/addr_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.912    16.017    memorio/D[4]
    SLICE_X45Y31         LDCE                                         r  memorio/addr_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/addr_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.443ns  (logic 2.793ns (15.144%)  route 15.650ns (84.856%))
  Logic Levels:           15  (LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          0.916     2.705    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.292     2.997 f  id/RF/write_data_reg[21]_i_7/O
                         net (fo=1, routed)           1.011     4.009    id/RF/write_data_reg[21]_i_7_n_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.297     4.306 r  id/RF/write_data_reg[21]_i_4/O
                         net (fo=2, routed)           0.639     4.944    id/stall/i__carry__4_i_18_1
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.068 r  id/stall/write_data_reg[21]_i_3/O
                         net (fo=2, routed)           0.743     5.811    id/stall/write_data_reg[21]_i_3_n_3
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.935 r  id/stall/i__carry__4_i_18/O
                         net (fo=4, routed)           0.691     6.626    id/stall/alu/MUXResult__0[21]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.124     6.750 r  id/stall/newALUResult[31]_i_10/O
                         net (fo=4, routed)           1.009     7.760    id/stall/i__carry__4_i_18_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  id/stall/newALUResult[30]_i_7/O
                         net (fo=16, routed)          0.921     8.805    id/stall/newALUResult[31]_i_10_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.929 f  id/stall/SwitchCtrl_reg_i_12/O
                         net (fo=1, routed)           0.692     9.621    id/stall/SwitchCtrl_reg_i_12_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.261    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.385 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.489    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.613 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.896    15.509    iftoid/instructionToID_reg[5]_0
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.633 r  iftoid/addr_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.379    16.012    memorio/D[9]
    SLICE_X42Y31         LDCE                                         r  memorio/addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/addr_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.423ns  (logic 3.627ns (19.688%)  route 14.796ns (80.312%))
  Logic Levels:           18  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.737     0.613    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y42         LUT5 (Prop_lut5_I0_O)        0.124     0.737 r  id/stall/forwardReg1_reg[4]_i_8/O
                         net (fo=118, routed)         1.245     1.982    id/stall/phase1_reg_2
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.124     2.106 r  id/stall/forwardReg1_reg[4]_i_5/O
                         net (fo=1, routed)           0.306     2.412    id/stall/forwardReg1_reg[4]_i_5_n_3
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124     2.536 f  id/stall/forwardReg1_reg[4]_i_2/O
                         net (fo=10, routed)          0.860     3.395    id/stall/newRd_reg[4]_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.519 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     4.728    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.852 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.431    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     5.555 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.446    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.570 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.570    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.120 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.120    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.234    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.661 r  id/alu/alumain/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.472     8.132    iftoid/newALUResult_reg[31]_1[3]
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.306     8.438 r  iftoid/newALUResult[15]_i_5/O
                         net (fo=1, routed)           1.001     9.439    id/stall/newALUResult_reg[15]
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.563 r  id/stall/newALUResult[15]_i_1/O
                         net (fo=10, routed)          2.487    12.050    id/stall/instructionToID_reg[12]_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.174 r  id/stall/io_wdata_reg[15]_i_3/O
                         net (fo=1, routed)           1.190    13.364    id/stall/io_wdata_reg[15]_i_3_n_3
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.488 r  id/stall/io_wdata_reg[15]_i_2/O
                         net (fo=18, routed)          2.353    15.841    id/stall/E[0]
    SLICE_X49Y32         LUT3 (Prop_lut3_I1_O)        0.150    15.991 r  id/stall/addr_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    15.991    memorio/D[14]
    SLICE_X49Y32         LDCE                                         r  memorio/addr_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/io_wdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.417ns  (logic 3.061ns (16.620%)  route 15.356ns (83.380%))
  Logic Levels:           15  (LUT4=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          1.296     9.722    id/stall/newALUResult_reg[25]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.846 r  id/stall/io_wdata_reg[15]_i_9/O
                         net (fo=4, routed)           1.916    11.762    iftoid/addr_out_reg[15]_i_3_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.886 f  iftoid/addr_out_reg[15]_i_15/O
                         net (fo=1, routed)           0.810    12.696    iftoid/addr_out_reg[15]_i_15_n_3
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.820 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.103    14.924    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.124    15.048 r  iftoid/io_wdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.938    15.986    memorio/led[15][7]
    SLICE_X36Y32         LDCE                                         r  memorio/io_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/io_wdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.350ns  (logic 3.061ns (16.681%)  route 15.289ns (83.319%))
  Logic Levels:           15  (LUT4=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          1.296     9.722    id/stall/newALUResult_reg[25]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.846 r  id/stall/io_wdata_reg[15]_i_9/O
                         net (fo=4, routed)           1.916    11.762    iftoid/addr_out_reg[15]_i_3_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.886 f  iftoid/addr_out_reg[15]_i_15/O
                         net (fo=1, routed)           0.810    12.696    iftoid/addr_out_reg[15]_i_15_n_3
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.820 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.076    14.896    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X47Y30         LUT5 (Prop_lut5_I4_O)        0.124    15.020 r  iftoid/io_wdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.898    15.919    memorio/led[15][1]
    SLICE_X53Y34         LDCE                                         r  memorio/io_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/io_wdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.329ns  (logic 3.061ns (16.701%)  route 15.268ns (83.299%))
  Logic Levels:           15  (LUT4=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          1.055     2.844    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_S_O)       0.292     3.136 r  id/RF/write_data_reg[7]_i_7/O
                         net (fo=1, routed)           0.932     4.068    id/RF/write_data_reg[7]_i_7_n_3
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.297     4.365 f  id/RF/write_data_reg[7]_i_4/O
                         net (fo=2, routed)           0.648     5.014    id/stall/newALUResult[30]_i_28_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.138 f  id/stall/write_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     5.138    id/stall/write_data_reg[7]_i_3_n_3
    SLICE_X37Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.355 f  id/stall/write_data_reg[7]_i_1/O
                         net (fo=4, routed)           0.837     6.191    iftoid/newALUResult_reg[28][7]
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.299     6.490 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.189    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.313 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.302    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.426 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          1.296     9.722    id/stall/newALUResult_reg[25]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.846 r  id/stall/io_wdata_reg[15]_i_9/O
                         net (fo=4, routed)           1.916    11.762    iftoid/addr_out_reg[15]_i_3_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.886 f  iftoid/addr_out_reg[15]_i_15/O
                         net (fo=1, routed)           0.810    12.696    iftoid/addr_out_reg[15]_i_15_n_3
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.820 f  iftoid/addr_out_reg[15]_i_5/O
                         net (fo=17, routed)          2.953    15.773    iftoid/addr_out_reg[15]_i_5_n_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.124    15.897 r  iftoid/io_wdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.897    memorio/led[15][3]
    SLICE_X32Y33         LDCE                                         r  memorio/io_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id/stall/oldinstruction1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memorio/addr_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.293ns  (logic 2.787ns (15.235%)  route 15.506ns (84.765%))
  Logic Levels:           15  (LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.566    -2.432    id/stall/clk_out1
    SLICE_X43Y44         FDCE                                         r  id/stall/oldinstruction1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.419    -2.013 f  id/stall/oldinstruction1_reg[4]/Q
                         net (fo=2, routed)           0.664    -1.348    id/stall/oldinstruction1[4]
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.297    -1.051 f  id/stall/forwardReg1_reg[4]_i_12/O
                         net (fo=1, routed)           0.803    -0.248    id/stall/forwardReg1_reg[4]_i_12_n_3
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124    -0.124 f  id/stall/forwardReg1_reg[4]_i_7/O
                         net (fo=20, routed)          0.708     0.584    id/stall/forwardReg1_reg[4]_i_7_n_3
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.708 r  id/stall/forwardReg1_reg[4]_i_3/O
                         net (fo=85, routed)          0.957     1.665    iftoid/newRegWrite_reg
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.789 r  iftoid/write_data_reg[31]_i_14/O
                         net (fo=64, routed)          0.916     2.705    id/RF/write_data_reg[11]_i_2_0
    SLICE_X46Y38         MUXF7 (Prop_muxf7_S_O)       0.292     2.997 f  id/RF/write_data_reg[21]_i_7/O
                         net (fo=1, routed)           1.011     4.009    id/RF/write_data_reg[21]_i_7_n_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.297     4.306 r  id/RF/write_data_reg[21]_i_4/O
                         net (fo=2, routed)           0.639     4.944    id/stall/i__carry__4_i_18_1
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.068 r  id/stall/write_data_reg[21]_i_3/O
                         net (fo=2, routed)           0.743     5.811    id/stall/write_data_reg[21]_i_3_n_3
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.935 r  id/stall/i__carry__4_i_18/O
                         net (fo=4, routed)           0.691     6.626    id/stall/alu/MUXResult__0[21]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.124     6.750 r  id/stall/newALUResult[31]_i_10/O
                         net (fo=4, routed)           1.009     7.760    id/stall/i__carry__4_i_18_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  id/stall/newALUResult[30]_i_7/O
                         net (fo=16, routed)          0.921     8.805    id/stall/newALUResult[31]_i_10_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.929 f  id/stall/SwitchCtrl_reg_i_12/O
                         net (fo=1, routed)           0.692     9.621    id/stall/SwitchCtrl_reg_i_12_n_3
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  id/stall/SwitchCtrl_reg_i_5/O
                         net (fo=5, routed)           2.516    12.261    iftoid/newSwitchCtrl_reg_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.385 f  iftoid/addr_out_reg[15]_i_6/O
                         net (fo=1, routed)           1.104    13.489    iftoid/addr_out_reg[15]_i_6_n_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.613 f  iftoid/addr_out_reg[15]_i_3/O
                         net (fo=15, routed)          1.368    14.981    id/stall/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X41Y31         LUT2 (Prop_lut2_I1_O)        0.118    15.099 r  id/stall/addr_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.763    15.862    memorio/D[1]
    SLICE_X41Y31         LDCE                                         r  memorio/addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 extomemorifetch/newMemRead_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.901ns  (logic 0.518ns (57.462%)  route 0.383ns (42.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.445    -2.046    extomemorifetch/clk_out1
    SLICE_X50Y33         FDCE                                         r  extomemorifetch/newMemRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.418    -1.628 r  extomemorifetch/newMemRead_reg/Q
                         net (fo=33, routed)          0.383    -1.245    forwarding/newMemtoReg
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.100    -1.145 r  forwarding/forwardResult1_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.145    forwarding/forwardResult1_reg[18]_i_1_n_3
    SLICE_X52Y33         LDCE                                         r  forwarding/forwardResult1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/newio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.045ns  (logic 0.518ns (49.560%)  route 0.527ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.442    -2.049    dmem/clk_out1
    SLICE_X52Y31         FDRE                                         r  dmem/newio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.631 r  dmem/newio_out_reg[2]/Q
                         net (fo=2, routed)           0.369    -1.262    forwarding/forwardResult1_reg[15]_0[2]
    SLICE_X51Y32         LUT5 (Prop_lut5_I0_O)        0.100    -1.162 r  forwarding/forwardResult1_reg[2]_i_1/O
                         net (fo=1, routed)           0.158    -1.004    forwarding/forwardResult1_reg[2]_i_1_n_3
    SLICE_X50Y32         LDCE                                         r  forwarding/forwardResult1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/newio_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.060ns  (logic 0.518ns (48.859%)  route 0.542ns (51.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.433    -2.058    dmem/clk_out1
    SLICE_X34Y30         FDRE                                         r  dmem/newio_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.418    -1.640 r  dmem/newio_out_reg[10]/Q
                         net (fo=2, routed)           0.264    -1.376    forwarding/forwardResult1_reg[15]_0[10]
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.100    -1.276 r  forwarding/forwardResult1_reg[10]_i_1/O
                         net (fo=1, routed)           0.278    -0.998    forwarding/forwardResult1_reg[10]_i_1_n_3
    SLICE_X33Y31         LDCE                                         r  forwarding/forwardResult1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/newio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.089ns  (logic 0.467ns (42.875%)  route 0.622ns (57.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.442    -2.049    dmem/clk_out1
    SLICE_X53Y31         FDRE                                         r  dmem/newio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.682 r  dmem/newio_out_reg[0]/Q
                         net (fo=2, routed)           0.622    -1.060    forwarding/forwardResult1_reg[15]_0[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.100    -0.960 r  forwarding/forwardResult1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.960    forwarding/forwardResult1_reg[0]_i_1_n_3
    SLICE_X55Y32         LDCE                                         r  forwarding/forwardResult1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 extomemorifetch/newMemRead_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.159ns  (logic 0.518ns (44.705%)  route 0.641ns (55.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.445    -2.046    extomemorifetch/clk_out1
    SLICE_X50Y33         FDCE                                         r  extomemorifetch/newMemRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.418    -1.628 r  extomemorifetch/newMemRead_reg/Q
                         net (fo=33, routed)          0.641    -0.988    forwarding/newMemtoReg
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.100    -0.888 r  forwarding/forwardResult1_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.888    forwarding/forwardResult1_reg[19]_i_1_n_3
    SLICE_X52Y33         LDCE                                         r  forwarding/forwardResult1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/newio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.187ns  (logic 0.467ns (39.359%)  route 0.720ns (60.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.442    -2.049    dmem/clk_out1
    SLICE_X53Y31         FDRE                                         r  dmem/newio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.682 r  dmem/newio_out_reg[4]/Q
                         net (fo=2, routed)           0.444    -1.239    forwarding/forwardResult1_reg[15]_0[4]
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.100    -1.139 r  forwarding/forwardResult1_reg[4]_i_1/O
                         net (fo=1, routed)           0.276    -0.863    forwarding/forwardResult1_reg[4]_i_1_n_3
    SLICE_X54Y35         LDCE                                         r  forwarding/forwardResult1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/newio_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.386ns  (logic 0.518ns (37.387%)  route 0.868ns (62.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.433    -2.058    dmem/clk_out1
    SLICE_X34Y30         FDRE                                         r  dmem/newio_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.418    -1.640 r  dmem/newio_out_reg[12]/Q
                         net (fo=2, routed)           0.392    -1.248    forwarding/forwardResult1_reg[15]_0[12]
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.100    -1.148 r  forwarding/forwardResult1_reg[12]_i_1/O
                         net (fo=1, routed)           0.475    -0.673    forwarding/forwardResult1_reg[12]_i_1_n_3
    SLICE_X33Y32         LDCE                                         r  forwarding/forwardResult1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/newio_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.467ns (33.016%)  route 0.947ns (66.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.434    -2.057    dmem/clk_out1
    SLICE_X32Y30         FDRE                                         r  dmem/newio_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.690 r  dmem/newio_out_reg[11]/Q
                         net (fo=2, routed)           0.370    -1.320    forwarding/forwardResult1_reg[15]_0[11]
    SLICE_X31Y32         LUT5 (Prop_lut5_I0_O)        0.100    -1.220 r  forwarding/forwardResult1_reg[11]_i_1/O
                         net (fo=1, routed)           0.577    -0.643    forwarding/forwardResult1_reg[11]_i_1_n_3
    SLICE_X32Y32         LDCE                                         r  forwarding/forwardResult1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/newio_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.419ns  (logic 0.518ns (36.508%)  route 0.901ns (63.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.433    -2.058    dmem/clk_out1
    SLICE_X34Y30         FDRE                                         r  dmem/newio_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.418    -1.640 r  dmem/newio_out_reg[9]/Q
                         net (fo=2, routed)           0.490    -1.150    forwarding/forwardResult1_reg[15]_0[9]
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.100    -1.050 r  forwarding/forwardResult1_reg[9]_i_1/O
                         net (fo=1, routed)           0.411    -0.639    forwarding/forwardResult1_reg[9]_i_1_n_3
    SLICE_X33Y32         LDCE                                         r  forwarding/forwardResult1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 extomemorifetch/newMemRead_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forwarding/forwardResult1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.417ns  (logic 0.518ns (36.551%)  route 0.899ns (63.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.445    -2.046    extomemorifetch/clk_out1
    SLICE_X50Y33         FDCE                                         r  extomemorifetch/newMemRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.418    -1.628 r  extomemorifetch/newMemRead_reg/Q
                         net (fo=33, routed)          0.444    -1.185    forwarding/newMemtoReg
    SLICE_X48Y32         LUT5 (Prop_lut5_I4_O)        0.100    -1.085 r  forwarding/forwardResult1_reg[14]_i_1/O
                         net (fo=1, routed)           0.456    -0.629    forwarding/forwardResult1_reg[14]_i_1_n_3
    SLICE_X48Y30         LDCE                                         r  forwarding/forwardResult1_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_cpuclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.029ns (2.073%)  route 1.370ns (97.927%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  oldclk (IN)
                         net (fo=0)                   0.000     5.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 f  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.915    clk1/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.641     3.274 f  clk1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.550     3.824    clk1/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.853 f  clk1/inst/clkf_buf/O
                         net (fo=1, routed)           0.821     4.673    clk1/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  clk1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_cpuclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.150ns  (logic 0.091ns (2.888%)  route 3.059ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clkfbout_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkf_buf/O
                         net (fo=1, routed)           1.477    -2.014    clk1/inst/clkfbout_buf_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  clk1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_cpuclk

Max Delay          1582 Endpoints
Min Delay          1582 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 3.326ns (26.216%)  route 9.361ns (73.784%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.249 f  id/alu/alumain/_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.589     8.838    id/stall/newALUResult_reg[25]_0[3]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.299     9.137 f  id/stall/newALUResult[20]_i_3/O
                         net (fo=1, routed)           0.711     9.848    iftoid/newALUResult_reg[20]_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.124     9.972 f  iftoid/newALUResult[20]_i_1/O
                         net (fo=6, routed)           0.755    10.727    id/stall/addr_out_reg[15]_i_5[1]
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.124    10.851 f  id/stall/io_wdata_reg[15]_i_5/O
                         net (fo=5, routed)           0.843    11.694    id/stall/io_wdata_reg[15]_i_5_n_3
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  id/stall/phase1_i_6/O
                         net (fo=15, routed)          0.745    12.563    id/pc/PC_reg[15]_2
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.687 r  id/pc/PC[10]_i_1/O
                         net (fo=1, routed)           0.000    12.687    id/pc/next_PC[10]
    SLICE_X32Y34         FDCE                                         r  id/pc/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439    -2.052    id/pc/clk_out1
    SLICE_X32Y34         FDCE                                         r  id/pc/PC_reg[10]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.613ns  (logic 2.707ns (21.462%)  route 9.906ns (78.538%))
  Logic Levels:           14  (LDCE=1 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.318     5.288    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.412 f  id/stall/write_data_reg[13]_i_3/O
                         net (fo=2, routed)           0.000     5.412    id/stall/write_data_reg[13]_i_3_n_3
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     5.629 f  id/stall/write_data_reg[13]_i_1/O
                         net (fo=6, routed)           0.753     6.383    iftoid/newALUResult_reg[28][13]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.299     6.682 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.381    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.505 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.494    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.410    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.534 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.534    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.751 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.720    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    11.019 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.701    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.825 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.664    12.489    id/pc/PC_reg[0]_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.613 r  id/pc/PC[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.613    id/pc/next_PC[0]
    SLICE_X29Y32         FDCE                                         r  id/pc/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439    -2.052    id/pc/clk_out1
    SLICE_X29Y32         FDCE                                         r  id/pc/PC_reg[0]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.601ns  (logic 2.707ns (21.483%)  route 9.894ns (78.517%))
  Logic Levels:           14  (LDCE=1 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.318     5.288    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.412 f  id/stall/write_data_reg[13]_i_3/O
                         net (fo=2, routed)           0.000     5.412    id/stall/write_data_reg[13]_i_3_n_3
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     5.629 f  id/stall/write_data_reg[13]_i_1/O
                         net (fo=6, routed)           0.753     6.383    iftoid/newALUResult_reg[28][13]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.299     6.682 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.381    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.505 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.494    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.410    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.534 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.534    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.751 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.720    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    11.019 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.701    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.825 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.652    12.477    id/pc/PC_reg[0]_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.601 r  id/pc/PC[11]_i_1/O
                         net (fo=1, routed)           0.000    12.601    id/pc/next_PC[11]
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439    -2.052    id/pc/clk_out1
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[11]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.600ns  (logic 2.707ns (21.485%)  route 9.893ns (78.515%))
  Logic Levels:           14  (LDCE=1 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.318     5.288    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.412 f  id/stall/write_data_reg[13]_i_3/O
                         net (fo=2, routed)           0.000     5.412    id/stall/write_data_reg[13]_i_3_n_3
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     5.629 f  id/stall/write_data_reg[13]_i_1/O
                         net (fo=6, routed)           0.753     6.383    iftoid/newALUResult_reg[28][13]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.299     6.682 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.381    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.505 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.494    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.410    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.534 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.534    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.751 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.720    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    11.019 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.701    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.825 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.651    12.476    id/pc/PC_reg[0]_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.600 r  id/pc/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    12.600    id/pc/next_PC[9]
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439    -2.052    id/pc/clk_out1
    SLICE_X31Y34         FDCE                                         r  id/pc/PC_reg[9]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.598ns  (logic 2.707ns (21.488%)  route 9.891ns (78.512%))
  Logic Levels:           14  (LDCE=1 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.318     5.288    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.412 f  id/stall/write_data_reg[13]_i_3/O
                         net (fo=2, routed)           0.000     5.412    id/stall/write_data_reg[13]_i_3_n_3
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     5.629 f  id/stall/write_data_reg[13]_i_1/O
                         net (fo=6, routed)           0.753     6.383    iftoid/newALUResult_reg[28][13]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.299     6.682 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.381    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.505 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.494    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.410    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.534 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.534    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.751 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.720    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    11.019 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.701    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.825 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.649    12.474    id/pc/PC_reg[0]_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  id/pc/PC[14]_i_1/O
                         net (fo=1, routed)           0.000    12.598    id/pc/next_PC[14]
    SLICE_X35Y34         FDCE                                         r  id/pc/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.438    -2.053    id/pc/clk_out1
    SLICE_X35Y34         FDCE                                         r  id/pc/PC_reg[14]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.583ns  (logic 3.326ns (26.432%)  route 9.257ns (73.568%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.249 f  id/alu/alumain/_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.589     8.838    id/stall/newALUResult_reg[25]_0[3]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.299     9.137 f  id/stall/newALUResult[20]_i_3/O
                         net (fo=1, routed)           0.711     9.848    iftoid/newALUResult_reg[20]_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.124     9.972 f  iftoid/newALUResult[20]_i_1/O
                         net (fo=6, routed)           0.755    10.727    id/stall/addr_out_reg[15]_i_5[1]
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.124    10.851 f  id/stall/io_wdata_reg[15]_i_5/O
                         net (fo=5, routed)           0.843    11.694    id/stall/io_wdata_reg[15]_i_5_n_3
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  id/stall/phase1_i_6/O
                         net (fo=15, routed)          0.642    12.459    id/pc/PC_reg[15]_2
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  id/pc/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    12.583    id/pc/next_PC[1]
    SLICE_X31Y35         FDCE                                         r  id/pc/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.440    -2.051    id/pc/clk_out1
    SLICE_X31Y35         FDCE                                         r  id/pc/PC_reg[1]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/stall/phase1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.527ns  (logic 3.326ns (26.550%)  route 9.201ns (73.450%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.249 f  id/alu/alumain/_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.589     8.838    id/stall/newALUResult_reg[25]_0[3]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.299     9.137 f  id/stall/newALUResult[20]_i_3/O
                         net (fo=1, routed)           0.711     9.848    iftoid/newALUResult_reg[20]_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.124     9.972 f  iftoid/newALUResult[20]_i_1/O
                         net (fo=6, routed)           0.755    10.727    id/stall/addr_out_reg[15]_i_5[1]
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.124    10.851 f  id/stall/io_wdata_reg[15]_i_5/O
                         net (fo=5, routed)           0.843    11.694    id/stall/io_wdata_reg[15]_i_5_n_3
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  id/stall/phase1_i_6/O
                         net (fo=15, routed)          0.586    12.403    iftoid/phase1_reg_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.527 r  iftoid/phase1_i_1/O
                         net (fo=1, routed)           0.000    12.527    id/stall/phase0
    SLICE_X35Y35         FDCE                                         r  id/stall/phase1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.439    -2.052    id/stall/clk_out1
    SLICE_X35Y35         FDCE                                         r  id/stall/phase1_reg/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.513ns  (logic 3.326ns (26.580%)  route 9.187ns (73.420%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.249 f  id/alu/alumain/_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.589     8.838    id/stall/newALUResult_reg[25]_0[3]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.299     9.137 f  id/stall/newALUResult[20]_i_3/O
                         net (fo=1, routed)           0.711     9.848    iftoid/newALUResult_reg[20]_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.124     9.972 f  iftoid/newALUResult[20]_i_1/O
                         net (fo=6, routed)           0.755    10.727    id/stall/addr_out_reg[15]_i_5[1]
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.124    10.851 f  id/stall/io_wdata_reg[15]_i_5/O
                         net (fo=5, routed)           0.843    11.694    id/stall/io_wdata_reg[15]_i_5_n_3
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  id/stall/phase1_i_6/O
                         net (fo=15, routed)          0.571    12.389    id/pc/PC_reg[15]_2
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.513 r  id/pc/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    12.513    id/pc/next_PC[13]
    SLICE_X28Y35         FDCE                                         r  id/pc/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.442    -2.049    id/pc/clk_out1
    SLICE_X28Y35         FDCE                                         r  id/pc/PC_reg[13]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.510ns  (logic 3.326ns (26.586%)  route 9.184ns (73.414%))
  Logic Levels:           18  (CARRY4=6 LDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.209     5.180    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  id/stall/write_data_reg[1]_i_3/O
                         net (fo=2, routed)           0.579     5.882    iftoid/io_wdata_reg[15]_i_12_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I2_O)        0.124     6.006 r  iftoid/i__carry_i_19/O
                         net (fo=87, routed)          0.891     6.897    iftoid/instructionToID_reg[8]_0[0]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     7.021 r  iftoid/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.021    id/alu/alumain/S[1]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.571 r  id/alu/alumain/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.571    id/alu/alumain/_inferred__0/i__carry_n_3
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  id/alu/alumain/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.685    id/alu/alumain/_inferred__0/i__carry__0_n_3
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  id/alu/alumain/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    id/alu/alumain/_inferred__0/i__carry__1_n_3
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  id/alu/alumain/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.913    id/alu/alumain/_inferred__0/i__carry__2_n_3
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  id/alu/alumain/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.027    id/alu/alumain/_inferred__0/i__carry__3_n_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.249 f  id/alu/alumain/_inferred__0/i__carry__4/O[0]
                         net (fo=1, routed)           0.589     8.838    id/stall/newALUResult_reg[25]_0[3]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.299     9.137 f  id/stall/newALUResult[20]_i_3/O
                         net (fo=1, routed)           0.711     9.848    iftoid/newALUResult_reg[20]_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.124     9.972 f  iftoid/newALUResult[20]_i_1/O
                         net (fo=6, routed)           0.755    10.727    id/stall/addr_out_reg[15]_i_5[1]
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.124    10.851 f  id/stall/io_wdata_reg[15]_i_5/O
                         net (fo=5, routed)           0.843    11.694    id/stall/io_wdata_reg[15]_i_5_n_3
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  id/stall/phase1_i_6/O
                         net (fo=15, routed)          0.568    12.386    id/pc/PC_reg[15]_2
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.510 r  id/pc/PC[15]_i_1/O
                         net (fo=1, routed)           0.000    12.510    id/pc/next_PC[15]
    SLICE_X28Y35         FDCE                                         r  id/pc/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.442    -2.049    id/pc/clk_out1
    SLICE_X28Y35         FDCE                                         r  id/pc/PC_reg[15]/C

Slack:                    inf
  Source:                 forwarding/forwardReg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            id/pc/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.510ns  (logic 2.707ns (21.639%)  route 9.803ns (78.361%))
  Logic Levels:           14  (LDCE=1 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         LDCE                         0.000     0.000 r  forwarding/forwardReg2_reg[1]/G
    SLICE_X39Y56         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  forwarding/forwardReg2_reg[1]/Q
                         net (fo=2, routed)           1.952     2.511    id/stall/write_data_reg[31]_i_7[1]
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     2.635 r  id/stall/i__carry_i_36/O
                         net (fo=1, routed)           0.433     3.068    iftoid/i__carry__6_i_22_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.192 r  iftoid/i__carry_i_21/O
                         net (fo=34, routed)          0.654     3.847    id/stall/write_data_reg[11]_i_3_2
    SLICE_X38Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.971 r  id/stall/write_data_reg[31]_i_9/O
                         net (fo=33, routed)          1.318     5.288    id/stall/write_data_reg[31]_i_9_n_3
    SLICE_X41Y36         LUT6 (Prop_lut6_I4_O)        0.124     5.412 f  id/stall/write_data_reg[13]_i_3/O
                         net (fo=2, routed)           0.000     5.412    id/stall/write_data_reg[13]_i_3_n_3
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     5.629 f  id/stall/write_data_reg[13]_i_1/O
                         net (fo=6, routed)           0.753     6.383    iftoid/newALUResult_reg[28][13]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.299     6.682 f  iftoid/newALUResult[31]_i_27/O
                         net (fo=1, routed)           0.699     7.381    id/stall/newALUResult[31]_i_4
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.505 f  id/stall/newALUResult[31]_i_12/O
                         net (fo=4, routed)           0.989     8.494    iftoid/newALUResult_reg[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  iftoid/newALUResult[27]_i_3_comp/O
                         net (fo=24, routed)          0.792     9.410    id/stall/newALUResult_reg[25]
    SLICE_X33Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.534 r  id/stall/newALUResult[4]_i_3/O
                         net (fo=1, routed)           0.000     9.534    id/alu/alumain/newALUResult_reg[4]
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.751 r  id/alu/alumain/newALUResult_reg[4]_i_1/O
                         net (fo=3, routed)           0.970    10.720    id/alu/alumain/D[0]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.299    11.019 r  id/alu/alumain/phase1_i_8/O
                         net (fo=2, routed)           0.682    11.701    id/alu/alumain/phase1_i_8_n_3
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.825 r  id/alu/alumain/PC[15]_i_2/O
                         net (fo=16, routed)          0.561    12.386    id/pc/PC_reg[0]_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.510 r  id/pc/PC[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    12.510    id/pc/next_PC[4]
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.589    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.165 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.583    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        1.440    -2.051    id/pc/clk_out1
    SLICE_X32Y36         FDCE                                         r  id/pc/PC_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmem/io_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         LDCE                         0.000     0.000 r  dmem/io_out_reg[5]/G
    SLICE_X51Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dmem/io_out_reg[5]/Q
                         net (fo=1, routed)           0.112     0.270    dmem/io_out[5]
    SLICE_X50Y30         FDRE                                         r  dmem/newio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.827    -0.321    dmem/clk_out1
    SLICE_X50Y30         FDRE                                         r  dmem/newio_out_reg[5]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         LDCE                         0.000     0.000 r  dmem/io_out_reg[0]/G
    SLICE_X53Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dmem/io_out_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    dmem/io_out[0]
    SLICE_X53Y31         FDRE                                         r  dmem/newio_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.828    -0.320    dmem/clk_out1
    SLICE_X53Y31         FDRE                                         r  dmem/newio_out_reg[0]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         LDCE                         0.000     0.000 r  dmem/io_out_reg[3]/G
    SLICE_X52Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dmem/io_out_reg[3]/Q
                         net (fo=1, routed)           0.110     0.288    dmem/io_out[3]
    SLICE_X53Y30         FDRE                                         r  dmem/newio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.827    -0.321    dmem/clk_out1
    SLICE_X53Y30         FDRE                                         r  dmem/newio_out_reg[3]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         LDCE                         0.000     0.000 r  dmem/io_out_reg[6]/G
    SLICE_X52Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dmem/io_out_reg[6]/Q
                         net (fo=1, routed)           0.110     0.288    dmem/io_out[6]
    SLICE_X52Y30         FDRE                                         r  dmem/newio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.827    -0.321    dmem/clk_out1
    SLICE_X52Y30         FDRE                                         r  dmem/newio_out_reg[6]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.494%)  route 0.116ns (39.506%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         LDCE                         0.000     0.000 r  dmem/io_out_reg[14]/G
    SLICE_X52Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dmem/io_out_reg[14]/Q
                         net (fo=1, routed)           0.116     0.294    dmem/io_out[14]
    SLICE_X52Y28         FDRE                                         r  dmem/newio_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.825    -0.323    dmem/clk_out1
    SLICE_X52Y28         FDRE                                         r  dmem/newio_out_reg[14]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.783%)  route 0.166ns (51.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         LDCE                         0.000     0.000 r  dmem/io_out_reg[8]/G
    SLICE_X51Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dmem/io_out_reg[8]/Q
                         net (fo=1, routed)           0.166     0.324    dmem/io_out[8]
    SLICE_X51Y31         FDRE                                         r  dmem/newio_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.828    -0.320    dmem/clk_out1
    SLICE_X51Y31         FDRE                                         r  dmem/newio_out_reg[8]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.158ns (48.484%)  route 0.168ns (51.516%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         LDCE                         0.000     0.000 r  dmem/io_out_reg[4]/G
    SLICE_X53Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dmem/io_out_reg[4]/Q
                         net (fo=1, routed)           0.168     0.326    dmem/io_out[4]
    SLICE_X53Y31         FDRE                                         r  dmem/newio_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.828    -0.320    dmem/clk_out1
    SLICE_X53Y31         FDRE                                         r  dmem/newio_out_reg[4]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.178ns (52.065%)  route 0.164ns (47.935%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         LDCE                         0.000     0.000 r  dmem/io_out_reg[15]/G
    SLICE_X52Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dmem/io_out_reg[15]/Q
                         net (fo=1, routed)           0.164     0.342    dmem/io_out[15]
    SLICE_X53Y28         FDRE                                         r  dmem/newio_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.825    -0.323    dmem/clk_out1
    SLICE_X53Y28         FDRE                                         r  dmem/newio_out_reg[15]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.178ns (51.463%)  route 0.168ns (48.537%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         LDCE                         0.000     0.000 r  dmem/io_out_reg[13]/G
    SLICE_X52Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dmem/io_out_reg[13]/Q
                         net (fo=1, routed)           0.168     0.346    dmem/io_out[13]
    SLICE_X52Y28         FDRE                                         r  dmem/newio_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.825    -0.323    dmem/clk_out1
    SLICE_X52Y28         FDRE                                         r  dmem/newio_out_reg[13]/C

Slack:                    inf
  Source:                 dmem/io_out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dmem/newio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.817%)  route 0.172ns (49.183%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         LDCE                         0.000     0.000 r  dmem/io_out_reg[7]/G
    SLICE_X52Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dmem/io_out_reg[7]/Q
                         net (fo=1, routed)           0.172     0.350    dmem/io_out[7]
    SLICE_X52Y30         FDRE                                         r  dmem/newio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  oldclk (IN)
                         net (fo=0)                   0.000     0.000    clk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk1/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk1/inst/clkout1_buf/O
                         net (fo=1269, routed)        0.827    -0.321    dmem/clk_out1
    SLICE_X52Y30         FDRE                                         r  dmem/newio_out_reg[7]/C





