#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Nov 30 00:28:10 2023
# Process ID: 17848
# Current directory: C:/Dev/TAUV-Acoustics/hdl/acoustics-v2-zybo/acoustics-v2-zybo.runs/AGC_LTC2315_Driver_Wrapp_0_0_synth_1
# Command line: vivado.exe -log AGC_LTC2315_Driver_Wrapp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AGC_LTC2315_Driver_Wrapp_0_0.tcl
# Log file: C:/Dev/TAUV-Acoustics/hdl/acoustics-v2-zybo/acoustics-v2-zybo.runs/AGC_LTC2315_Driver_Wrapp_0_0_synth_1/AGC_LTC2315_Driver_Wrapp_0_0.vds
# Journal file: C:/Dev/TAUV-Acoustics/hdl/acoustics-v2-zybo/acoustics-v2-zybo.runs/AGC_LTC2315_Driver_Wrapp_0_0_synth_1\vivado.jou
# Running On: Gleb-ThinkPad, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16942 MB
#-----------------------------------------------------------
source AGC_LTC2315_Driver_Wrapp_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 457.426 ; gain = 182.855
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AGC_LTC2315_Driver_Wrapp_0_0
Command: synth_design -top AGC_LTC2315_Driver_Wrapp_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1334.629 ; gain = 440.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AGC_LTC2315_Driver_Wrapp_0_0' [c:/Dev/TAUV-Acoustics/hdl/acoustics-v2-zybo/acoustics-v2-zybo.gen/sources_1/bd/AGC/ip/AGC_LTC2315_Driver_Wrapp_0_0/synth/AGC_LTC2315_Driver_Wrapp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LTC2315_Driver_Wrapper' [C:/Dev/TAUV-Acoustics/hdl/periphery/LTC2315/LTC2315_Driver_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'LTC2315_Driver' [C:/Dev/TAUV-Acoustics/hdl/periphery/LTC2315/LTC2315_Driver.sv:1]
WARNING: [Synth 8-324] index 13 out of range [C:/Dev/TAUV-Acoustics/hdl/periphery/LTC2315/LTC2315_Driver.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'LTC2315_Driver' (0#1) [C:/Dev/TAUV-Acoustics/hdl/periphery/LTC2315/LTC2315_Driver.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'LTC2315_Driver_Wrapper' (0#1) [C:/Dev/TAUV-Acoustics/hdl/periphery/LTC2315/LTC2315_Driver_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AGC_LTC2315_Driver_Wrapp_0_0' (0#1) [c:/Dev/TAUV-Acoustics/hdl/acoustics-v2-zybo/acoustics-v2-zybo.gen/sources_1/bd/AGC/ip/AGC_LTC2315_Driver_Wrapp_0_0/synth/AGC_LTC2315_Driver_Wrapp_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element data_padded_reg was removed.  [C:/Dev/TAUV-Acoustics/hdl/periphery/LTC2315/LTC2315_Driver.sv:32]
WARNING: [Synth 8-3848] Net data in module/entity LTC2315_Driver does not have driver. [C:/Dev/TAUV-Acoustics/hdl/periphery/LTC2315/LTC2315_Driver.sv:3]
WARNING: [Synth 8-7129] Port data[11] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[10] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[9] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[8] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[5] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[4] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module LTC2315_Driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port miso in module LTC2315_Driver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1441.691 ; gain = 547.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1441.691 ; gain = 547.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1441.691 ; gain = 547.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1441.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1505.980 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data[11] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[10] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[9] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[8] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[5] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[4] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port miso in module AGC_LTC2315_Driver_Wrapp_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT5 |     4|
|5     |LUT6 |     1|
|6     |FDRE |     6|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1505.980 ; gain = 547.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1505.980 ; gain = 611.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: feaab45c
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 1505.980 ; gain = 1031.031
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1505.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/TAUV-Acoustics/hdl/acoustics-v2-zybo/acoustics-v2-zybo.runs/AGC_LTC2315_Driver_Wrapp_0_0_synth_1/AGC_LTC2315_Driver_Wrapp_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AGC_LTC2315_Driver_Wrapp_0_0, cache-ID = 7f7bfb8a70b8f912
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/TAUV-Acoustics/hdl/acoustics-v2-zybo/acoustics-v2-zybo.runs/AGC_LTC2315_Driver_Wrapp_0_0_synth_1/AGC_LTC2315_Driver_Wrapp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AGC_LTC2315_Driver_Wrapp_0_0_utilization_synth.rpt -pb AGC_LTC2315_Driver_Wrapp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 00:29:44 2023...
