{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546150357509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546150357514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 15:12:37 2018 " "Processing started: Sun Dec 30 15:12:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546150357514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150357514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_synth -c pdm_synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_synth -c pdm_synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150357514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546150357999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546150357999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavgen.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file wavgen.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WAVGEN-WAVGEN " "Found design unit 1: WAVGEN-WAVGEN" {  } { { "WAVGEN.vhdl" "" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368195 ""} { "Info" "ISGN_ENTITY_NAME" "1 WAVGEN " "Found entity 1: WAVGEN" {  } { { "WAVGEN.vhdl" "" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swno.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file swno.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWNO-SWNO " "Found design unit 1: SWNO-SWNO" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368198 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWNO " "Found entity 1: SWNO" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_synth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pdm_synth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdm_synth-pdm_synth " "Found design unit 1: pdm_synth-pdm_synth" {  } { { "pdm_synth.vhdl" "" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368200 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdm_synth " "Found entity 1: pdm_synth" {  } { { "pdm_synth.vhdl" "" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwn_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dwn_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DWN_CLK-DWN_CLK " "Found design unit 1: DWN_CLK-DWN_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DWN_CLK " "Found entity 1: DWN_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD-DCD " "Found design unit 1: DCD-DCD" {  } { { "DCD.vhdl" "" { Text "D:/FPGA/PDM_Synth/DCD.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368204 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD " "Found entity 1: DCD" {  } { { "DCD.vhdl" "" { Text "D:/FPGA/PDM_Synth/DCD.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SH-SH " "Found design unit 1: SH-SH" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368206 ""} { "Info" "ISGN_ENTITY_NAME" "1 SH " "Found entity 1: SH" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546150368206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_synth " "Elaborating entity \"pdm_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546150368239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWNO SWNO:U1 " "Elaborating entity \"SWNO\" for hierarchy \"SWNO:U1\"" {  } { { "pdm_synth.vhdl" "U1" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546150368240 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TGT_CLK SWNO.vhdl(28) " "VHDL Signal Declaration warning at SWNO.vhdl(28): used explicit default value for signal \"TGT_CLK\" because signal was never assigned a value" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1546150368241 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eodec SWNO.vhdl(64) " "VHDL Process Statement warning at SWNO.vhdl(64): signal \"eodec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368243 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(65) " "VHDL Process Statement warning at SWNO.vhdl(65): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368243 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(67) " "VHDL Process Statement warning at SWNO.vhdl(67): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368244 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(68) " "VHDL Process Statement warning at SWNO.vhdl(68): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368244 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIDI_DATA SWNO.vhdl(70) " "VHDL Process Statement warning at SWNO.vhdl(70): signal \"MIDI_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368244 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NOTE_ENABLE SWNO.vhdl(41) " "VHDL Process Statement warning at SWNO.vhdl(41): inferring latch(es) for signal or variable \"NOTE_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1546150368244 "|pdm_synth|SWNO:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NOTE_NUM SWNO.vhdl(41) " "VHDL Process Statement warning at SWNO.vhdl(41): inferring latch(es) for signal or variable \"NOTE_NUM\", which holds its previous value in one or more paths through the process" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1546150368244 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[0\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[0\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368246 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[1\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[1\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[2\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[2\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[3\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[3\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[4\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[4\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[5\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[5\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[6\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[6\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_NUM\[7\] SWNO.vhdl(41) " "Inferred latch for \"NOTE_NUM\[7\]\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOTE_ENABLE SWNO.vhdl(41) " "Inferred latch for \"NOTE_ENABLE\" at SWNO.vhdl(41)" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368247 "|pdm_synth|SWNO:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DWN_CLK SWNO:U1\|DWN_CLK:U1 " "Elaborating entity \"DWN_CLK\" for hierarchy \"SWNO:U1\|DWN_CLK:U1\"" {  } { { "SWNO.vhdl" "U1" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546150368269 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ZEROCOUNT dwn_clk.vhd(17) " "VHDL Signal Declaration warning at dwn_clk.vhd(17): used explicit default value for signal \"ZEROCOUNT\" because signal was never assigned a value" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1546150368270 "|pdm_synth|SWNO:U1|DWN_CLK:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TGT_CLK dwn_clk.vhd(24) " "VHDL Process Statement warning at dwn_clk.vhd(24): signal \"TGT_CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368270 "|pdm_synth|SWNO:U1|DWN_CLK:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WAVGEN WAVGEN:U2 " "Elaborating entity \"WAVGEN\" for hierarchy \"WAVGEN:U2\"" {  } { { "pdm_synth.vhdl" "U2" { Text "D:/FPGA/PDM_Synth/pdm_synth.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546150368271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD WAVGEN:U2\|DCD:U1 " "Elaborating entity \"DCD\" for hierarchy \"WAVGEN:U2\|DCD:U1\"" {  } { { "WAVGEN.vhdl" "U1" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546150368272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SH WAVGEN:U2\|SH:U3 " "Elaborating entity \"SH\" for hierarchy \"WAVGEN:U2\|SH:U3\"" {  } { { "WAVGEN.vhdl" "U3" { Text "D:/FPGA/PDM_Synth/WAVGEN.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546150368275 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PDM shift_reg.vhdl(18) " "VHDL Signal Declaration warning at shift_reg.vhdl(18): used explicit default value for signal \"PDM\" because signal was never assigned a value" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(26) " "VHDL Process Statement warning at shift_reg.vhdl(26): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PDM shift_reg.vhdl(27) " "VHDL Process Statement warning at shift_reg.vhdl(27): signal \"PDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(27) " "VHDL Process Statement warning at shift_reg.vhdl(27): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(28) " "VHDL Process Statement warning at shift_reg.vhdl(28): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(29) " "VHDL Process Statement warning at shift_reg.vhdl(29): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PDM shift_reg.vhdl(30) " "VHDL Process Statement warning at shift_reg.vhdl(30): signal \"PDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(30) " "VHDL Process Statement warning at shift_reg.vhdl(30): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PDM shift_reg.vhdl(33) " "VHDL Process Statement warning at shift_reg.vhdl(33): signal \"PDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGCNT shift_reg.vhdl(33) " "VHDL Process Statement warning at shift_reg.vhdl(33): signal \"SIGCNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGCNT shift_reg.vhdl(22) " "VHDL Process Statement warning at shift_reg.vhdl(22): inferring latch(es) for signal or variable \"SIGCNT\", which holds its previous value in one or more paths through the process" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[0\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[0\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[1\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[1\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[2\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[2\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[3\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[3\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[4\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[4\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[5\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[5\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[6\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[6\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[7\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[7\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[8\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[8\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368276 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[9\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[9\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[10\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[10\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[11\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[11\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[12\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[12\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[13\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[13\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[14\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[14\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[15\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[15\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[16\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[16\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[17\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[17\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[18\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[18\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[19\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[19\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[20\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[20\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[21\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[21\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[22\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[22\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[23\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[23\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[24\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[24\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[25\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[25\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[26\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[26\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[27\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[27\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[28\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[28\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[29\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[29\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[30\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[30\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGCNT\[31\] shift_reg.vhdl(22) " "Inferred latch for \"SIGCNT\[31\]\" at shift_reg.vhdl(22)" {  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150368277 "|pdm_synth|WAVGEN:U2|SH:U3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SWNO:U1\|NOTE_ENABLE " "Latch SWNO:U1\|NOTE_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWNO:U1\|MIDI_DATA\[19\] " "Ports D and ENA on the latch are fed by the same signal SWNO:U1\|MIDI_DATA\[19\]" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369034 ""}  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[8\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369034 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[3\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369034 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[1\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369034 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[2\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369034 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[4\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369034 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[0\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[7\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[6\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[31\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[5\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[9\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[10\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[11\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[12\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[13\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[14\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[15\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369035 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[16\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[17\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[18\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[19\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[20\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[21\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[22\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[23\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[24\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[25\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[26\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[27\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369036 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[28\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369037 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[29\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369037 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WAVGEN:U2\|SH:U3\|SIGCNT\[30\] " "Latch WAVGEN:U2\|SH:U3\|SIGCNT\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "Ports D and ENA on the latch are fed by the same signal WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369037 ""}  } { { "shift_reg.vhdl" "" { Text "D:/FPGA/PDM_Synth/shift_reg.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SWNO:U1\|NOTE_NUM\[7\] " "Latch SWNO:U1\|NOTE_NUM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWNO:U1\|MIDI_DATA\[15\] " "Ports D and ENA on the latch are fed by the same signal SWNO:U1\|MIDI_DATA\[15\]" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369037 ""}  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SWNO:U1\|NOTE_NUM\[6\] " "Latch SWNO:U1\|NOTE_NUM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWNO:U1\|MIDI_DATA\[14\] " "Ports D and ENA on the latch are fed by the same signal SWNO:U1\|MIDI_DATA\[14\]" {  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1546150369037 ""}  } { { "SWNO.vhdl" "" { Text "D:/FPGA/PDM_Synth/SWNO.vhdl" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1546150369037 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1546150369039 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1546150369039 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~1 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[14\]~1\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~5 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[13\]~5\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~9 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[12\]~9\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~13 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[11\]~13\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~17 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[10\]~17\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~21 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[9\]~21\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~25 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[8\]~25\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~29 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[7\]~29\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~33 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[6\]~33\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~37 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[5\]~37\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~41 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[4\]~41\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~45 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[3\]~45\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~49 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[2\]~49\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~53 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[1\]~53\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\] WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~_emulated WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~57 " "Register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]\" is converted into an equivalent circuit using register \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~_emulated\" and latch \"WAVGEN:U2\|DWN_CLK:U2\|COUNT\[0\]~57\"" {  } { { "dwn_clk.vhd" "" { Text "D:/FPGA/PDM_Synth/dwn_clk.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1546150369039 "|pdm_synth|WAVGEN:U2|DWN_CLK:U2|COUNT[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1546150369039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546150369277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546150369703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546150369703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546150369780 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546150369780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546150369780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546150369780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546150369819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 15:12:49 2018 " "Processing ended: Sun Dec 30 15:12:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546150369819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546150369819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546150369819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546150369819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1546150371054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546150371059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 15:12:50 2018 " "Processing started: Sun Dec 30 15:12:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546150371059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1546150371059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pdm_synth -c pdm_synth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pdm_synth -c pdm_synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1546150371059 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1546150371167 ""}
{ "Info" "0" "" "Project  = pdm_synth" {  } {  } 0 0 "Project  = pdm_synth" 0 0 "Fitter" 0 0 1546150371168 ""}
{ "Info" "0" "" "Revision = pdm_synth" {  } {  } 0 0 "Revision = pdm_synth" 0 0 "Fitter" 0 0 1546150371168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1546150371316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546150371316 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pdm_synth 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"pdm_synth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546150371324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546150371370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546150371370 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1546150371665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546150371686 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1546150371895 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1546150376419 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 53 global CLKCTRL_G12 " "CLK~inputCLKENA0 with 53 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1546150376457 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1546150376457 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546150376458 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546150376462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546150376463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546150376464 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546150376464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546150376465 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546150376465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1546150377035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_synth.sdc " "Synopsys Design Constraints File file not found: 'pdm_synth.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1546150377035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1546150377036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1546150377043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1546150377044 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1546150377044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546150377089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1546150377090 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546150377090 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546150377121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546150379412 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1546150379552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546150387177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546150394245 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546150395976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546150395976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546150397109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/FPGA/PDM_Synth/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1546150400273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546150400273 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1546150412150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1546150427578 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1546150427578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546150427583 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.59 " "Total time spent on timing analysis during the Fitter is 1.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1546150429242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546150429262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546150429681 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546150429681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546150430122 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546150433491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/PDM_Synth/output_files/pdm_synth.fit.smsg " "Generated suppressed messages file D:/FPGA/PDM_Synth/output_files/pdm_synth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546150433761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6804 " "Peak virtual memory: 6804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546150434439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 15:13:54 2018 " "Processing ended: Sun Dec 30 15:13:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546150434439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546150434439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546150434439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546150434439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1546150435580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546150435584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 15:13:55 2018 " "Processing started: Sun Dec 30 15:13:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546150435584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1546150435584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pdm_synth -c pdm_synth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pdm_synth -c pdm_synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1546150435584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1546150436366 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1546150439441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546150439697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 15:13:59 2018 " "Processing ended: Sun Dec 30 15:13:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546150439697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546150439697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546150439697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1546150439697 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1546150440349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1546150440909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546150440914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 15:14:00 2018 " "Processing started: Sun Dec 30 15:14:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546150440914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1546150440914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdm_synth -c pdm_synth " "Command: quartus_sta pdm_synth -c pdm_synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1546150440914 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1546150441021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1546150441770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1546150441770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150441814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150441814 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1546150442185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_synth.sdc " "Synopsys Design Constraints File file not found: 'pdm_synth.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1546150442218 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150442218 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WAVGEN:U2\|DWN_CLK:U2\|LO_CLK WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " "create_clock -period 1.000 -name WAVGEN:U2\|DWN_CLK:U2\|LO_CLK WAVGEN:U2\|DWN_CLK:U2\|LO_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1546150442219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST RST " "create_clock -period 1.000 -name RST RST" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1546150442219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1546150442219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWNO:U1\|DWN_CLK:U1\|LO_CLK SWNO:U1\|DWN_CLK:U1\|LO_CLK " "create_clock -period 1.000 -name SWNO:U1\|DWN_CLK:U1\|LO_CLK SWNO:U1\|DWN_CLK:U1\|LO_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1546150442219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWNO:U1\|MIDI_DATA\[0\] SWNO:U1\|MIDI_DATA\[0\] " "create_clock -period 1.000 -name SWNO:U1\|MIDI_DATA\[0\] SWNO:U1\|MIDI_DATA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1546150442219 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546150442219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1546150442223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546150442238 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1546150442239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1546150442246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1546150442315 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1546150442315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.650 " "Worst-case setup slack is -7.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.650            -303.327 CLK  " "   -7.650            -303.327 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.990            -165.718 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -5.990            -165.718 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.503             -58.666 RST  " "   -5.503             -58.666 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.722            -249.662 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "   -4.722            -249.662 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.896             -16.667 SWNO:U1\|MIDI_DATA\[0\]  " "   -2.896             -16.667 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150442320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.118 " "Worst-case hold slack is -2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118             -17.031 RST  " "   -2.118             -17.031 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176              -3.705 SWNO:U1\|MIDI_DATA\[0\]  " "   -1.176              -3.705 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -0.698 CLK  " "   -0.272              -0.698 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "    0.308               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.768               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150442332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.762 " "Worst-case recovery slack is -4.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.762            -136.369 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -4.762            -136.369 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.698            -149.213 CLK  " "   -3.698            -149.213 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150442339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.685 " "Worst-case removal slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -8.654 CLK  " "   -0.685              -8.654 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    1.244               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150442359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.597 " "Worst-case minimum pulse width slack is -0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597             -50.408 CLK  " "   -0.597             -50.408 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -45.024 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "   -0.538             -45.024 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 SWNO:U1\|MIDI_DATA\[0\]  " "    0.086               0.000 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 RST  " "    0.186               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.197               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150442366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150442366 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1546150442390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1546150442426 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1546150443470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546150443552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1546150443570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1546150443570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.613 " "Worst-case setup slack is -7.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.613            -302.129 CLK  " "   -7.613            -302.129 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.082            -168.567 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -6.082            -168.567 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.516             -59.391 RST  " "   -5.516             -59.391 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.568            -242.968 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "   -4.568            -242.968 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.883             -16.534 SWNO:U1\|MIDI_DATA\[0\]  " "   -2.883             -16.534 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150443577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.174 " "Worst-case hold slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -17.981 RST  " "   -2.174             -17.981 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302              -4.225 SWNO:U1\|MIDI_DATA\[0\]  " "   -1.302              -4.225 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -2.364 CLK  " "   -0.494              -2.364 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "    0.339               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.751               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150443587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.731 " "Worst-case recovery slack is -4.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.731            -136.551 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -4.731            -136.551 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.616            -130.902 CLK  " "   -3.616            -130.902 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150443594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.850 " "Worst-case removal slack is -0.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -13.611 CLK  " "   -0.850             -13.611 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    1.223               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150443601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.642 " "Worst-case minimum pulse width slack is -0.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642             -51.918 CLK  " "   -0.642             -51.918 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -44.739 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "   -0.538             -44.739 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 SWNO:U1\|MIDI_DATA\[0\]  " "    0.081               0.000 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 RST  " "    0.195               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.221               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150443607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150443607 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1546150443626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1546150443812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1546150444692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546150444777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1546150444783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1546150444783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.569 " "Worst-case setup slack is -3.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.569            -127.920 CLK  " "   -3.569            -127.920 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.746             -27.612 RST  " "   -2.746             -27.612 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.449             -63.694 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -2.449             -63.694 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984            -101.610 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "   -1.984            -101.610 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.255              -5.806 SWNO:U1\|MIDI_DATA\[0\]  " "   -1.255              -5.806 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150444802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.935 " "Worst-case hold slack is -0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -7.362 RST  " "   -0.935              -7.362 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -2.021 SWNO:U1\|MIDI_DATA\[0\]  " "   -0.544              -2.021 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -1.760 CLK  " "   -0.412              -1.760 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "    0.128               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.343               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150444814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.862 " "Worst-case recovery slack is -2.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862             -85.759 CLK  " "   -2.862             -85.759 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312             -64.746 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -2.312             -64.746 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150444821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.570 " "Worst-case removal slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570             -10.448 CLK  " "   -0.570             -10.448 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.569               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150444828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.567 " "Worst-case minimum pulse width slack is -0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567              -6.662 CLK  " "   -0.567              -6.662 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.049 RST  " "   -0.015              -0.049 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "    0.018               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 SWNO:U1\|MIDI_DATA\[0\]  " "    0.208               0.000 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.352               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150444833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150444833 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1546150444852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1546150445051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1546150445056 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1546150445056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.016 " "Worst-case setup slack is -3.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.016            -107.720 CLK  " "   -3.016            -107.720 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329             -22.762 RST  " "   -2.329             -22.762 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.161             -55.749 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -2.161             -55.749 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.713             -88.882 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "   -1.713             -88.882 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125              -5.193 SWNO:U1\|MIDI_DATA\[0\]  " "   -1.125              -5.193 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150445062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.945 " "Worst-case hold slack is -0.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945              -7.572 RST  " "   -0.945              -7.572 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -5.028 CLK  " "   -0.539              -5.028 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -1.789 SWNO:U1\|MIDI_DATA\[0\]  " "   -0.503              -1.789 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "    0.127               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.307               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150445073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.553 " "Worst-case recovery slack is -2.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.553             -71.927 CLK  " "   -2.553             -71.927 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179             -61.912 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "   -2.179             -61.912 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150445079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.675 " "Worst-case removal slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675             -13.914 CLK  " "   -0.675             -13.914 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.507               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150445087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.552 " "Worst-case minimum pulse width slack is -0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -6.782 CLK  " "   -0.552              -6.782 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.069 RST  " "   -0.024              -0.069 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK  " "    0.033               0.000 SWNO:U1\|DWN_CLK:U1\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 SWNO:U1\|MIDI_DATA\[0\]  " "    0.245               0.000 SWNO:U1\|MIDI_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK  " "    0.371               0.000 WAVGEN:U2\|DWN_CLK:U2\|LO_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1546150445098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1546150445098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1546150446504 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1546150446504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5140 " "Peak virtual memory: 5140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546150446585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 15:14:06 2018 " "Processing ended: Sun Dec 30 15:14:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546150446585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546150446585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546150446585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1546150446585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1546150447695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546150447700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 15:14:07 2018 " "Processing started: Sun Dec 30 15:14:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546150447700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1546150447700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pdm_synth -c pdm_synth " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pdm_synth -c pdm_synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1546150447700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1546150448713 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1546150448751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pdm_synth.vho D:/FPGA/PDM_Synth/simulation/modelsim/ simulation " "Generated file pdm_synth.vho in folder \"D:/FPGA/PDM_Synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1546150448971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546150449042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 15:14:09 2018 " "Processing ended: Sun Dec 30 15:14:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546150449042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546150449042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546150449042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1546150449042 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1546150449689 ""}
