

================================================================
== Vivado HLS Report for 'axi_stream_pass_alt'
================================================================
* Date:           Tue Oct 15 01:33:01 2019

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        example
* Solution:       ku060_solution
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      0.00|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_4 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: tmp (13)  [1/1] 0.00ns  loc: example/example.cpp:37
:2  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V, i32 1)

ST_1: StgValue_6 (14)  [1/1] 0.00ns  loc: example/example.cpp:37
:3  br i1 %tmp, label %1, label %._crit_edge

ST_1: empty (16)  [1/1] 0.00ns  loc: example/example.cpp:39
:0  %empty = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

ST_1: tmp_data_V (17)  [1/1] 0.00ns  loc: example/example.cpp:39
:1  %tmp_data_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 0

ST_1: tmp_keep_V (18)  [1/1] 0.00ns  loc: example/example.cpp:39
:2  %tmp_keep_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 1

ST_1: tmp_last_V (19)  [1/1] 0.00ns  loc: example/example.cpp:39
:3  %tmp_last_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 2

ST_1: tmp_id_V (20)  [1/1] 0.00ns  loc: example/example.cpp:39
:4  %tmp_id_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 3

ST_1: tmp_user_V (21)  [1/1] 0.00ns  loc: example/example.cpp:39
:5  %tmp_user_V = extractvalue { i256, i32, i1, i3, i12 } %empty, 4

ST_1: StgValue_13 (22)  [2/2] 0.00ns  loc: example/example.cpp:40
:6  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)


 <State 2>: 0.00ns
ST_2: StgValue_14 (22)  [1/2] 0.00ns  loc: example/example.cpp:40
:6  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_2: StgValue_15 (23)  [1/1] 0.00ns  loc: example/example.cpp:41
:7  br label %._crit_edge

ST_2: StgValue_16 (25)  [1/1] 0.00ns  loc: example/example.cpp:42
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ In_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3  (specinterface) [ 000]
StgValue_4  (specinterface) [ 000]
tmp         (nbreadreq    ) [ 011]
StgValue_6  (br           ) [ 000]
empty       (read         ) [ 000]
tmp_data_V  (extractvalue ) [ 001]
tmp_keep_V  (extractvalue ) [ 001]
tmp_last_V  (extractvalue ) [ 001]
tmp_id_V    (extractvalue ) [ 001]
tmp_user_V  (extractvalue ) [ 001]
StgValue_14 (write        ) [ 000]
StgValue_15 (br           ) [ 000]
StgValue_16 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="In_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="In_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="In_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="In_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Out_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Out_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Out_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_nbreadreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="256" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="0" index="3" bw="1" slack="0"/>
<pin id="43" dir="0" index="4" bw="3" slack="0"/>
<pin id="44" dir="0" index="5" bw="12" slack="0"/>
<pin id="45" dir="0" index="6" bw="1" slack="0"/>
<pin id="46" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="empty_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="304" slack="0"/>
<pin id="56" dir="0" index="1" bw="256" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="0" index="3" bw="1" slack="0"/>
<pin id="59" dir="0" index="4" bw="3" slack="0"/>
<pin id="60" dir="0" index="5" bw="12" slack="0"/>
<pin id="61" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="256" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="0" index="3" bw="1" slack="0"/>
<pin id="73" dir="0" index="4" bw="3" slack="0"/>
<pin id="74" dir="0" index="5" bw="12" slack="0"/>
<pin id="75" dir="0" index="6" bw="256" slack="0"/>
<pin id="76" dir="0" index="7" bw="32" slack="0"/>
<pin id="77" dir="0" index="8" bw="1" slack="0"/>
<pin id="78" dir="0" index="9" bw="3" slack="0"/>
<pin id="79" dir="0" index="10" bw="12" slack="0"/>
<pin id="80" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_data_V_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="304" slack="0"/>
<pin id="89" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_keep_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="304" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_last_V_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="304" slack="0"/>
<pin id="99" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_id_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="304" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_user_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="304" slack="0"/>
<pin id="109" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="tmp_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="116" class="1005" name="tmp_data_V_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="1"/>
<pin id="118" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="121" class="1005" name="tmp_keep_V_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_last_V_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_id_V_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="1"/>
<pin id="133" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_user_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="1"/>
<pin id="138" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="32" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="38" pin=5"/></net>

<net id="53"><net_src comp="24" pin="0"/><net_sink comp="38" pin=6"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="54" pin=5"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="90"><net_src comp="54" pin="6"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="95"><net_src comp="54" pin="6"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="100"><net_src comp="54" pin="6"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="105"><net_src comp="54" pin="6"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="68" pin=9"/></net>

<net id="110"><net_src comp="54" pin="6"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="68" pin=10"/></net>

<net id="115"><net_src comp="38" pin="7"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="87" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="68" pin=6"/></net>

<net id="124"><net_src comp="92" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="68" pin=7"/></net>

<net id="129"><net_src comp="97" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="68" pin=8"/></net>

<net id="134"><net_src comp="102" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="68" pin=9"/></net>

<net id="139"><net_src comp="107" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="68" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_V_data_V | {2 }
	Port: Out_V_keep_V | {2 }
	Port: Out_V_last_V | {2 }
	Port: Out_V_id_V | {2 }
	Port: Out_V_user_V | {2 }
 - Input state : 
	Port: axi_stream_pass_alt : In_V_data_V | {1 }
	Port: axi_stream_pass_alt : In_V_keep_V | {1 }
	Port: axi_stream_pass_alt : In_V_last_V | {1 }
	Port: axi_stream_pass_alt : In_V_id_V | {1 }
	Port: axi_stream_pass_alt : In_V_user_V | {1 }
  - Chain level:
	State 1
		StgValue_13 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
| nbreadreq| tmp_nbreadreq_fu_38 |
|----------|---------------------|
|   read   |   empty_read_fu_54  |
|----------|---------------------|
|   write  |   grp_write_fu_68   |
|----------|---------------------|
|          |   tmp_data_V_fu_87  |
|          |   tmp_keep_V_fu_92  |
|extractvalue|   tmp_last_V_fu_97  |
|          |   tmp_id_V_fu_102   |
|          |  tmp_user_V_fu_107  |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|tmp_data_V_reg_116|   256  |
| tmp_id_V_reg_131 |    3   |
|tmp_keep_V_reg_121|   32   |
|tmp_last_V_reg_126|    1   |
|    tmp_reg_112   |    1   |
|tmp_user_V_reg_136|   12   |
+------------------+--------+
|       Total      |   305  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p6  |   2  |  256 |   512  ||   256   |
| grp_write_fu_68 |  p7  |   2  |  32  |   64   ||    32   |
| grp_write_fu_68 |  p8  |   2  |   1  |    2   ||    1    |
| grp_write_fu_68 |  p9  |   2  |   3  |    6   ||    3    |
| grp_write_fu_68 |  p10 |   2  |  12  |   24   ||    12   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   608  ||  5.425  ||   304   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   304  |
|  Register |    -   |   305  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   305  |   304  |
+-----------+--------+--------+--------+
