
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chown_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	401c00 <__fxstatat@plt+0x60>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <mbrtowc@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <mbrtowc@plt>:
  401760:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <memmove@plt>:
  401780:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <_exit@plt>:
  401790:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strtoul@plt>:
  4017a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <error@plt>:
  4017d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <fchdir@plt>:
  4017e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <getgrnam@plt>:
  4017f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <__cxa_atexit@plt>:
  401800:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <qsort@plt>:
  401810:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <endgrent@plt>:
  401820:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <lseek@plt>:
  401830:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <__fpending@plt>:
  401840:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <stpcpy@plt>:
  401850:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <nl_langinfo@plt>:
  401880:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <strncmp@plt>:
  4018b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <bindtextdomain@plt>:
  4018c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <__libc_start_main@plt>:
  4018d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <__printf_chk@plt>:
  4018e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <fstatfs@plt>:
  4018f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <getpwnam@plt>:
  401910:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <calloc@plt>:
  401920:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <bcmp@plt>:
  401930:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <readdir@plt>:
  401940:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <realloc@plt>:
  401950:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <closedir@plt>:
  401960:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <close@plt>:
  401970:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <strrchr@plt>:
  401980:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <__gmon_start__@plt>:
  401990:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <fdopendir@plt>:
  4019a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <abort@plt>:
  4019b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <mbsinit@plt>:
  4019c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <getopt_long@plt>:
  4019e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <__fprintf_chk@plt>:
  4019f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <strcmp@plt>:
  401a00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <getpwuid@plt>:
  401a10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <__ctype_b_loc@plt>:
  401a20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <fseeko@plt>:
  401a30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <free@plt>:
  401a40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <__ctype_get_mb_cur_max@plt>:
  401a50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <fchownat@plt>:
  401a60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <fcntl@plt>:
  401a90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <fflush@plt>:
  401aa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <dirfd@plt>:
  401ab0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <endpwent@plt>:
  401ac0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <__lxstat@plt>:
  401ad0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <__fxstat@plt>:
  401ae0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <dcgettext@plt>:
  401af0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <fputs_unlocked@plt>:
  401b00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <__freading@plt>:
  401b10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <iswprint@plt>:
  401b20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <openat@plt>:
  401b30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <__assert_fail@plt>:
  401b40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <__errno_location@plt>:
  401b50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <__xstat@plt>:
  401b60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

0000000000401b70 <getgrgid@plt>:
  401b70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b74:	ldr	x17, [x16, #520]
  401b78:	add	x16, x16, #0x208
  401b7c:	br	x17

0000000000401b80 <fchown@plt>:
  401b80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b84:	ldr	x17, [x16, #528]
  401b88:	add	x16, x16, #0x210
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b94:	ldr	x17, [x16, #536]
  401b98:	add	x16, x16, #0x218
  401b9c:	br	x17

0000000000401ba0 <__fxstatat@plt>:
  401ba0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ba4:	ldr	x17, [x16, #544]
  401ba8:	add	x16, x16, #0x220
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x2000
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x9f70
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x9ff0
  401bf8:	bl	4018d0 <__libc_start_main@plt>
  401bfc:	bl	4019b0 <abort@plt>
  401c00:	adrp	x0, 41b000 <__fxstatat@plt+0x19460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <__fxstatat@plt+0x70>
  401c0c:	b	401990 <__gmon_start__@plt>
  401c10:	ret
  401c14:	nop
  401c18:	adrp	x0, 41c000 <__fxstatat@plt+0x1a460>
  401c1c:	add	x0, x0, #0x2a0
  401c20:	adrp	x1, 41c000 <__fxstatat@plt+0x1a460>
  401c24:	add	x1, x1, #0x2a0
  401c28:	cmp	x1, x0
  401c2c:	b.eq	401c44 <__fxstatat@plt+0xa4>  // b.none
  401c30:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401c34:	ldr	x1, [x1, #32]
  401c38:	cbz	x1, 401c44 <__fxstatat@plt+0xa4>
  401c3c:	mov	x16, x1
  401c40:	br	x16
  401c44:	ret
  401c48:	adrp	x0, 41c000 <__fxstatat@plt+0x1a460>
  401c4c:	add	x0, x0, #0x2a0
  401c50:	adrp	x1, 41c000 <__fxstatat@plt+0x1a460>
  401c54:	add	x1, x1, #0x2a0
  401c58:	sub	x1, x1, x0
  401c5c:	lsr	x2, x1, #63
  401c60:	add	x1, x2, x1, asr #3
  401c64:	cmp	xzr, x1, asr #1
  401c68:	asr	x1, x1, #1
  401c6c:	b.eq	401c84 <__fxstatat@plt+0xe4>  // b.none
  401c70:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401c74:	ldr	x2, [x2, #40]
  401c78:	cbz	x2, 401c84 <__fxstatat@plt+0xe4>
  401c7c:	mov	x16, x2
  401c80:	br	x16
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-32]!
  401c8c:	mov	x29, sp
  401c90:	str	x19, [sp, #16]
  401c94:	adrp	x19, 41c000 <__fxstatat@plt+0x1a460>
  401c98:	ldrb	w0, [x19, #720]
  401c9c:	cbnz	w0, 401cac <__fxstatat@plt+0x10c>
  401ca0:	bl	401c18 <__fxstatat@plt+0x78>
  401ca4:	mov	w0, #0x1                   	// #1
  401ca8:	strb	w0, [x19, #720]
  401cac:	ldr	x19, [sp, #16]
  401cb0:	ldp	x29, x30, [sp], #32
  401cb4:	ret
  401cb8:	b	401c48 <__fxstatat@plt+0xa8>
  401cbc:	sub	sp, sp, #0xa0
  401cc0:	stp	x20, x19, [sp, #144]
  401cc4:	mov	w19, w0
  401cc8:	stp	x29, x30, [sp, #112]
  401ccc:	stp	x22, x21, [sp, #128]
  401cd0:	add	x29, sp, #0x70
  401cd4:	cbnz	w0, 401fc4 <__fxstatat@plt+0x424>
  401cd8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401cdc:	add	x1, x1, #0x2bf
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401af0 <dcgettext@plt>
  401cec:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  401cf0:	ldr	x2, [x20, #768]
  401cf4:	mov	x1, x0
  401cf8:	mov	w0, #0x1                   	// #1
  401cfc:	mov	x3, x2
  401d00:	bl	4018e0 <__printf_chk@plt>
  401d04:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d08:	add	x1, x1, #0x320
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	mov	x0, xzr
  401d14:	bl	401af0 <dcgettext@plt>
  401d18:	adrp	x22, 41c000 <__fxstatat@plt+0x1a460>
  401d1c:	ldr	x1, [x22, #704]
  401d20:	bl	401b00 <fputs_unlocked@plt>
  401d24:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d28:	add	x1, x1, #0x3b1
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	mov	x0, xzr
  401d34:	bl	401af0 <dcgettext@plt>
  401d38:	ldr	x1, [x22, #704]
  401d3c:	bl	401b00 <fputs_unlocked@plt>
  401d40:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d44:	add	x1, x1, #0x47a
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	mov	x0, xzr
  401d50:	bl	401af0 <dcgettext@plt>
  401d54:	ldr	x1, [x22, #704]
  401d58:	bl	401b00 <fputs_unlocked@plt>
  401d5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d60:	add	x1, x1, #0x561
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	mov	x0, xzr
  401d6c:	bl	401af0 <dcgettext@plt>
  401d70:	ldr	x1, [x22, #704]
  401d74:	bl	401b00 <fputs_unlocked@plt>
  401d78:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d7c:	add	x1, x1, #0x5d8
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	mov	x0, xzr
  401d88:	bl	401af0 <dcgettext@plt>
  401d8c:	ldr	x1, [x22, #704]
  401d90:	bl	401b00 <fputs_unlocked@plt>
  401d94:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d98:	add	x1, x1, #0x72c
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	mov	x0, xzr
  401da4:	bl	401af0 <dcgettext@plt>
  401da8:	ldr	x1, [x22, #704]
  401dac:	bl	401b00 <fputs_unlocked@plt>
  401db0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401db4:	add	x1, x1, #0x7ac
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	mov	x0, xzr
  401dc0:	bl	401af0 <dcgettext@plt>
  401dc4:	ldr	x1, [x22, #704]
  401dc8:	bl	401b00 <fputs_unlocked@plt>
  401dcc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401dd0:	add	x1, x1, #0x825
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	bl	401af0 <dcgettext@plt>
  401de0:	ldr	x1, [x22, #704]
  401de4:	bl	401b00 <fputs_unlocked@plt>
  401de8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401dec:	add	x1, x1, #0x86c
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	mov	x0, xzr
  401df8:	bl	401af0 <dcgettext@plt>
  401dfc:	ldr	x1, [x22, #704]
  401e00:	bl	401b00 <fputs_unlocked@plt>
  401e04:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401e08:	add	x1, x1, #0xa3d
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, xzr
  401e14:	bl	401af0 <dcgettext@plt>
  401e18:	ldr	x1, [x22, #704]
  401e1c:	bl	401b00 <fputs_unlocked@plt>
  401e20:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401e24:	add	x1, x1, #0xa6a
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	mov	x0, xzr
  401e30:	bl	401af0 <dcgettext@plt>
  401e34:	ldr	x1, [x22, #704]
  401e38:	bl	401b00 <fputs_unlocked@plt>
  401e3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401e40:	add	x1, x1, #0xaa0
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	mov	x0, xzr
  401e4c:	bl	401af0 <dcgettext@plt>
  401e50:	ldr	x1, [x22, #704]
  401e54:	bl	401b00 <fputs_unlocked@plt>
  401e58:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401e5c:	add	x1, x1, #0xb60
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x0, xzr
  401e68:	bl	401af0 <dcgettext@plt>
  401e6c:	ldr	x2, [x20, #768]
  401e70:	mov	x1, x0
  401e74:	mov	w0, #0x1                   	// #1
  401e78:	mov	x3, x2
  401e7c:	mov	x4, x2
  401e80:	bl	4018e0 <__printf_chk@plt>
  401e84:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  401e88:	add	x8, x8, #0x228
  401e8c:	ldp	q0, q1, [x8, #48]
  401e90:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401e94:	adrp	x20, 40a000 <__fxstatat@plt+0x8460>
  401e98:	add	x1, x1, #0xcee
  401e9c:	str	q0, [sp, #48]
  401ea0:	ldp	q2, q0, [x8, #80]
  401ea4:	mov	x21, sp
  401ea8:	add	x20, x20, #0xc29
  401eac:	stp	q1, q2, [sp, #64]
  401eb0:	ldr	q1, [x8]
  401eb4:	str	q0, [sp, #96]
  401eb8:	ldp	q0, q3, [x8, #16]
  401ebc:	stp	q1, q0, [sp]
  401ec0:	str	q3, [sp, #32]
  401ec4:	mov	x0, x20
  401ec8:	bl	401a00 <strcmp@plt>
  401ecc:	cbz	w0, 401ed8 <__fxstatat@plt+0x338>
  401ed0:	ldr	x1, [x21, #16]!
  401ed4:	cbnz	x1, 401ec4 <__fxstatat@plt+0x324>
  401ed8:	ldr	x8, [x21, #8]
  401edc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401ee0:	add	x1, x1, #0xd4d
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	cmp	x8, #0x0
  401eec:	mov	x0, xzr
  401ef0:	csel	x21, x20, x8, eq  // eq = none
  401ef4:	bl	401af0 <dcgettext@plt>
  401ef8:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401efc:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  401f00:	mov	x1, x0
  401f04:	add	x2, x2, #0xc51
  401f08:	add	x3, x3, #0xd64
  401f0c:	mov	w0, #0x1                   	// #1
  401f10:	bl	4018e0 <__printf_chk@plt>
  401f14:	mov	w0, #0x5                   	// #5
  401f18:	mov	x1, xzr
  401f1c:	bl	401b90 <setlocale@plt>
  401f20:	cbz	x0, 401f54 <__fxstatat@plt+0x3b4>
  401f24:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f28:	add	x1, x1, #0xd8c
  401f2c:	mov	w2, #0x3                   	// #3
  401f30:	bl	4018b0 <strncmp@plt>
  401f34:	cbz	w0, 401f54 <__fxstatat@plt+0x3b4>
  401f38:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f3c:	add	x1, x1, #0xd90
  401f40:	mov	w2, #0x5                   	// #5
  401f44:	mov	x0, xzr
  401f48:	bl	401af0 <dcgettext@plt>
  401f4c:	ldr	x1, [x22, #704]
  401f50:	bl	401b00 <fputs_unlocked@plt>
  401f54:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f58:	add	x1, x1, #0xdd7
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	mov	x0, xzr
  401f64:	bl	401af0 <dcgettext@plt>
  401f68:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401f6c:	mov	x1, x0
  401f70:	add	x2, x2, #0xd64
  401f74:	mov	w0, #0x1                   	// #1
  401f78:	mov	x3, x20
  401f7c:	bl	4018e0 <__printf_chk@plt>
  401f80:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f84:	add	x1, x1, #0xdf2
  401f88:	mov	w2, #0x5                   	// #5
  401f8c:	mov	x0, xzr
  401f90:	bl	401af0 <dcgettext@plt>
  401f94:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  401f98:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  401f9c:	add	x8, x8, #0xa3c
  401fa0:	add	x9, x9, #0xd0a
  401fa4:	cmp	x21, x20
  401fa8:	mov	x1, x0
  401fac:	csel	x3, x9, x8, eq  // eq = none
  401fb0:	mov	w0, #0x1                   	// #1
  401fb4:	mov	x2, x21
  401fb8:	bl	4018e0 <__printf_chk@plt>
  401fbc:	mov	w0, w19
  401fc0:	bl	4017c0 <exit@plt>
  401fc4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  401fc8:	ldr	x20, [x8, #680]
  401fcc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401fd0:	add	x1, x1, #0x298
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	bl	401af0 <dcgettext@plt>
  401fe0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  401fe4:	ldr	x3, [x8, #768]
  401fe8:	mov	x2, x0
  401fec:	mov	w1, #0x1                   	// #1
  401ff0:	mov	x0, x20
  401ff4:	bl	4019f0 <__fprintf_chk@plt>
  401ff8:	mov	w0, w19
  401ffc:	bl	4017c0 <exit@plt>
  402000:	sub	sp, sp, #0x120
  402004:	stp	x29, x30, [sp, #192]
  402008:	stp	x26, x25, [sp, #224]
  40200c:	add	x29, sp, #0xc0
  402010:	mov	w26, #0xffffffff            	// #-1
  402014:	stp	x28, x27, [sp, #208]
  402018:	stp	x24, x23, [sp, #240]
  40201c:	stp	x22, x21, [sp, #256]
  402020:	stp	x20, x19, [sp, #272]
  402024:	stp	w26, w26, [x29, #-16]
  402028:	stp	w26, w26, [x29, #-24]
  40202c:	ldr	x8, [x1]
  402030:	mov	w20, w0
  402034:	mov	x19, x1
  402038:	mov	x0, x8
  40203c:	bl	4033ac <__fxstatat@plt+0x180c>
  402040:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402044:	add	x1, x1, #0xa3c
  402048:	mov	w0, #0x6                   	// #6
  40204c:	bl	401b90 <setlocale@plt>
  402050:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  402054:	add	x21, x21, #0xc55
  402058:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40205c:	add	x1, x1, #0xc2f
  402060:	mov	x0, x21
  402064:	bl	4018c0 <bindtextdomain@plt>
  402068:	mov	x0, x21
  40206c:	bl	4019d0 <textdomain@plt>
  402070:	adrp	x0, 403000 <__fxstatat@plt+0x1460>
  402074:	add	x0, x0, #0x2a0
  402078:	bl	409ff8 <__fxstatat@plt+0x8458>
  40207c:	sub	x0, x29, #0x40
  402080:	bl	4024d0 <__fxstatat@plt+0x930>
  402084:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  402088:	adrp	x22, 40a000 <__fxstatat@plt+0x8460>
  40208c:	adrp	x28, 40a000 <__fxstatat@plt+0x8460>
  402090:	adrp	x27, 40a000 <__fxstatat@plt+0x8460>
  402094:	mov	w23, wzr
  402098:	mov	w8, #0x10                  	// #16
  40209c:	add	x21, x21, #0xc41
  4020a0:	add	x22, x22, #0x68
  4020a4:	add	x28, x28, #0x5f
  4020a8:	adrp	x25, 41c000 <__fxstatat@plt+0x1a460>
  4020ac:	add	x27, x27, #0x30
  4020b0:	mov	w0, w20
  4020b4:	mov	x1, x19
  4020b8:	mov	x2, x21
  4020bc:	mov	x3, x22
  4020c0:	mov	x4, xzr
  4020c4:	mov	w24, w8
  4020c8:	bl	4019e0 <getopt_long@plt>
  4020cc:	cmp	w0, #0x47
  4020d0:	b.le	4021c8 <__fxstatat@plt+0x628>
  4020d4:	sub	w8, w0, #0x48
  4020d8:	cmp	w8, #0x2e
  4020dc:	b.hi	4020fc <__fxstatat@plt+0x55c>  // b.pmore
  4020e0:	adr	x9, 4020b0 <__fxstatat@plt+0x510>
  4020e4:	ldrb	w10, [x27, x8]
  4020e8:	add	x9, x9, x10, lsl #2
  4020ec:	mov	w8, #0x11                  	// #17
  4020f0:	br	x9
  4020f4:	mov	w8, #0x2                   	// #2
  4020f8:	b	4020b0 <__fxstatat@plt+0x510>
  4020fc:	sub	w8, w0, #0x100
  402100:	cmp	w8, #0x4
  402104:	b.hi	4023e0 <__fxstatat@plt+0x840>  // b.pmore
  402108:	adr	x9, 402118 <__fxstatat@plt+0x578>
  40210c:	ldrb	w10, [x28, x8]
  402110:	add	x9, x9, x10, lsl #2
  402114:	br	x9
  402118:	mov	w26, #0x1                   	// #1
  40211c:	mov	w8, w24
  402120:	b	4020b0 <__fxstatat@plt+0x510>
  402124:	mov	w8, #0x1                   	// #1
  402128:	stur	w8, [x29, #-64]
  40212c:	mov	w8, w24
  402130:	b	4020b0 <__fxstatat@plt+0x510>
  402134:	mov	w8, #0x1                   	// #1
  402138:	sturb	w8, [x29, #-60]
  40213c:	mov	w8, w24
  402140:	b	4020b0 <__fxstatat@plt+0x510>
  402144:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402148:	ldr	x8, [x8, #688]
  40214c:	str	x8, [x25, #728]
  402150:	mov	w8, w24
  402154:	b	4020b0 <__fxstatat@plt+0x510>
  402158:	mov	w23, wzr
  40215c:	mov	w8, w24
  402160:	b	4020b0 <__fxstatat@plt+0x510>
  402164:	mov	w8, #0x10                  	// #16
  402168:	b	4020b0 <__fxstatat@plt+0x510>
  40216c:	mov	w8, #0x1                   	// #1
  402170:	sturb	w8, [x29, #-47]
  402174:	mov	w8, w24
  402178:	b	4020b0 <__fxstatat@plt+0x510>
  40217c:	mov	w26, wzr
  402180:	mov	w8, w24
  402184:	b	4020b0 <__fxstatat@plt+0x510>
  402188:	stur	wzr, [x29, #-64]
  40218c:	mov	w8, w24
  402190:	b	4020b0 <__fxstatat@plt+0x510>
  402194:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402198:	ldr	x0, [x8, #688]
  40219c:	sub	x1, x29, #0x14
  4021a0:	sub	x2, x29, #0x18
  4021a4:	mov	x3, xzr
  4021a8:	mov	x4, xzr
  4021ac:	bl	404f48 <__fxstatat@plt+0x33a8>
  4021b0:	mov	w8, w24
  4021b4:	cbz	x0, 4020b0 <__fxstatat@plt+0x510>
  4021b8:	b	40236c <__fxstatat@plt+0x7cc>
  4021bc:	mov	w23, #0x1                   	// #1
  4021c0:	mov	w8, w24
  4021c4:	b	4020b0 <__fxstatat@plt+0x510>
  4021c8:	cmn	w0, #0x1
  4021cc:	b.ne	402314 <__fxstatat@plt+0x774>  // b.any
  4021d0:	ldurb	w8, [x29, #-60]
  4021d4:	cbz	w8, 4021ec <__fxstatat@plt+0x64c>
  4021d8:	cmp	w24, #0x10
  4021dc:	b.ne	4021f0 <__fxstatat@plt+0x650>  // b.any
  4021e0:	cmp	w26, #0x1
  4021e4:	b.eq	4024ac <__fxstatat@plt+0x90c>  // b.none
  4021e8:	mov	w26, wzr
  4021ec:	mov	w24, #0x10                  	// #16
  4021f0:	adrp	x21, 41c000 <__fxstatat@plt+0x1a460>
  4021f4:	ldr	x1, [x25, #728]
  4021f8:	ldrsw	x8, [x21, #696]
  4021fc:	cmp	w26, #0x0
  402200:	mov	w9, #0x1                   	// #1
  402204:	cset	w10, ne  // ne = any
  402208:	cmp	x1, #0x0
  40220c:	sub	w11, w20, w8
  402210:	cinc	w9, w9, eq  // eq = none
  402214:	cmp	w11, w9
  402218:	sturb	w10, [x29, #-48]
  40221c:	b.lt	40239c <__fxstatat@plt+0x7fc>  // b.tstop
  402220:	cbz	x1, 402260 <__fxstatat@plt+0x6c0>
  402224:	mov	x2, sp
  402228:	mov	w0, wzr
  40222c:	bl	401b60 <__xstat@plt>
  402230:	cbnz	w0, 4023e8 <__fxstatat@plt+0x848>
  402234:	ldp	w0, w8, [sp, #24]
  402238:	stp	w8, w0, [x29, #-16]
  40223c:	bl	40255c <__fxstatat@plt+0x9bc>
  402240:	ldr	w8, [sp, #28]
  402244:	stur	x0, [x29, #-40]
  402248:	mov	w0, w8
  40224c:	bl	402518 <__fxstatat@plt+0x978>
  402250:	stur	x0, [x29, #-32]
  402254:	ldurb	w8, [x29, #-60]
  402258:	cbnz	w8, 4022b4 <__fxstatat@plt+0x714>
  40225c:	b	4022d0 <__fxstatat@plt+0x730>
  402260:	ldr	x0, [x19, x8, lsl #3]
  402264:	sub	x8, x29, #0x40
  402268:	add	x3, x8, #0x18
  40226c:	add	x4, x8, #0x20
  402270:	sub	x1, x29, #0xc
  402274:	sub	x2, x29, #0x10
  402278:	bl	404f48 <__fxstatat@plt+0x33a8>
  40227c:	cbnz	x0, 402480 <__fxstatat@plt+0x8e0>
  402280:	ldur	x8, [x29, #-40]
  402284:	cbnz	x8, 4022a0 <__fxstatat@plt+0x700>
  402288:	ldur	x8, [x29, #-32]
  40228c:	cbz	x8, 4022a0 <__fxstatat@plt+0x700>
  402290:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  402294:	add	x0, x0, #0xa3c
  402298:	bl	405d04 <__fxstatat@plt+0x4164>
  40229c:	stur	x0, [x29, #-40]
  4022a0:	ldr	w8, [x21, #696]
  4022a4:	add	w8, w8, #0x1
  4022a8:	str	w8, [x21, #696]
  4022ac:	ldurb	w8, [x29, #-60]
  4022b0:	cbz	w8, 4022d0 <__fxstatat@plt+0x730>
  4022b4:	eor	w8, w23, #0x1
  4022b8:	tbnz	w8, #0, 4022d0 <__fxstatat@plt+0x730>
  4022bc:	adrp	x0, 41c000 <__fxstatat@plt+0x1a460>
  4022c0:	add	x0, x0, #0x2e0
  4022c4:	bl	404ef4 <__fxstatat@plt+0x3354>
  4022c8:	stur	x0, [x29, #-56]
  4022cc:	cbz	x0, 402410 <__fxstatat@plt+0x870>
  4022d0:	ldrsw	x8, [x21, #696]
  4022d4:	ldp	w3, w2, [x29, #-16]
  4022d8:	ldp	w5, w4, [x29, #-24]
  4022dc:	orr	w1, w24, #0x400
  4022e0:	add	x0, x19, x8, lsl #3
  4022e4:	sub	x6, x29, #0x40
  4022e8:	bl	4025a0 <__fxstatat@plt+0xa00>
  4022ec:	ldp	x20, x19, [sp, #272]
  4022f0:	ldp	x22, x21, [sp, #256]
  4022f4:	ldp	x24, x23, [sp, #240]
  4022f8:	ldp	x26, x25, [sp, #224]
  4022fc:	ldp	x28, x27, [sp, #208]
  402300:	ldp	x29, x30, [sp, #192]
  402304:	mvn	w8, w0
  402308:	and	w0, w8, #0x1
  40230c:	add	sp, sp, #0x120
  402310:	ret
  402314:	cmn	w0, #0x3
  402318:	b.ne	40235c <__fxstatat@plt+0x7bc>  // b.any
  40231c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402320:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  402324:	ldr	x0, [x8, #704]
  402328:	ldr	x3, [x9, #568]
  40232c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402330:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402334:	adrp	x4, 40a000 <__fxstatat@plt+0x8460>
  402338:	adrp	x5, 40a000 <__fxstatat@plt+0x8460>
  40233c:	add	x1, x1, #0xc29
  402340:	add	x2, x2, #0xc51
  402344:	add	x4, x4, #0xc5f
  402348:	add	x5, x5, #0xc6f
  40234c:	mov	x6, xzr
  402350:	bl	4058f8 <__fxstatat@plt+0x3d58>
  402354:	mov	w0, wzr
  402358:	bl	4017c0 <exit@plt>
  40235c:	cmn	w0, #0x2
  402360:	b.ne	4023e0 <__fxstatat@plt+0x840>  // b.any
  402364:	mov	w0, wzr
  402368:	bl	401cbc <__fxstatat@plt+0x11c>
  40236c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402370:	ldr	x8, [x8, #688]
  402374:	mov	x19, x0
  402378:	mov	x0, x8
  40237c:	bl	404edc <__fxstatat@plt+0x333c>
  402380:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402384:	mov	x4, x0
  402388:	add	x2, x2, #0xc4a
  40238c:	mov	w0, #0x1                   	// #1
  402390:	mov	w1, wzr
  402394:	mov	x3, x19
  402398:	bl	4017d0 <error@plt>
  40239c:	cmp	w8, w20
  4023a0:	b.ge	402454 <__fxstatat@plt+0x8b4>  // b.tcont
  4023a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4023a8:	add	x1, x1, #0xcb6
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, xzr
  4023b4:	bl	401af0 <dcgettext@plt>
  4023b8:	sub	w8, w20, #0x1
  4023bc:	ldr	x8, [x19, w8, sxtw #3]
  4023c0:	mov	x19, x0
  4023c4:	mov	x0, x8
  4023c8:	bl	404edc <__fxstatat@plt+0x333c>
  4023cc:	mov	x3, x0
  4023d0:	mov	w0, wzr
  4023d4:	mov	w1, wzr
  4023d8:	mov	x2, x19
  4023dc:	bl	4017d0 <error@plt>
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	bl	401cbc <__fxstatat@plt+0x11c>
  4023e8:	bl	401b50 <__errno_location@plt>
  4023ec:	ldr	w19, [x0]
  4023f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4023f4:	add	x1, x1, #0xccf
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	401af0 <dcgettext@plt>
  402404:	ldr	x1, [x25, #728]
  402408:	mov	x20, x0
  40240c:	b	402438 <__fxstatat@plt+0x898>
  402410:	bl	401b50 <__errno_location@plt>
  402414:	ldr	w19, [x0]
  402418:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40241c:	add	x1, x1, #0xccf
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	401af0 <dcgettext@plt>
  40242c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  402430:	mov	x20, x0
  402434:	add	x1, x1, #0x278
  402438:	mov	w0, #0x4                   	// #4
  40243c:	bl	404a78 <__fxstatat@plt+0x2ed8>
  402440:	mov	x3, x0
  402444:	mov	w0, #0x1                   	// #1
  402448:	mov	w1, w19
  40244c:	mov	x2, x20
  402450:	bl	4017d0 <error@plt>
  402454:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402458:	add	x1, x1, #0xca6
  40245c:	mov	w2, #0x5                   	// #5
  402460:	mov	x0, xzr
  402464:	bl	401af0 <dcgettext@plt>
  402468:	mov	x2, x0
  40246c:	mov	w0, wzr
  402470:	mov	w1, wzr
  402474:	bl	4017d0 <error@plt>
  402478:	mov	w0, #0x1                   	// #1
  40247c:	bl	401cbc <__fxstatat@plt+0x11c>
  402480:	ldrsw	x8, [x21, #696]
  402484:	mov	x20, x0
  402488:	ldr	x0, [x19, x8, lsl #3]
  40248c:	bl	404edc <__fxstatat@plt+0x333c>
  402490:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402494:	mov	x4, x0
  402498:	add	x2, x2, #0xc4a
  40249c:	mov	w0, #0x1                   	// #1
  4024a0:	mov	w1, wzr
  4024a4:	mov	x3, x20
  4024a8:	bl	4017d0 <error@plt>
  4024ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4024b0:	add	x1, x1, #0xc7c
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	mov	x0, xzr
  4024bc:	bl	401af0 <dcgettext@plt>
  4024c0:	mov	x2, x0
  4024c4:	mov	w0, #0x1                   	// #1
  4024c8:	mov	w1, wzr
  4024cc:	bl	4017d0 <error@plt>
  4024d0:	mov	w8, #0x2                   	// #2
  4024d4:	mov	w9, #0x1                   	// #1
  4024d8:	str	xzr, [x0, #8]
  4024dc:	strb	wzr, [x0, #4]
  4024e0:	str	w8, [x0]
  4024e4:	strh	w9, [x0, #16]
  4024e8:	stp	xzr, xzr, [x0, #24]
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-32]!
  4024f4:	str	x19, [sp, #16]
  4024f8:	mov	x19, x0
  4024fc:	ldr	x0, [x0, #24]
  402500:	mov	x29, sp
  402504:	bl	401a40 <free@plt>
  402508:	ldr	x0, [x19, #32]
  40250c:	ldr	x19, [sp, #16]
  402510:	ldp	x29, x30, [sp], #32
  402514:	b	401a40 <free@plt>
  402518:	sub	sp, sp, #0x40
  40251c:	stp	x29, x30, [sp, #32]
  402520:	str	x19, [sp, #48]
  402524:	add	x29, sp, #0x20
  402528:	mov	w19, w0
  40252c:	bl	401b70 <getgrgid@plt>
  402530:	cbz	x0, 40253c <__fxstatat@plt+0x99c>
  402534:	ldr	x0, [x0]
  402538:	b	402548 <__fxstatat@plt+0x9a8>
  40253c:	mov	w0, w19
  402540:	add	x1, sp, #0x8
  402544:	bl	403374 <__fxstatat@plt+0x17d4>
  402548:	bl	405d04 <__fxstatat@plt+0x4164>
  40254c:	ldr	x19, [sp, #48]
  402550:	ldp	x29, x30, [sp, #32]
  402554:	add	sp, sp, #0x40
  402558:	ret
  40255c:	sub	sp, sp, #0x40
  402560:	stp	x29, x30, [sp, #32]
  402564:	str	x19, [sp, #48]
  402568:	add	x29, sp, #0x20
  40256c:	mov	w19, w0
  402570:	bl	401a10 <getpwuid@plt>
  402574:	cbz	x0, 402580 <__fxstatat@plt+0x9e0>
  402578:	ldr	x0, [x0]
  40257c:	b	40258c <__fxstatat@plt+0x9ec>
  402580:	mov	w0, w19
  402584:	add	x1, sp, #0x8
  402588:	bl	403374 <__fxstatat@plt+0x17d4>
  40258c:	bl	405d04 <__fxstatat@plt+0x4164>
  402590:	ldr	x19, [sp, #48]
  402594:	ldp	x29, x30, [sp, #32]
  402598:	add	sp, sp, #0x40
  40259c:	ret
  4025a0:	sub	sp, sp, #0x1a0
  4025a4:	and	w8, w5, w4
  4025a8:	stp	x22, x21, [sp, #384]
  4025ac:	stp	x20, x19, [sp, #400]
  4025b0:	mov	x19, x6
  4025b4:	mov	w21, w4
  4025b8:	cmn	w8, #0x1
  4025bc:	stp	x29, x30, [sp, #320]
  4025c0:	stp	x28, x27, [sp, #336]
  4025c4:	stp	x26, x25, [sp, #352]
  4025c8:	stp	x24, x23, [sp, #368]
  4025cc:	add	x29, sp, #0x140
  4025d0:	str	w3, [sp, #28]
  4025d4:	stp	w2, w5, [sp, #36]
  4025d8:	str	w8, [sp, #44]
  4025dc:	b.ne	4025e8 <__fxstatat@plt+0xa48>  // b.any
  4025e0:	ldrb	w8, [x19, #16]
  4025e4:	cbz	w8, 4031c8 <__fxstatat@plt+0x1628>
  4025e8:	mov	w8, wzr
  4025ec:	orr	w1, w8, w1
  4025f0:	mov	x2, xzr
  4025f4:	bl	405da0 <__fxstatat@plt+0x4200>
  4025f8:	mov	x22, x0
  4025fc:	bl	406bb4 <__fxstatat@plt+0x5014>
  402600:	cbz	x0, 403128 <__fxstatat@plt+0x1588>
  402604:	ldr	w10, [sp, #36]
  402608:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  40260c:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  402610:	add	x8, x8, #0x3b
  402614:	add	x9, x9, #0x54
  402618:	cmn	w10, #0x1
  40261c:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402620:	mov	x26, x0
  402624:	add	x23, x23, #0xe7e
  402628:	csel	x8, x9, x8, eq  // eq = none
  40262c:	mov	w25, #0x1                   	// #1
  402630:	str	x8, [sp]
  402634:	str	x22, [sp, #16]
  402638:	str	w21, [sp, #32]
  40263c:	b	4026a8 <__fxstatat@plt+0xb08>
  402640:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  402644:	mov	w2, #0x5                   	// #5
  402648:	mov	x0, xzr
  40264c:	add	x1, x1, #0x69
  402650:	bl	401af0 <dcgettext@plt>
  402654:	ldr	x1, [sp, #48]
  402658:	mov	x20, x0
  40265c:	mov	w0, #0x4                   	// #4
  402660:	bl	404a78 <__fxstatat@plt+0x2ed8>
  402664:	mov	x2, x0
  402668:	mov	w0, #0x1                   	// #1
  40266c:	mov	x1, x20
  402670:	bl	4018e0 <__printf_chk@plt>
  402674:	mov	x0, x24
  402678:	bl	401a40 <free@plt>
  40267c:	mov	x0, x23
  402680:	bl	401a40 <free@plt>
  402684:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402688:	add	x23, x23, #0xe7e
  40268c:	ldrb	w8, [x19, #4]
  402690:	cbz	w8, 402770 <__fxstatat@plt+0xbd0>
  402694:	mov	x0, x22
  402698:	and	w25, w25, w28
  40269c:	bl	406bb4 <__fxstatat@plt+0x5014>
  4026a0:	mov	x26, x0
  4026a4:	cbz	x0, 40312c <__fxstatat@plt+0x158c>
  4026a8:	ldrh	w8, [x26, #108]
  4026ac:	ldp	x27, x28, [x26, #48]
  4026b0:	sub	w8, w8, #0x1
  4026b4:	cmp	w8, #0x9
  4026b8:	b.hi	40285c <__fxstatat@plt+0xcbc>  // b.pmore
  4026bc:	adr	x9, 4026cc <__fxstatat@plt+0xb2c>
  4026c0:	ldrb	w10, [x23, x8]
  4026c4:	add	x9, x9, x10, lsl #2
  4026c8:	br	x9
  4026cc:	ldrb	w8, [x19, #4]
  4026d0:	cbz	w8, 40285c <__fxstatat@plt+0xcbc>
  4026d4:	ldr	x8, [x19, #8]
  4026d8:	cbz	x8, 4029ac <__fxstatat@plt+0xe0c>
  4026dc:	ldr	x9, [x26, #128]
  4026e0:	ldr	x10, [x8]
  4026e4:	cmp	x9, x10
  4026e8:	b.ne	4029ac <__fxstatat@plt+0xe0c>  // b.any
  4026ec:	ldr	x9, [x26, #120]
  4026f0:	ldr	x8, [x8, #8]
  4026f4:	cmp	x9, x8
  4026f8:	b.ne	4029ac <__fxstatat@plt+0xe0c>  // b.any
  4026fc:	adrp	x23, 40b000 <__fxstatat@plt+0x9460>
  402700:	add	x23, x23, #0x278
  402704:	mov	x0, x28
  402708:	mov	x1, x23
  40270c:	bl	401a00 <strcmp@plt>
  402710:	mov	w2, #0x5                   	// #5
  402714:	cbz	w0, 402de0 <__fxstatat@plt+0x1240>
  402718:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40271c:	mov	x0, xzr
  402720:	add	x1, x1, #0xed6
  402724:	bl	401af0 <dcgettext@plt>
  402728:	mov	x20, x0
  40272c:	mov	w1, #0x4                   	// #4
  402730:	mov	w0, wzr
  402734:	mov	x2, x28
  402738:	bl	4049e0 <__fxstatat@plt+0x2e40>
  40273c:	mov	x21, x0
  402740:	mov	w0, #0x1                   	// #1
  402744:	mov	w1, #0x4                   	// #4
  402748:	mov	x2, x23
  40274c:	bl	4049e0 <__fxstatat@plt+0x2e40>
  402750:	mov	x3, x21
  402754:	ldr	w21, [sp, #32]
  402758:	mov	x4, x0
  40275c:	mov	w0, wzr
  402760:	mov	w1, wzr
  402764:	mov	x2, x20
  402768:	bl	4017d0 <error@plt>
  40276c:	b	402e14 <__fxstatat@plt+0x1274>
  402770:	mov	w2, #0x4                   	// #4
  402774:	mov	x0, x22
  402778:	mov	x1, x26
  40277c:	bl	408080 <__fxstatat@plt+0x64e0>
  402780:	b	402694 <__fxstatat@plt+0xaf4>
  402784:	ldrb	w8, [x19, #17]
  402788:	str	x28, [sp, #48]
  40278c:	cbnz	w8, 40298c <__fxstatat@plt+0xdec>
  402790:	ldr	w20, [x26, #64]
  402794:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402798:	mov	w2, #0x5                   	// #5
  40279c:	mov	x0, xzr
  4027a0:	add	x1, x1, #0xf52
  4027a4:	b	4027d8 <__fxstatat@plt+0xc38>
  4027a8:	ldr	x8, [x26, #88]
  4027ac:	cbnz	x8, 4027b8 <__fxstatat@plt+0xc18>
  4027b0:	ldr	x8, [x26, #32]
  4027b4:	cbz	x8, 402b54 <__fxstatat@plt+0xfb4>
  4027b8:	ldrb	w8, [x19, #17]
  4027bc:	str	x28, [sp, #48]
  4027c0:	cbnz	w8, 40298c <__fxstatat@plt+0xdec>
  4027c4:	ldr	w20, [x26, #64]
  4027c8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	mov	x0, xzr
  4027d4:	add	x1, x1, #0xf41
  4027d8:	bl	401af0 <dcgettext@plt>
  4027dc:	mov	x21, x0
  4027e0:	mov	w0, #0x4                   	// #4
  4027e4:	mov	x1, x28
  4027e8:	bl	404a78 <__fxstatat@plt+0x2ed8>
  4027ec:	mov	x2, x21
  4027f0:	ldr	w21, [sp, #32]
  4027f4:	mov	x3, x0
  4027f8:	mov	w0, wzr
  4027fc:	mov	w1, w20
  402800:	b	402988 <__fxstatat@plt+0xde8>
  402804:	mov	x0, x22
  402808:	mov	x1, x26
  40280c:	bl	405df0 <__fxstatat@plt+0x4250>
  402810:	tbz	w0, #0, 40285c <__fxstatat@plt+0xcbc>
  402814:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	mov	x0, xzr
  402820:	add	x1, x1, #0xf6b
  402824:	bl	401af0 <dcgettext@plt>
  402828:	mov	x20, x0
  40282c:	mov	w1, #0x3                   	// #3
  402830:	mov	w0, wzr
  402834:	mov	x2, x28
  402838:	bl	404c9c <__fxstatat@plt+0x30fc>
  40283c:	mov	x3, x0
  402840:	mov	w0, wzr
  402844:	mov	w1, wzr
  402848:	mov	x2, x20
  40284c:	bl	4017d0 <error@plt>
  402850:	b	402e58 <__fxstatat@plt+0x12b8>
  402854:	ldrb	w8, [x19, #4]
  402858:	cbz	w8, 4029ac <__fxstatat@plt+0xe0c>
  40285c:	ldr	w8, [sp, #44]
  402860:	cmn	w8, #0x1
  402864:	b.ne	40287c <__fxstatat@plt+0xcdc>  // b.any
  402868:	ldr	w8, [x19]
  40286c:	cmp	w8, #0x2
  402870:	b.ne	40287c <__fxstatat@plt+0xcdc>  // b.any
  402874:	ldr	x8, [x19, #8]
  402878:	cbz	x8, 402a8c <__fxstatat@plt+0xeec>
  40287c:	ldrb	w8, [x19, #16]
  402880:	add	x24, x26, #0x78
  402884:	cbz	w8, 402928 <__fxstatat@plt+0xd88>
  402888:	ldr	w8, [x26, #136]
  40288c:	and	w8, w8, #0xf000
  402890:	cmp	w8, #0xa, lsl #12
  402894:	b.ne	402928 <__fxstatat@plt+0xd88>  // b.any
  402898:	ldr	w1, [x22, #44]
  40289c:	add	x3, sp, #0x38
  4028a0:	mov	w0, wzr
  4028a4:	mov	x2, x27
  4028a8:	mov	w4, wzr
  4028ac:	add	x24, sp, #0x38
  4028b0:	bl	401ba0 <__fxstatat@plt>
  4028b4:	cbz	w0, 402928 <__fxstatat@plt+0xd88>
  4028b8:	ldrb	w8, [x19, #17]
  4028bc:	str	x28, [sp, #48]
  4028c0:	cbnz	w8, 402908 <__fxstatat@plt+0xd68>
  4028c4:	bl	401b50 <__errno_location@plt>
  4028c8:	ldr	w20, [x0]
  4028cc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4028d0:	mov	w2, #0x5                   	// #5
  4028d4:	mov	x0, xzr
  4028d8:	add	x1, x1, #0x25
  4028dc:	bl	401af0 <dcgettext@plt>
  4028e0:	mov	x21, x0
  4028e4:	mov	w0, #0x4                   	// #4
  4028e8:	mov	x1, x28
  4028ec:	bl	404a78 <__fxstatat@plt+0x2ed8>
  4028f0:	mov	x2, x21
  4028f4:	ldr	w21, [sp, #32]
  4028f8:	mov	x3, x0
  4028fc:	mov	w0, wzr
  402900:	mov	w1, w20
  402904:	bl	4017d0 <error@plt>
  402908:	mov	w28, wzr
  40290c:	mov	w8, #0x1                   	// #1
  402910:	add	x24, sp, #0x38
  402914:	mov	w9, #0x1                   	// #1
  402918:	ldr	w10, [x19]
  40291c:	cmp	w10, #0x2
  402920:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  402924:	b	402ec0 <__fxstatat@plt+0x1320>
  402928:	cmn	w21, #0x1
  40292c:	b.eq	4029b4 <__fxstatat@plt+0xe14>  // b.none
  402930:	ldr	w9, [x24, #24]
  402934:	ldr	w10, [sp, #40]
  402938:	cmp	w9, w21
  40293c:	cset	w8, eq  // eq = none
  402940:	cmn	w10, #0x1
  402944:	b.eq	4029d0 <__fxstatat@plt+0xe30>  // b.none
  402948:	cmp	w9, w21
  40294c:	b.eq	4029c0 <__fxstatat@plt+0xe20>  // b.none
  402950:	b	4029d0 <__fxstatat@plt+0xe30>
  402954:	ldrb	w8, [x19, #17]
  402958:	str	x28, [sp, #48]
  40295c:	cbnz	w8, 40298c <__fxstatat@plt+0xdec>
  402960:	ldr	w20, [x26, #64]
  402964:	mov	w1, #0x3                   	// #3
  402968:	mov	w0, wzr
  40296c:	mov	x2, x28
  402970:	bl	404c9c <__fxstatat@plt+0x30fc>
  402974:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402978:	mov	x3, x0
  40297c:	mov	w0, wzr
  402980:	mov	w1, w20
  402984:	add	x2, x2, #0xc4e
  402988:	bl	4017d0 <error@plt>
  40298c:	mov	x24, xzr
  402990:	mov	w28, wzr
  402994:	mov	w8, #0x1                   	// #1
  402998:	mov	w9, #0x1                   	// #1
  40299c:	ldr	w10, [x19]
  4029a0:	cmp	w10, #0x2
  4029a4:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  4029a8:	b	402ec0 <__fxstatat@plt+0x1320>
  4029ac:	mov	w28, #0x1                   	// #1
  4029b0:	b	402694 <__fxstatat@plt+0xaf4>
  4029b4:	ldr	w8, [sp, #40]
  4029b8:	cmn	w8, #0x1
  4029bc:	b.eq	402a98 <__fxstatat@plt+0xef8>  // b.none
  4029c0:	ldr	w8, [x24, #28]
  4029c4:	ldr	w9, [sp, #40]
  4029c8:	cmp	w8, w9
  4029cc:	cset	w8, eq  // eq = none
  4029d0:	ldrh	w9, [x26, #108]
  4029d4:	cmp	w9, #0x6
  4029d8:	b.hi	402aa8 <__fxstatat@plt+0xf08>  // b.pmore
  4029dc:	mov	w10, #0x1                   	// #1
  4029e0:	lsl	w9, w10, w9
  4029e4:	mov	w10, #0x56                  	// #86
  4029e8:	tst	w9, w10
  4029ec:	b.eq	402aa8 <__fxstatat@plt+0xf08>  // b.none
  4029f0:	ldr	x9, [x19, #8]
  4029f4:	cbz	x9, 402aa8 <__fxstatat@plt+0xf08>
  4029f8:	ldr	x10, [x24, #8]
  4029fc:	ldr	x11, [x9]
  402a00:	cmp	x10, x11
  402a04:	b.ne	402aa8 <__fxstatat@plt+0xf08>  // b.any
  402a08:	ldr	x10, [x24]
  402a0c:	ldr	x9, [x9, #8]
  402a10:	cmp	x10, x9
  402a14:	b.ne	402aa8 <__fxstatat@plt+0xf08>  // b.any
  402a18:	adrp	x23, 40b000 <__fxstatat@plt+0x9460>
  402a1c:	add	x23, x23, #0x278
  402a20:	mov	x0, x28
  402a24:	mov	x1, x23
  402a28:	bl	401a00 <strcmp@plt>
  402a2c:	mov	w2, #0x5                   	// #5
  402a30:	cbz	w0, 402bc8 <__fxstatat@plt+0x1028>
  402a34:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402a38:	mov	x0, xzr
  402a3c:	add	x1, x1, #0xed6
  402a40:	bl	401af0 <dcgettext@plt>
  402a44:	mov	x20, x0
  402a48:	mov	w1, #0x4                   	// #4
  402a4c:	mov	w0, wzr
  402a50:	mov	x2, x28
  402a54:	bl	4049e0 <__fxstatat@plt+0x2e40>
  402a58:	mov	x21, x0
  402a5c:	mov	w0, #0x1                   	// #1
  402a60:	mov	w1, #0x4                   	// #4
  402a64:	mov	x2, x23
  402a68:	bl	4049e0 <__fxstatat@plt+0x2e40>
  402a6c:	mov	x3, x21
  402a70:	ldr	w21, [sp, #32]
  402a74:	mov	x4, x0
  402a78:	mov	w0, wzr
  402a7c:	mov	w1, wzr
  402a80:	mov	x2, x20
  402a84:	bl	4017d0 <error@plt>
  402a88:	b	402bfc <__fxstatat@plt+0x105c>
  402a8c:	ldrb	w8, [x19, #16]
  402a90:	add	x24, x26, #0x78
  402a94:	cbnz	w8, 402888 <__fxstatat@plt+0xce8>
  402a98:	mov	w8, #0x1                   	// #1
  402a9c:	ldrh	w9, [x26, #108]
  402aa0:	cmp	w9, #0x6
  402aa4:	b.ls	4029dc <__fxstatat@plt+0xe3c>  // b.plast
  402aa8:	str	x28, [sp, #48]
  402aac:	cbz	w8, 402ae8 <__fxstatat@plt+0xf48>
  402ab0:	ldrb	w8, [x19, #16]
  402ab4:	ldr	w23, [x22, #44]
  402ab8:	cbz	w8, 402b04 <__fxstatat@plt+0xf64>
  402abc:	ldr	w8, [sp, #44]
  402ac0:	cmn	w8, #0x1
  402ac4:	b.eq	402c7c <__fxstatat@plt+0x10dc>  // b.none
  402ac8:	ldr	w8, [x24, #16]
  402acc:	and	w8, w8, #0xf000
  402ad0:	cmp	w8, #0x8, lsl #12
  402ad4:	b.eq	402b64 <__fxstatat@plt+0xfc4>  // b.none
  402ad8:	cmp	w8, #0x4, lsl #12
  402adc:	b.ne	402c7c <__fxstatat@plt+0x10dc>  // b.any
  402ae0:	mov	w20, #0x4900                	// #18688
  402ae4:	b	402b68 <__fxstatat@plt+0xfc8>
  402ae8:	mov	w8, #0x1                   	// #1
  402aec:	mov	w9, #0x1                   	// #1
  402af0:	mov	w28, #0x1                   	// #1
  402af4:	ldr	w10, [x19]
  402af8:	cmp	w10, #0x2
  402afc:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  402b00:	b	402ec0 <__fxstatat@plt+0x1320>
  402b04:	ldr	w2, [sp, #36]
  402b08:	ldr	w3, [sp, #28]
  402b0c:	mov	w4, #0x100                 	// #256
  402b10:	mov	w0, w23
  402b14:	mov	x1, x27
  402b18:	bl	401a60 <fchownat@plt>
  402b1c:	cbz	w0, 402ea0 <__fxstatat@plt+0x1300>
  402b20:	bl	401b50 <__errno_location@plt>
  402b24:	ldr	w8, [x0]
  402b28:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402b2c:	add	x23, x23, #0xe7e
  402b30:	cmp	w8, #0x5f
  402b34:	b.ne	402ca4 <__fxstatat@plt+0x1104>  // b.any
  402b38:	mov	w8, wzr
  402b3c:	mov	w9, wzr
  402b40:	mov	w28, #0x1                   	// #1
  402b44:	ldr	w10, [x19]
  402b48:	cmp	w10, #0x2
  402b4c:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  402b50:	b	402ec0 <__fxstatat@plt+0x1320>
  402b54:	mov	w28, #0x1                   	// #1
  402b58:	str	x28, [x26, #32]
  402b5c:	mov	w2, #0x1                   	// #1
  402b60:	b	402774 <__fxstatat@plt+0xbd4>
  402b64:	mov	w20, #0x900                 	// #2304
  402b68:	mov	w0, w23
  402b6c:	mov	x1, x27
  402b70:	mov	w2, w20
  402b74:	bl	401b30 <openat@plt>
  402b78:	mov	w21, w0
  402b7c:	tbnz	w0, #31, 402c2c <__fxstatat@plt+0x108c>
  402b80:	sub	x2, x29, #0x88
  402b84:	mov	w0, wzr
  402b88:	mov	w1, w21
  402b8c:	bl	401ae0 <__fxstat@plt>
  402b90:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402b94:	add	x23, x23, #0xe7e
  402b98:	cbz	w0, 402d24 <__fxstatat@plt+0x1184>
  402b9c:	bl	401b50 <__errno_location@plt>
  402ba0:	ldr	w22, [x0]
  402ba4:	mov	x20, x0
  402ba8:	mov	w0, w21
  402bac:	bl	401970 <close@plt>
  402bb0:	str	w22, [x20]
  402bb4:	ldr	x22, [sp, #16]
  402bb8:	ldr	w21, [sp, #32]
  402bbc:	ldrb	w8, [x19, #17]
  402bc0:	cbnz	w8, 402cec <__fxstatat@plt+0x114c>
  402bc4:	b	402cac <__fxstatat@plt+0x110c>
  402bc8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402bcc:	mov	x0, xzr
  402bd0:	add	x1, x1, #0xea9
  402bd4:	bl	401af0 <dcgettext@plt>
  402bd8:	mov	x20, x0
  402bdc:	mov	w0, #0x4                   	// #4
  402be0:	mov	x1, x28
  402be4:	bl	404a78 <__fxstatat@plt+0x2ed8>
  402be8:	mov	x3, x0
  402bec:	mov	w0, wzr
  402bf0:	mov	w1, wzr
  402bf4:	mov	x2, x20
  402bf8:	bl	4017d0 <error@plt>
  402bfc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402c00:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402c04:	mov	w2, #0x5                   	// #5
  402c08:	mov	x0, xzr
  402c0c:	add	x1, x1, #0xf10
  402c10:	add	x23, x23, #0xe7e
  402c14:	bl	401af0 <dcgettext@plt>
  402c18:	mov	x2, x0
  402c1c:	mov	w0, wzr
  402c20:	mov	w1, wzr
  402c24:	bl	4017d0 <error@plt>
  402c28:	b	402e58 <__fxstatat@plt+0x12b8>
  402c2c:	bl	401b50 <__errno_location@plt>
  402c30:	ldr	w8, [x0]
  402c34:	ldr	w21, [sp, #32]
  402c38:	cmp	w8, #0xd
  402c3c:	b.ne	402e84 <__fxstatat@plt+0x12e4>  // b.any
  402c40:	ldr	w8, [x24, #16]
  402c44:	and	w8, w8, #0xf000
  402c48:	cmp	w8, #0x8, lsl #12
  402c4c:	b.ne	402c7c <__fxstatat@plt+0x10dc>  // b.any
  402c50:	mov	x22, x0
  402c54:	orr	w2, w20, #0x1
  402c58:	mov	w0, w23
  402c5c:	mov	x1, x27
  402c60:	bl	401b30 <openat@plt>
  402c64:	mov	w21, w0
  402c68:	tbz	w0, #31, 402b80 <__fxstatat@plt+0xfe0>
  402c6c:	ldr	w8, [x22]
  402c70:	ldr	w21, [sp, #32]
  402c74:	cmp	w8, #0xd
  402c78:	b.ne	402e84 <__fxstatat@plt+0x12e4>  // b.any
  402c7c:	ldr	x22, [sp, #16]
  402c80:	ldr	w2, [sp, #36]
  402c84:	ldr	w3, [sp, #28]
  402c88:	mov	x1, x27
  402c8c:	ldr	w0, [x22, #44]
  402c90:	mov	w4, wzr
  402c94:	bl	401a60 <fchownat@plt>
  402c98:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402c9c:	add	x23, x23, #0xe7e
  402ca0:	cbz	w0, 402d08 <__fxstatat@plt+0x1168>
  402ca4:	ldrb	w8, [x19, #17]
  402ca8:	cbnz	w8, 402cec <__fxstatat@plt+0x114c>
  402cac:	bl	401b50 <__errno_location@plt>
  402cb0:	ldr	x1, [sp]
  402cb4:	ldr	w20, [x0]
  402cb8:	mov	w2, #0x5                   	// #5
  402cbc:	mov	x0, xzr
  402cc0:	bl	401af0 <dcgettext@plt>
  402cc4:	mov	x21, x0
  402cc8:	mov	w0, #0x4                   	// #4
  402ccc:	mov	x1, x28
  402cd0:	bl	404a78 <__fxstatat@plt+0x2ed8>
  402cd4:	mov	x2, x21
  402cd8:	ldr	w21, [sp, #32]
  402cdc:	mov	x3, x0
  402ce0:	mov	w0, wzr
  402ce4:	mov	w1, w20
  402ce8:	bl	4017d0 <error@plt>
  402cec:	mov	w9, wzr
  402cf0:	mov	w28, wzr
  402cf4:	mov	w8, #0x1                   	// #1
  402cf8:	ldr	w10, [x19]
  402cfc:	cmp	w10, #0x2
  402d00:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  402d04:	b	402ec0 <__fxstatat@plt+0x1320>
  402d08:	mov	w9, wzr
  402d0c:	mov	w8, #0x1                   	// #1
  402d10:	mov	w28, #0x1                   	// #1
  402d14:	ldr	w10, [x19]
  402d18:	cmp	w10, #0x2
  402d1c:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  402d20:	b	402ec0 <__fxstatat@plt+0x1320>
  402d24:	ldr	x8, [x24, #8]
  402d28:	ldur	x9, [x29, #-128]
  402d2c:	cmp	x8, x9
  402d30:	b.ne	402da4 <__fxstatat@plt+0x1204>  // b.any
  402d34:	ldr	x8, [x24]
  402d38:	ldur	x9, [x29, #-136]
  402d3c:	cmp	x8, x9
  402d40:	b.ne	402da4 <__fxstatat@plt+0x1204>  // b.any
  402d44:	ldr	w8, [sp, #32]
  402d48:	cmn	w8, #0x1
  402d4c:	b.eq	402d60 <__fxstatat@plt+0x11c0>  // b.none
  402d50:	ldur	w8, [x29, #-112]
  402d54:	ldr	w9, [sp, #32]
  402d58:	cmp	w8, w9
  402d5c:	b.ne	402d7c <__fxstatat@plt+0x11dc>  // b.any
  402d60:	ldr	w8, [sp, #40]
  402d64:	cmn	w8, #0x1
  402d68:	b.eq	402e60 <__fxstatat@plt+0x12c0>  // b.none
  402d6c:	ldur	w8, [x29, #-108]
  402d70:	ldr	w9, [sp, #40]
  402d74:	cmp	w8, w9
  402d78:	b.eq	402e60 <__fxstatat@plt+0x12c0>  // b.none
  402d7c:	bl	401b50 <__errno_location@plt>
  402d80:	ldr	w22, [x0]
  402d84:	mov	x20, x0
  402d88:	mov	w0, w21
  402d8c:	bl	401970 <close@plt>
  402d90:	mov	w9, wzr
  402d94:	mov	w8, #0x1                   	// #1
  402d98:	mov	w28, #0x1                   	// #1
  402d9c:	str	w22, [x20]
  402da0:	b	402dc8 <__fxstatat@plt+0x1228>
  402da4:	bl	401b50 <__errno_location@plt>
  402da8:	ldr	w22, [x0]
  402dac:	mov	x20, x0
  402db0:	mov	w0, w21
  402db4:	bl	401970 <close@plt>
  402db8:	mov	w28, wzr
  402dbc:	str	w22, [x20]
  402dc0:	mov	w8, #0x1                   	// #1
  402dc4:	mov	w9, #0x1                   	// #1
  402dc8:	ldr	x22, [sp, #16]
  402dcc:	ldr	w21, [sp, #32]
  402dd0:	ldr	w10, [x19]
  402dd4:	cmp	w10, #0x2
  402dd8:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  402ddc:	b	402ec0 <__fxstatat@plt+0x1320>
  402de0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402de4:	mov	x0, xzr
  402de8:	add	x1, x1, #0xea9
  402dec:	bl	401af0 <dcgettext@plt>
  402df0:	mov	x20, x0
  402df4:	mov	w0, #0x4                   	// #4
  402df8:	mov	x1, x28
  402dfc:	bl	404a78 <__fxstatat@plt+0x2ed8>
  402e00:	mov	x3, x0
  402e04:	mov	w0, wzr
  402e08:	mov	w1, wzr
  402e0c:	mov	x2, x20
  402e10:	bl	4017d0 <error@plt>
  402e14:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402e18:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	mov	x0, xzr
  402e24:	add	x1, x1, #0xf10
  402e28:	add	x23, x23, #0xe7e
  402e2c:	bl	401af0 <dcgettext@plt>
  402e30:	mov	x2, x0
  402e34:	mov	w0, wzr
  402e38:	mov	w1, wzr
  402e3c:	bl	4017d0 <error@plt>
  402e40:	mov	w2, #0x4                   	// #4
  402e44:	mov	x0, x22
  402e48:	mov	x1, x26
  402e4c:	bl	408080 <__fxstatat@plt+0x64e0>
  402e50:	mov	x0, x22
  402e54:	bl	406bb4 <__fxstatat@plt+0x5014>
  402e58:	mov	w28, wzr
  402e5c:	b	402694 <__fxstatat@plt+0xaf4>
  402e60:	ldr	w1, [sp, #36]
  402e64:	ldr	w2, [sp, #28]
  402e68:	mov	w0, w21
  402e6c:	bl	401b80 <fchown@plt>
  402e70:	cbnz	w0, 402b9c <__fxstatat@plt+0xffc>
  402e74:	mov	w0, w21
  402e78:	bl	401970 <close@plt>
  402e7c:	ldr	w21, [sp, #32]
  402e80:	cbz	w0, 402e9c <__fxstatat@plt+0x12fc>
  402e84:	ldr	x22, [sp, #16]
  402e88:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402e8c:	add	x23, x23, #0xe7e
  402e90:	ldrb	w8, [x19, #17]
  402e94:	cbnz	w8, 402cec <__fxstatat@plt+0x114c>
  402e98:	b	402cac <__fxstatat@plt+0x110c>
  402e9c:	ldr	x22, [sp, #16]
  402ea0:	adrp	x23, 40a000 <__fxstatat@plt+0x8460>
  402ea4:	mov	w9, wzr
  402ea8:	mov	w8, #0x1                   	// #1
  402eac:	mov	w28, #0x1                   	// #1
  402eb0:	add	x23, x23, #0xe7e
  402eb4:	ldr	w10, [x19]
  402eb8:	cmp	w10, #0x2
  402ebc:	b.eq	40268c <__fxstatat@plt+0xaec>  // b.none
  402ec0:	eor	w11, w28, #0x1
  402ec4:	orr	w9, w9, w11
  402ec8:	tbnz	w9, #0, 402f0c <__fxstatat@plt+0x136c>
  402ecc:	eor	w9, w8, #0x1
  402ed0:	tbnz	w9, #0, 402f0c <__fxstatat@plt+0x136c>
  402ed4:	ldr	w9, [sp, #36]
  402ed8:	cmn	w9, #0x1
  402edc:	b.eq	402ef0 <__fxstatat@plt+0x1350>  // b.none
  402ee0:	ldr	w9, [x24, #24]
  402ee4:	ldr	w11, [sp, #36]
  402ee8:	cmp	w9, w11
  402eec:	b.ne	402f44 <__fxstatat@plt+0x13a4>  // b.any
  402ef0:	ldr	w9, [sp, #28]
  402ef4:	cmn	w9, #0x1
  402ef8:	b.eq	402f0c <__fxstatat@plt+0x136c>  // b.none
  402efc:	ldr	w9, [x24, #28]
  402f00:	ldr	w11, [sp, #28]
  402f04:	cmp	w9, w11
  402f08:	b.ne	402f44 <__fxstatat@plt+0x13a4>  // b.any
  402f0c:	cbnz	w10, 40268c <__fxstatat@plt+0xaec>
  402f10:	cmp	w8, #0x0
  402f14:	mov	w8, #0x4                   	// #4
  402f18:	csinc	w8, w8, wzr, ne  // ne = any
  402f1c:	cmp	w28, #0x0
  402f20:	mov	w9, #0x3                   	// #3
  402f24:	csel	w27, w8, w9, ne  // ne = any
  402f28:	cbz	x24, 402fc8 <__fxstatat@plt+0x1428>
  402f2c:	ldr	w20, [x24, #24]
  402f30:	mov	w0, w20
  402f34:	bl	401a10 <getpwuid@plt>
  402f38:	cbz	x0, 402f6c <__fxstatat@plt+0x13cc>
  402f3c:	ldr	x0, [x0]
  402f40:	b	402f78 <__fxstatat@plt+0x13d8>
  402f44:	cmp	w8, #0x0
  402f48:	mov	w8, #0x1                   	// #1
  402f4c:	cinc	w8, w8, ne  // ne = any
  402f50:	cmp	w28, #0x0
  402f54:	mov	w9, #0x3                   	// #3
  402f58:	csel	w27, w8, w9, ne  // ne = any
  402f5c:	ldr	w20, [x24, #24]
  402f60:	mov	w0, w20
  402f64:	bl	401a10 <getpwuid@plt>
  402f68:	cbnz	x0, 402f3c <__fxstatat@plt+0x139c>
  402f6c:	sub	x1, x29, #0x88
  402f70:	mov	x0, x20
  402f74:	bl	403374 <__fxstatat@plt+0x17d4>
  402f78:	bl	405d04 <__fxstatat@plt+0x4164>
  402f7c:	ldr	w20, [x24, #28]
  402f80:	mov	x24, x0
  402f84:	mov	w0, w20
  402f88:	bl	401b70 <getgrgid@plt>
  402f8c:	cbz	x0, 402fa8 <__fxstatat@plt+0x1408>
  402f90:	ldr	x0, [x0]
  402f94:	bl	405d04 <__fxstatat@plt+0x4164>
  402f98:	mov	x23, x0
  402f9c:	cmp	w27, #0x1
  402fa0:	b.eq	402640 <__fxstatat@plt+0xaa0>  // b.none
  402fa4:	b	402fd4 <__fxstatat@plt+0x1434>
  402fa8:	sub	x1, x29, #0x88
  402fac:	mov	x0, x20
  402fb0:	bl	403374 <__fxstatat@plt+0x17d4>
  402fb4:	bl	405d04 <__fxstatat@plt+0x4164>
  402fb8:	mov	x23, x0
  402fbc:	cmp	w27, #0x1
  402fc0:	b.ne	402fd4 <__fxstatat@plt+0x1434>  // b.any
  402fc4:	b	402640 <__fxstatat@plt+0xaa0>
  402fc8:	mov	x23, xzr
  402fcc:	cmp	w27, #0x1
  402fd0:	b.eq	402640 <__fxstatat@plt+0xaa0>  // b.none
  402fd4:	ldp	x20, x22, [x19, #24]
  402fd8:	mov	x0, x20
  402fdc:	mov	x1, x22
  402fe0:	bl	4031e0 <__fxstatat@plt+0x1640>
  402fe4:	cmp	x20, #0x0
  402fe8:	mov	x21, x0
  402fec:	csel	x0, x24, xzr, ne  // ne = any
  402ff0:	cmp	x22, #0x0
  402ff4:	csel	x1, x23, xzr, ne  // ne = any
  402ff8:	str	x24, [sp, #8]
  402ffc:	bl	4031e0 <__fxstatat@plt+0x1640>
  403000:	cmp	w27, #0x4
  403004:	mov	x24, x0
  403008:	b.eq	403040 <__fxstatat@plt+0x14a0>  // b.none
  40300c:	cmp	w27, #0x3
  403010:	b.eq	40302c <__fxstatat@plt+0x148c>  // b.none
  403014:	cmp	w27, #0x2
  403018:	b.ne	4031dc <__fxstatat@plt+0x163c>  // b.any
  40301c:	cbz	x20, 403050 <__fxstatat@plt+0x14b0>
  403020:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  403024:	add	x1, x1, #0xa1
  403028:	b	4030d4 <__fxstatat@plt+0x1534>
  40302c:	cbz	x24, 40306c <__fxstatat@plt+0x14cc>
  403030:	cbz	x20, 403098 <__fxstatat@plt+0x14f8>
  403034:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  403038:	add	x1, x1, #0x109
  40303c:	b	4030d4 <__fxstatat@plt+0x1534>
  403040:	cbz	x20, 40307c <__fxstatat@plt+0x14dc>
  403044:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  403048:	add	x1, x1, #0x1d3
  40304c:	b	4030d4 <__fxstatat@plt+0x1534>
  403050:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403054:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  403058:	cmp	x22, #0x0
  40305c:	add	x8, x8, #0xeb
  403060:	add	x9, x9, #0xc8
  403064:	csel	x1, x9, x8, ne  // ne = any
  403068:	b	4030d4 <__fxstatat@plt+0x1534>
  40306c:	cbz	x20, 4030b4 <__fxstatat@plt+0x1514>
  403070:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  403074:	add	x1, x1, #0x187
  403078:	b	4030cc <__fxstatat@plt+0x152c>
  40307c:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403080:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  403084:	cmp	x22, #0x0
  403088:	add	x8, x8, #0x20f
  40308c:	add	x9, x9, #0x1f3
  403090:	csel	x1, x9, x8, ne  // ne = any
  403094:	b	4030d4 <__fxstatat@plt+0x1534>
  403098:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  40309c:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  4030a0:	cmp	x22, #0x0
  4030a4:	add	x8, x8, #0x165
  4030a8:	add	x9, x9, #0x139
  4030ac:	csel	x1, x9, x8, ne  // ne = any
  4030b0:	b	4030d4 <__fxstatat@plt+0x1534>
  4030b4:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  4030b8:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  4030bc:	cmp	x22, #0x0
  4030c0:	add	x8, x8, #0x165
  4030c4:	add	x9, x9, #0x1af
  4030c8:	csel	x1, x9, x8, ne  // ne = any
  4030cc:	mov	x24, x21
  4030d0:	mov	x21, xzr
  4030d4:	ldr	x22, [sp, #16]
  4030d8:	mov	w2, #0x5                   	// #5
  4030dc:	mov	x0, xzr
  4030e0:	bl	401af0 <dcgettext@plt>
  4030e4:	ldr	x1, [sp, #48]
  4030e8:	mov	x20, x0
  4030ec:	mov	w0, #0x4                   	// #4
  4030f0:	bl	404a78 <__fxstatat@plt+0x2ed8>
  4030f4:	mov	x2, x0
  4030f8:	mov	w0, #0x1                   	// #1
  4030fc:	mov	x1, x20
  403100:	mov	x3, x24
  403104:	mov	x4, x21
  403108:	bl	4018e0 <__printf_chk@plt>
  40310c:	mov	x0, x24
  403110:	bl	401a40 <free@plt>
  403114:	mov	x0, x21
  403118:	bl	401a40 <free@plt>
  40311c:	ldr	w21, [sp, #32]
  403120:	ldr	x24, [sp, #8]
  403124:	b	402674 <__fxstatat@plt+0xad4>
  403128:	mov	w25, #0x1                   	// #1
  40312c:	bl	401b50 <__errno_location@plt>
  403130:	ldr	w20, [x0]
  403134:	mov	x21, x0
  403138:	cbz	w20, 40316c <__fxstatat@plt+0x15cc>
  40313c:	ldrb	w8, [x19, #17]
  403140:	cbnz	w8, 403168 <__fxstatat@plt+0x15c8>
  403144:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403148:	add	x1, x1, #0xe88
  40314c:	mov	w2, #0x5                   	// #5
  403150:	mov	x0, xzr
  403154:	bl	401af0 <dcgettext@plt>
  403158:	mov	x2, x0
  40315c:	mov	w0, wzr
  403160:	mov	w1, w20
  403164:	bl	4017d0 <error@plt>
  403168:	mov	w25, wzr
  40316c:	mov	x0, x22
  403170:	bl	406a2c <__fxstatat@plt+0x4e8c>
  403174:	cbz	w0, 4031a4 <__fxstatat@plt+0x1604>
  403178:	ldr	w19, [x21]
  40317c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403180:	add	x1, x1, #0xe98
  403184:	mov	w2, #0x5                   	// #5
  403188:	mov	x0, xzr
  40318c:	bl	401af0 <dcgettext@plt>
  403190:	mov	x2, x0
  403194:	mov	w0, wzr
  403198:	mov	w1, w19
  40319c:	bl	4017d0 <error@plt>
  4031a0:	mov	w25, wzr
  4031a4:	mov	w0, w25
  4031a8:	ldp	x20, x19, [sp, #400]
  4031ac:	ldp	x22, x21, [sp, #384]
  4031b0:	ldp	x24, x23, [sp, #368]
  4031b4:	ldp	x26, x25, [sp, #352]
  4031b8:	ldp	x28, x27, [sp, #336]
  4031bc:	ldp	x29, x30, [sp, #320]
  4031c0:	add	sp, sp, #0x1a0
  4031c4:	ret
  4031c8:	ldr	w8, [x19]
  4031cc:	cmp	w8, #0x2
  4031d0:	cset	w8, eq  // eq = none
  4031d4:	lsl	w8, w8, #3
  4031d8:	b	4025ec <__fxstatat@plt+0xa4c>
  4031dc:	bl	4019b0 <abort@plt>
  4031e0:	stp	x29, x30, [sp, #-48]!
  4031e4:	stp	x20, x19, [sp, #32]
  4031e8:	mov	x19, x1
  4031ec:	str	x21, [sp, #16]
  4031f0:	mov	x29, sp
  4031f4:	cbz	x0, 403240 <__fxstatat@plt+0x16a0>
  4031f8:	mov	x20, x0
  4031fc:	cbz	x19, 403258 <__fxstatat@plt+0x16b8>
  403200:	mov	x0, x20
  403204:	bl	4017b0 <strlen@plt>
  403208:	mov	x21, x0
  40320c:	mov	x0, x19
  403210:	bl	4017b0 <strlen@plt>
  403214:	add	x8, x21, x0
  403218:	add	x0, x8, #0x2
  40321c:	bl	405a20 <__fxstatat@plt+0x3e80>
  403220:	mov	x1, x20
  403224:	mov	x21, x0
  403228:	bl	401850 <stpcpy@plt>
  40322c:	mov	w8, #0x3a                  	// #58
  403230:	strh	w8, [x0], #1
  403234:	mov	x1, x19
  403238:	bl	401850 <stpcpy@plt>
  40323c:	b	403270 <__fxstatat@plt+0x16d0>
  403240:	cbz	x19, 40326c <__fxstatat@plt+0x16cc>
  403244:	mov	x0, x19
  403248:	ldp	x20, x19, [sp, #32]
  40324c:	ldr	x21, [sp, #16]
  403250:	ldp	x29, x30, [sp], #48
  403254:	b	405d04 <__fxstatat@plt+0x4164>
  403258:	mov	x0, x20
  40325c:	ldp	x20, x19, [sp, #32]
  403260:	ldr	x21, [sp, #16]
  403264:	ldp	x29, x30, [sp], #48
  403268:	b	405d04 <__fxstatat@plt+0x4164>
  40326c:	mov	x21, xzr
  403270:	mov	x0, x21
  403274:	ldp	x20, x19, [sp, #32]
  403278:	ldr	x21, [sp, #16]
  40327c:	ldp	x29, x30, [sp], #48
  403280:	ret
  403284:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403288:	str	x0, [x8, #760]
  40328c:	ret
  403290:	and	w8, w0, #0x1
  403294:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  403298:	strb	w8, [x9, #752]
  40329c:	ret
  4032a0:	stp	x29, x30, [sp, #-48]!
  4032a4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4032a8:	ldr	x0, [x8, #704]
  4032ac:	str	x21, [sp, #16]
  4032b0:	stp	x20, x19, [sp, #32]
  4032b4:	mov	x29, sp
  4032b8:	bl	408488 <__fxstatat@plt+0x68e8>
  4032bc:	cbz	w0, 4032dc <__fxstatat@plt+0x173c>
  4032c0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4032c4:	ldrb	w8, [x8, #752]
  4032c8:	cbz	w8, 4032fc <__fxstatat@plt+0x175c>
  4032cc:	bl	401b50 <__errno_location@plt>
  4032d0:	ldr	w8, [x0]
  4032d4:	cmp	w8, #0x20
  4032d8:	b.ne	4032fc <__fxstatat@plt+0x175c>  // b.any
  4032dc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4032e0:	ldr	x0, [x8, #680]
  4032e4:	bl	408488 <__fxstatat@plt+0x68e8>
  4032e8:	cbnz	w0, 403368 <__fxstatat@plt+0x17c8>
  4032ec:	ldp	x20, x19, [sp, #32]
  4032f0:	ldr	x21, [sp, #16]
  4032f4:	ldp	x29, x30, [sp], #48
  4032f8:	ret
  4032fc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  403300:	add	x1, x1, #0x22e
  403304:	mov	w2, #0x5                   	// #5
  403308:	mov	x0, xzr
  40330c:	bl	401af0 <dcgettext@plt>
  403310:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403314:	ldr	x21, [x8, #760]
  403318:	mov	x19, x0
  40331c:	bl	401b50 <__errno_location@plt>
  403320:	ldr	w20, [x0]
  403324:	cbnz	x21, 403344 <__fxstatat@plt+0x17a4>
  403328:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40332c:	add	x2, x2, #0xc4e
  403330:	mov	w0, wzr
  403334:	mov	w1, w20
  403338:	mov	x3, x19
  40333c:	bl	4017d0 <error@plt>
  403340:	b	403368 <__fxstatat@plt+0x17c8>
  403344:	mov	x0, x21
  403348:	bl	404bf4 <__fxstatat@plt+0x3054>
  40334c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403350:	mov	x3, x0
  403354:	add	x2, x2, #0xc4a
  403358:	mov	w0, wzr
  40335c:	mov	w1, w20
  403360:	mov	x4, x19
  403364:	bl	4017d0 <error@plt>
  403368:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  40336c:	ldr	w0, [x8, #576]
  403370:	bl	401790 <_exit@plt>
  403374:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403378:	movk	x8, #0xcccd
  40337c:	strb	wzr, [x1, #20]!
  403380:	mov	w9, #0xa                   	// #10
  403384:	umulh	x10, x0, x8
  403388:	lsr	x10, x10, #3
  40338c:	msub	w11, w10, w9, w0
  403390:	orr	w11, w11, #0x30
  403394:	cmp	x0, #0x9
  403398:	strb	w11, [x1, #-1]!
  40339c:	mov	x0, x10
  4033a0:	b.hi	403384 <__fxstatat@plt+0x17e4>  // b.pmore
  4033a4:	mov	x0, x1
  4033a8:	ret
  4033ac:	stp	x29, x30, [sp, #-32]!
  4033b0:	stp	x20, x19, [sp, #16]
  4033b4:	mov	x29, sp
  4033b8:	cbz	x0, 403438 <__fxstatat@plt+0x1898>
  4033bc:	mov	w1, #0x2f                  	// #47
  4033c0:	mov	x19, x0
  4033c4:	bl	401980 <strrchr@plt>
  4033c8:	cmp	x0, #0x0
  4033cc:	csinc	x20, x19, x0, eq  // eq = none
  4033d0:	sub	x8, x20, x19
  4033d4:	cmp	x8, #0x7
  4033d8:	b.lt	40341c <__fxstatat@plt+0x187c>  // b.tstop
  4033dc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4033e0:	sub	x0, x20, #0x7
  4033e4:	add	x1, x1, #0x272
  4033e8:	mov	w2, #0x7                   	// #7
  4033ec:	bl	4018b0 <strncmp@plt>
  4033f0:	cbnz	w0, 40341c <__fxstatat@plt+0x187c>
  4033f4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4033f8:	add	x1, x1, #0x27a
  4033fc:	mov	w2, #0x3                   	// #3
  403400:	mov	x0, x20
  403404:	bl	4018b0 <strncmp@plt>
  403408:	mov	x19, x20
  40340c:	cbnz	w0, 40341c <__fxstatat@plt+0x187c>
  403410:	add	x19, x20, #0x3
  403414:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403418:	str	x19, [x8, #712]
  40341c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403420:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  403424:	str	x19, [x8, #768]
  403428:	str	x19, [x9, #672]
  40342c:	ldp	x20, x19, [sp, #16]
  403430:	ldp	x29, x30, [sp], #32
  403434:	ret
  403438:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  40343c:	ldr	x3, [x8, #680]
  403440:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  403444:	add	x0, x0, #0x23a
  403448:	mov	w1, #0x37                  	// #55
  40344c:	mov	w2, #0x1                   	// #1
  403450:	bl	401a80 <fwrite@plt>
  403454:	bl	4019b0 <abort@plt>
  403458:	stp	x29, x30, [sp, #-48]!
  40345c:	str	x21, [sp, #16]
  403460:	stp	x20, x19, [sp, #32]
  403464:	mov	x29, sp
  403468:	mov	x19, x0
  40346c:	bl	401b50 <__errno_location@plt>
  403470:	ldr	w21, [x0]
  403474:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403478:	add	x8, x8, #0x308
  40347c:	cmp	x19, #0x0
  403480:	mov	x20, x0
  403484:	csel	x0, x8, x19, eq  // eq = none
  403488:	mov	w1, #0x38                  	// #56
  40348c:	bl	405cb0 <__fxstatat@plt+0x4110>
  403490:	str	w21, [x20]
  403494:	ldp	x20, x19, [sp, #32]
  403498:	ldr	x21, [sp, #16]
  40349c:	ldp	x29, x30, [sp], #48
  4034a0:	ret
  4034a4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4034a8:	add	x8, x8, #0x308
  4034ac:	cmp	x0, #0x0
  4034b0:	csel	x8, x8, x0, eq  // eq = none
  4034b4:	ldr	w0, [x8]
  4034b8:	ret
  4034bc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4034c0:	add	x8, x8, #0x308
  4034c4:	cmp	x0, #0x0
  4034c8:	csel	x8, x8, x0, eq  // eq = none
  4034cc:	str	w1, [x8]
  4034d0:	ret
  4034d4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4034d8:	add	x8, x8, #0x308
  4034dc:	cmp	x0, #0x0
  4034e0:	ubfx	w9, w1, #5, #3
  4034e4:	csel	x8, x8, x0, eq  // eq = none
  4034e8:	add	x8, x8, w9, uxtw #2
  4034ec:	ldr	w9, [x8, #8]
  4034f0:	lsr	w10, w9, w1
  4034f4:	and	w0, w10, #0x1
  4034f8:	and	w10, w2, #0x1
  4034fc:	eor	w10, w0, w10
  403500:	lsl	w10, w10, w1
  403504:	eor	w9, w10, w9
  403508:	str	w9, [x8, #8]
  40350c:	ret
  403510:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403514:	add	x8, x8, #0x308
  403518:	cmp	x0, #0x0
  40351c:	csel	x8, x8, x0, eq  // eq = none
  403520:	ldr	w0, [x8, #4]
  403524:	str	w1, [x8, #4]
  403528:	ret
  40352c:	stp	x29, x30, [sp, #-16]!
  403530:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403534:	add	x8, x8, #0x308
  403538:	cmp	x0, #0x0
  40353c:	csel	x8, x8, x0, eq  // eq = none
  403540:	mov	w9, #0xa                   	// #10
  403544:	mov	x29, sp
  403548:	str	w9, [x8]
  40354c:	cbz	x1, 403560 <__fxstatat@plt+0x19c0>
  403550:	cbz	x2, 403560 <__fxstatat@plt+0x19c0>
  403554:	stp	x1, x2, [x8, #40]
  403558:	ldp	x29, x30, [sp], #16
  40355c:	ret
  403560:	bl	4019b0 <abort@plt>
  403564:	sub	sp, sp, #0x60
  403568:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  40356c:	add	x8, x8, #0x308
  403570:	cmp	x4, #0x0
  403574:	stp	x29, x30, [sp, #16]
  403578:	str	x25, [sp, #32]
  40357c:	stp	x24, x23, [sp, #48]
  403580:	stp	x22, x21, [sp, #64]
  403584:	stp	x20, x19, [sp, #80]
  403588:	add	x29, sp, #0x10
  40358c:	mov	x19, x3
  403590:	mov	x20, x2
  403594:	mov	x21, x1
  403598:	mov	x22, x0
  40359c:	csel	x24, x8, x4, eq  // eq = none
  4035a0:	bl	401b50 <__errno_location@plt>
  4035a4:	ldp	w4, w5, [x24]
  4035a8:	ldp	x7, x8, [x24, #40]
  4035ac:	ldr	w25, [x0]
  4035b0:	mov	x23, x0
  4035b4:	add	x6, x24, #0x8
  4035b8:	mov	x0, x22
  4035bc:	mov	x1, x21
  4035c0:	mov	x2, x20
  4035c4:	mov	x3, x19
  4035c8:	str	x8, [sp]
  4035cc:	bl	4035f0 <__fxstatat@plt+0x1a50>
  4035d0:	str	w25, [x23]
  4035d4:	ldp	x20, x19, [sp, #80]
  4035d8:	ldp	x22, x21, [sp, #64]
  4035dc:	ldp	x24, x23, [sp, #48]
  4035e0:	ldr	x25, [sp, #32]
  4035e4:	ldp	x29, x30, [sp, #16]
  4035e8:	add	sp, sp, #0x60
  4035ec:	ret
  4035f0:	sub	sp, sp, #0x120
  4035f4:	stp	x29, x30, [sp, #192]
  4035f8:	add	x29, sp, #0xc0
  4035fc:	ldr	x8, [x29, #96]
  403600:	stp	x28, x27, [sp, #208]
  403604:	stp	x26, x25, [sp, #224]
  403608:	stp	x24, x23, [sp, #240]
  40360c:	stp	x22, x21, [sp, #256]
  403610:	stp	x20, x19, [sp, #272]
  403614:	str	x7, [sp, #96]
  403618:	stur	x6, [x29, #-40]
  40361c:	mov	w20, w5
  403620:	mov	w24, w4
  403624:	mov	x22, x3
  403628:	mov	x19, x2
  40362c:	mov	x23, x1
  403630:	stur	x8, [x29, #-88]
  403634:	mov	x28, x0
  403638:	bl	401a50 <__ctype_get_mb_cur_max@plt>
  40363c:	mov	w8, wzr
  403640:	mov	w15, wzr
  403644:	stp	wzr, w20, [sp, #84]
  403648:	ubfx	w21, w20, #1, #1
  40364c:	mov	w20, w24
  403650:	add	x9, x19, #0x1
  403654:	mov	w14, #0x1                   	// #1
  403658:	str	x0, [sp, #32]
  40365c:	str	xzr, [sp, #72]
  403660:	stur	xzr, [x29, #-64]
  403664:	stur	xzr, [x29, #-32]
  403668:	stur	x9, [x29, #-80]
  40366c:	cmp	w20, #0xa
  403670:	b.hi	40459c <__fxstatat@plt+0x29fc>  // b.pmore
  403674:	adrp	x12, 40b000 <__fxstatat@plt+0x9460>
  403678:	mov	w9, w20
  40367c:	add	x12, x12, #0x280
  403680:	adr	x10, 4036a4 <__fxstatat@plt+0x1b04>
  403684:	ldrb	w11, [x12, x9]
  403688:	add	x10, x10, x11, lsl #2
  40368c:	mov	x24, x23
  403690:	mov	x27, xzr
  403694:	mov	w17, wzr
  403698:	mov	w16, #0x1                   	// #1
  40369c:	mov	x23, x22
  4036a0:	br	x10
  4036a4:	adrp	x25, 40b000 <__fxstatat@plt+0x9460>
  4036a8:	add	x25, x25, #0x3de
  4036ac:	mov	w2, #0x5                   	// #5
  4036b0:	mov	x0, xzr
  4036b4:	mov	x1, x25
  4036b8:	mov	w27, w15
  4036bc:	mov	w26, w14
  4036c0:	mov	w22, w20
  4036c4:	bl	401af0 <dcgettext@plt>
  4036c8:	mov	x20, x0
  4036cc:	cmp	x0, x25
  4036d0:	b.ne	4038a0 <__fxstatat@plt+0x1d00>  // b.any
  4036d4:	bl	409970 <__fxstatat@plt+0x7dd0>
  4036d8:	ldrb	w8, [x0]
  4036dc:	and	w8, w8, #0xffffffdf
  4036e0:	cmp	w8, #0x47
  4036e4:	b.eq	403830 <__fxstatat@plt+0x1c90>  // b.none
  4036e8:	cmp	w8, #0x55
  4036ec:	mov	w9, w22
  4036f0:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  4036f4:	ldrb	w8, [x0, #1]
  4036f8:	and	w8, w8, #0xffffffdf
  4036fc:	cmp	w8, #0x54
  403700:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403704:	ldrb	w8, [x0, #2]
  403708:	and	w8, w8, #0xffffffdf
  40370c:	cmp	w8, #0x46
  403710:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403714:	ldrb	w8, [x0, #3]
  403718:	cmp	w8, #0x2d
  40371c:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403720:	ldrb	w8, [x0, #4]
  403724:	cmp	w8, #0x38
  403728:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  40372c:	ldrb	w8, [x0, #5]
  403730:	cbnz	w8, 403888 <__fxstatat@plt+0x1ce8>
  403734:	adrp	x20, 40b000 <__fxstatat@plt+0x9460>
  403738:	add	x20, x20, #0x3e2
  40373c:	b	4038a0 <__fxstatat@plt+0x1d00>
  403740:	mov	w8, #0x1                   	// #1
  403744:	b	4037c4 <__fxstatat@plt+0x1c24>
  403748:	tbnz	w21, #0, 4037c4 <__fxstatat@plt+0x1c24>
  40374c:	mov	w16, w8
  403750:	mov	w17, wzr
  403754:	cbz	x24, 403760 <__fxstatat@plt+0x1bc0>
  403758:	mov	w8, #0x27                  	// #39
  40375c:	strb	w8, [x28]
  403760:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403764:	add	x8, x8, #0x3e0
  403768:	stur	x8, [x29, #-64]
  40376c:	mov	w8, #0x1                   	// #1
  403770:	mov	w20, #0x2                   	// #2
  403774:	mov	w27, #0x1                   	// #1
  403778:	stur	x8, [x29, #-32]
  40377c:	b	403a30 <__fxstatat@plt+0x1e90>
  403780:	tbz	w21, #0, 4037ec <__fxstatat@plt+0x1c4c>
  403784:	mov	w8, #0x1                   	// #1
  403788:	stur	x8, [x29, #-32]
  40378c:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403790:	add	x8, x8, #0x3dc
  403794:	mov	x27, xzr
  403798:	mov	w20, #0x5                   	// #5
  40379c:	stur	x8, [x29, #-64]
  4037a0:	mov	w16, #0x1                   	// #1
  4037a4:	mov	w17, #0x1                   	// #1
  4037a8:	b	403a30 <__fxstatat@plt+0x1e90>
  4037ac:	mov	w20, wzr
  4037b0:	mov	x27, xzr
  4037b4:	mov	w17, wzr
  4037b8:	mov	w16, w8
  4037bc:	b	403a30 <__fxstatat@plt+0x1e90>
  4037c0:	tbz	w21, #0, 403820 <__fxstatat@plt+0x1c80>
  4037c4:	mov	w9, #0x1                   	// #1
  4037c8:	stur	x9, [x29, #-32]
  4037cc:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  4037d0:	add	x9, x9, #0x3e0
  4037d4:	mov	x27, xzr
  4037d8:	mov	w20, #0x2                   	// #2
  4037dc:	stur	x9, [x29, #-64]
  4037e0:	mov	w16, w8
  4037e4:	mov	w17, #0x1                   	// #1
  4037e8:	b	403a30 <__fxstatat@plt+0x1e90>
  4037ec:	mov	w17, wzr
  4037f0:	cbz	x24, 4037fc <__fxstatat@plt+0x1c5c>
  4037f4:	mov	w8, #0x22                  	// #34
  4037f8:	strb	w8, [x28]
  4037fc:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403800:	add	x8, x8, #0x3dc
  403804:	stur	x8, [x29, #-64]
  403808:	mov	w8, #0x1                   	// #1
  40380c:	mov	w27, #0x1                   	// #1
  403810:	mov	w20, #0x5                   	// #5
  403814:	stur	x8, [x29, #-32]
  403818:	mov	w16, #0x1                   	// #1
  40381c:	b	403a30 <__fxstatat@plt+0x1e90>
  403820:	mov	w16, #0x1                   	// #1
  403824:	mov	w17, wzr
  403828:	cbnz	x24, 403758 <__fxstatat@plt+0x1bb8>
  40382c:	b	403760 <__fxstatat@plt+0x1bc0>
  403830:	ldrb	w8, [x0, #1]
  403834:	mov	w9, w22
  403838:	and	w8, w8, #0xffffffdf
  40383c:	cmp	w8, #0x42
  403840:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403844:	ldrb	w8, [x0, #2]
  403848:	cmp	w8, #0x31
  40384c:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403850:	ldrb	w8, [x0, #3]
  403854:	cmp	w8, #0x38
  403858:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  40385c:	ldrb	w8, [x0, #4]
  403860:	cmp	w8, #0x30
  403864:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403868:	ldrb	w8, [x0, #5]
  40386c:	cmp	w8, #0x33
  403870:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403874:	ldrb	w8, [x0, #6]
  403878:	cmp	w8, #0x30
  40387c:	b.ne	403888 <__fxstatat@plt+0x1ce8>  // b.any
  403880:	ldrb	w8, [x0, #7]
  403884:	cbz	w8, 404468 <__fxstatat@plt+0x28c8>
  403888:	cmp	w9, #0x9
  40388c:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403890:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  403894:	add	x8, x8, #0x3e0
  403898:	add	x9, x9, #0x3dc
  40389c:	csel	x20, x9, x8, eq  // eq = none
  4038a0:	adrp	x25, 40b000 <__fxstatat@plt+0x9460>
  4038a4:	add	x25, x25, #0x3e0
  4038a8:	mov	w2, #0x5                   	// #5
  4038ac:	mov	x0, xzr
  4038b0:	mov	x1, x25
  4038b4:	bl	401af0 <dcgettext@plt>
  4038b8:	cmp	x0, x25
  4038bc:	stur	x0, [x29, #-88]
  4038c0:	str	x20, [sp, #96]
  4038c4:	b.eq	4038d0 <__fxstatat@plt+0x1d30>  // b.none
  4038c8:	mov	w20, w22
  4038cc:	b	4039b4 <__fxstatat@plt+0x1e14>
  4038d0:	bl	409970 <__fxstatat@plt+0x7dd0>
  4038d4:	ldrb	w8, [x0]
  4038d8:	and	w8, w8, #0xffffffdf
  4038dc:	cmp	w8, #0x47
  4038e0:	b.eq	403940 <__fxstatat@plt+0x1da0>  // b.none
  4038e4:	cmp	w8, #0x55
  4038e8:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  4038ec:	ldrb	w8, [x0, #1]
  4038f0:	and	w8, w8, #0xffffffdf
  4038f4:	cmp	w8, #0x54
  4038f8:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  4038fc:	ldrb	w8, [x0, #2]
  403900:	and	w8, w8, #0xffffffdf
  403904:	cmp	w8, #0x46
  403908:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  40390c:	ldrb	w8, [x0, #3]
  403910:	cmp	w8, #0x2d
  403914:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  403918:	ldrb	w8, [x0, #4]
  40391c:	cmp	w8, #0x38
  403920:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  403924:	ldrb	w8, [x0, #5]
  403928:	cbnz	w8, 403994 <__fxstatat@plt+0x1df4>
  40392c:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403930:	add	x8, x8, #0x3e6
  403934:	stur	x8, [x29, #-88]
  403938:	mov	w20, w22
  40393c:	b	4039b4 <__fxstatat@plt+0x1e14>
  403940:	ldrb	w8, [x0, #1]
  403944:	and	w8, w8, #0xffffffdf
  403948:	cmp	w8, #0x42
  40394c:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  403950:	ldrb	w8, [x0, #2]
  403954:	cmp	w8, #0x31
  403958:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  40395c:	ldrb	w8, [x0, #3]
  403960:	cmp	w8, #0x38
  403964:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  403968:	ldrb	w8, [x0, #4]
  40396c:	cmp	w8, #0x30
  403970:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  403974:	ldrb	w8, [x0, #5]
  403978:	cmp	w8, #0x33
  40397c:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  403980:	ldrb	w8, [x0, #6]
  403984:	cmp	w8, #0x30
  403988:	b.ne	403994 <__fxstatat@plt+0x1df4>  // b.any
  40398c:	ldrb	w8, [x0, #7]
  403990:	cbz	w8, 404474 <__fxstatat@plt+0x28d4>
  403994:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  403998:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  40399c:	cmp	w22, #0x9
  4039a0:	add	x8, x8, #0x3e0
  4039a4:	add	x9, x9, #0x3dc
  4039a8:	mov	w20, w22
  4039ac:	csel	x8, x9, x8, eq  // eq = none
  4039b0:	stur	x8, [x29, #-88]
  4039b4:	mov	w14, w26
  4039b8:	mov	w15, w27
  4039bc:	tbnz	w21, #0, 403a00 <__fxstatat@plt+0x1e60>
  4039c0:	ldr	x8, [sp, #96]
  4039c4:	ldrb	w9, [x8]
  4039c8:	cbz	w9, 403a00 <__fxstatat@plt+0x1e60>
  4039cc:	mov	w26, w15
  4039d0:	mov	w22, w14
  4039d4:	mov	x10, xzr
  4039d8:	add	x8, x8, #0x1
  4039dc:	b	4039f0 <__fxstatat@plt+0x1e50>
  4039e0:	ldrb	w9, [x8, x10]
  4039e4:	add	x27, x10, #0x1
  4039e8:	mov	x10, x27
  4039ec:	cbz	w9, 403a0c <__fxstatat@plt+0x1e6c>
  4039f0:	cmp	x10, x24
  4039f4:	b.cs	4039e0 <__fxstatat@plt+0x1e40>  // b.hs, b.nlast
  4039f8:	strb	w9, [x28, x10]
  4039fc:	b	4039e0 <__fxstatat@plt+0x1e40>
  403a00:	mov	w26, w15
  403a04:	mov	w22, w14
  403a08:	mov	x27, xzr
  403a0c:	ldur	x25, [x29, #-88]
  403a10:	mov	x0, x25
  403a14:	bl	4017b0 <strlen@plt>
  403a18:	stur	x0, [x29, #-32]
  403a1c:	mov	w16, #0x1                   	// #1
  403a20:	stur	x25, [x29, #-64]
  403a24:	mov	w17, w21
  403a28:	mov	w14, w22
  403a2c:	mov	w15, w26
  403a30:	ldp	x8, x9, [x29, #-40]
  403a34:	eor	w18, w17, #0x1
  403a38:	stur	w18, [x29, #-68]
  403a3c:	mov	x22, xzr
  403a40:	cmp	x8, #0x0
  403a44:	cset	w8, eq  // eq = none
  403a48:	cmp	x9, #0x0
  403a4c:	cset	w9, ne  // ne = any
  403a50:	cmp	w20, #0x2
  403a54:	cset	w10, ne  // ne = any
  403a58:	and	w13, w10, w16
  403a5c:	and	w12, w9, w17
  403a60:	orr	w10, w10, w18
  403a64:	and	w18, w9, w13
  403a68:	orr	w9, w13, w17
  403a6c:	eor	w9, w9, #0x1
  403a70:	cset	w11, eq  // eq = none
  403a74:	orr	w8, w8, w9
  403a78:	and	w12, w16, w12
  403a7c:	str	w10, [sp, #92]
  403a80:	and	w10, w11, w17
  403a84:	stur	w8, [x29, #-24]
  403a88:	eor	w8, w16, #0x1
  403a8c:	stp	w10, w12, [sp, #60]
  403a90:	stur	w16, [x29, #-72]
  403a94:	str	w8, [sp, #68]
  403a98:	stp	w17, w20, [x29, #-48]
  403a9c:	stur	w18, [x29, #-52]
  403aa0:	cmn	x23, #0x1
  403aa4:	b.eq	403ab4 <__fxstatat@plt+0x1f14>  // b.none
  403aa8:	cmp	x22, x23
  403aac:	b.ne	403abc <__fxstatat@plt+0x1f1c>  // b.any
  403ab0:	b	4043f8 <__fxstatat@plt+0x2858>
  403ab4:	ldrb	w8, [x19, x22]
  403ab8:	cbz	w8, 404400 <__fxstatat@plt+0x2860>
  403abc:	cbz	w18, 403b04 <__fxstatat@plt+0x1f64>
  403ac0:	ldur	x8, [x29, #-32]
  403ac4:	cmp	x8, #0x2
  403ac8:	add	x20, x22, x8
  403acc:	b.cc	403af8 <__fxstatat@plt+0x1f58>  // b.lo, b.ul, b.last
  403ad0:	cmn	x23, #0x1
  403ad4:	b.ne	403af8 <__fxstatat@plt+0x1f58>  // b.any
  403ad8:	mov	x0, x19
  403adc:	mov	w21, w14
  403ae0:	mov	w25, w15
  403ae4:	bl	4017b0 <strlen@plt>
  403ae8:	ldp	w18, w17, [x29, #-52]
  403aec:	mov	x23, x0
  403af0:	mov	w15, w25
  403af4:	mov	w14, w21
  403af8:	cmp	x20, x23
  403afc:	b.ls	403b18 <__fxstatat@plt+0x1f78>  // b.plast
  403b00:	ldur	w20, [x29, #-44]
  403b04:	mov	w25, wzr
  403b08:	ldrb	w21, [x19, x22]
  403b0c:	cmp	w21, #0x7e
  403b10:	b.ls	403b64 <__fxstatat@plt+0x1fc4>  // b.plast
  403b14:	b	403db4 <__fxstatat@plt+0x2214>
  403b18:	ldur	x1, [x29, #-64]
  403b1c:	ldur	x2, [x29, #-32]
  403b20:	add	x0, x19, x22
  403b24:	mov	w26, w15
  403b28:	mov	w21, w14
  403b2c:	bl	401930 <bcmp@plt>
  403b30:	ldur	w9, [x29, #-68]
  403b34:	ldur	w20, [x29, #-44]
  403b38:	cmp	w0, #0x0
  403b3c:	cset	w8, ne  // ne = any
  403b40:	orr	w8, w8, w9
  403b44:	cset	w25, eq  // eq = none
  403b48:	tbz	w8, #0, 4044c0 <__fxstatat@plt+0x2920>
  403b4c:	ldp	w18, w17, [x29, #-52]
  403b50:	mov	w14, w21
  403b54:	mov	w15, w26
  403b58:	ldrb	w21, [x19, x22]
  403b5c:	cmp	w21, #0x7e
  403b60:	b.hi	403db4 <__fxstatat@plt+0x2214>  // b.pmore
  403b64:	adrp	x13, 40b000 <__fxstatat@plt+0x9460>
  403b68:	add	x13, x13, #0x28b
  403b6c:	adr	x12, 403b90 <__fxstatat@plt+0x1ff0>
  403b70:	ldrb	w9, [x13, x21]
  403b74:	add	x12, x12, x9, lsl #2
  403b78:	mov	w10, wzr
  403b7c:	mov	w8, wzr
  403b80:	mov	w26, #0x1                   	// #1
  403b84:	mov	w11, #0x6e                  	// #110
  403b88:	mov	w9, #0x61                  	// #97
  403b8c:	br	x12
  403b90:	ldur	w9, [x29, #-24]
  403b94:	tbnz	w9, #0, 403bb4 <__fxstatat@plt+0x2014>
  403b98:	ldur	x10, [x29, #-40]
  403b9c:	lsr	w9, w21, #5
  403ba0:	ldr	w9, [x10, w9, uxtw #2]
  403ba4:	lsr	w9, w9, w21
  403ba8:	tbz	w9, #0, 403bb4 <__fxstatat@plt+0x2014>
  403bac:	mov	w9, w21
  403bb0:	b	403bbc <__fxstatat@plt+0x201c>
  403bb4:	mov	w9, w21
  403bb8:	cbz	w25, 403df4 <__fxstatat@plt+0x2254>
  403bbc:	tbnz	w17, #0, 404480 <__fxstatat@plt+0x28e0>
  403bc0:	cmp	w20, #0x2
  403bc4:	cset	w8, ne  // ne = any
  403bc8:	orr	w8, w8, w15
  403bcc:	tbnz	w8, #0, 403c08 <__fxstatat@plt+0x2068>
  403bd0:	cmp	x27, x24
  403bd4:	b.cs	403c40 <__fxstatat@plt+0x20a0>  // b.hs, b.nlast
  403bd8:	mov	w8, #0x27                  	// #39
  403bdc:	strb	w8, [x28, x27]
  403be0:	add	x8, x27, #0x1
  403be4:	cmp	x8, x24
  403be8:	b.cc	403c4c <__fxstatat@plt+0x20ac>  // b.lo, b.ul, b.last
  403bec:	add	x8, x27, #0x2
  403bf0:	cmp	x8, x24
  403bf4:	b.cs	403c00 <__fxstatat@plt+0x2060>  // b.hs, b.nlast
  403bf8:	mov	w10, #0x27                  	// #39
  403bfc:	strb	w10, [x28, x8]
  403c00:	add	x27, x27, #0x3
  403c04:	mov	w15, #0x1                   	// #1
  403c08:	cmp	x27, x24
  403c0c:	b.cs	403c18 <__fxstatat@plt+0x2078>  // b.hs, b.nlast
  403c10:	mov	w8, #0x5c                  	// #92
  403c14:	strb	w8, [x28, x27]
  403c18:	add	x27, x27, #0x1
  403c1c:	cmp	x27, x24
  403c20:	b.cs	403c28 <__fxstatat@plt+0x2088>  // b.hs, b.nlast
  403c24:	strb	w9, [x28, x27]
  403c28:	add	x27, x27, #0x1
  403c2c:	and	w14, w14, w26
  403c30:	add	x22, x22, #0x1
  403c34:	cmn	x23, #0x1
  403c38:	b.ne	403aa8 <__fxstatat@plt+0x1f08>  // b.any
  403c3c:	b	403ab4 <__fxstatat@plt+0x1f14>
  403c40:	add	x8, x27, #0x1
  403c44:	cmp	x8, x24
  403c48:	b.cs	403bec <__fxstatat@plt+0x204c>  // b.hs, b.nlast
  403c4c:	mov	w10, #0x24                  	// #36
  403c50:	strb	w10, [x28, x8]
  403c54:	add	x8, x27, #0x2
  403c58:	cmp	x8, x24
  403c5c:	b.cc	403bf8 <__fxstatat@plt+0x2058>  // b.lo, b.ul, b.last
  403c60:	b	403c00 <__fxstatat@plt+0x2060>
  403c64:	cmp	x23, #0x1
  403c68:	b.eq	403c8c <__fxstatat@plt+0x20ec>  // b.none
  403c6c:	cmn	x23, #0x1
  403c70:	b.ne	403c90 <__fxstatat@plt+0x20f0>  // b.any
  403c74:	ldrb	w8, [x19, #1]
  403c78:	cbz	w8, 403c8c <__fxstatat@plt+0x20ec>
  403c7c:	mov	w8, wzr
  403c80:	mov	w26, wzr
  403c84:	mov	x23, #0xffffffffffffffff    	// #-1
  403c88:	b	403b90 <__fxstatat@plt+0x1ff0>
  403c8c:	cbz	x22, 403c9c <__fxstatat@plt+0x20fc>
  403c90:	mov	w8, wzr
  403c94:	mov	w26, wzr
  403c98:	b	403b90 <__fxstatat@plt+0x1ff0>
  403c9c:	mov	w10, #0x1                   	// #1
  403ca0:	cmp	w20, #0x2
  403ca4:	b.ne	403cac <__fxstatat@plt+0x210c>  // b.any
  403ca8:	tbnz	w17, #0, 404480 <__fxstatat@plt+0x28e0>
  403cac:	mov	w8, wzr
  403cb0:	mov	w26, w10
  403cb4:	b	403b90 <__fxstatat@plt+0x1ff0>
  403cb8:	cmp	w20, #0x2
  403cbc:	b.ne	403ddc <__fxstatat@plt+0x223c>  // b.any
  403cc0:	tbz	w17, #0, 403de8 <__fxstatat@plt+0x2248>
  403cc4:	b	404480 <__fxstatat@plt+0x28e0>
  403cc8:	mov	w9, #0x66                  	// #102
  403ccc:	b	403e38 <__fxstatat@plt+0x2298>
  403cd0:	mov	w11, #0x74                  	// #116
  403cd4:	b	403ce4 <__fxstatat@plt+0x2144>
  403cd8:	mov	w9, #0x62                  	// #98
  403cdc:	b	403e38 <__fxstatat@plt+0x2298>
  403ce0:	mov	w11, #0x72                  	// #114
  403ce4:	ldr	w8, [sp, #92]
  403ce8:	mov	w9, w11
  403cec:	tbnz	w8, #0, 403e38 <__fxstatat@plt+0x2298>
  403cf0:	b	404480 <__fxstatat@plt+0x28e0>
  403cf4:	ldur	w8, [x29, #-72]
  403cf8:	tbz	w8, #0, 403e4c <__fxstatat@plt+0x22ac>
  403cfc:	cmp	w20, #0x2
  403d00:	tbnz	w17, #0, 404590 <__fxstatat@plt+0x29f0>
  403d04:	cset	w8, ne  // ne = any
  403d08:	orr	w8, w8, w15
  403d0c:	tbz	w8, #0, 404020 <__fxstatat@plt+0x2480>
  403d10:	mov	x8, x27
  403d14:	cmp	x8, x24
  403d18:	b.cc	404060 <__fxstatat@plt+0x24c0>  // b.lo, b.ul, b.last
  403d1c:	b	404068 <__fxstatat@plt+0x24c8>
  403d20:	cmp	w20, #0x5
  403d24:	b.eq	403f80 <__fxstatat@plt+0x23e0>  // b.none
  403d28:	cmp	w20, #0x2
  403d2c:	b.ne	404010 <__fxstatat@plt+0x2470>  // b.any
  403d30:	tbz	w17, #0, 404010 <__fxstatat@plt+0x2470>
  403d34:	b	404480 <__fxstatat@plt+0x28e0>
  403d38:	mov	w9, #0x76                  	// #118
  403d3c:	b	403e38 <__fxstatat@plt+0x2298>
  403d40:	cmp	w20, #0x2
  403d44:	b.ne	403e5c <__fxstatat@plt+0x22bc>  // b.any
  403d48:	tbnz	w17, #0, 404480 <__fxstatat@plt+0x28e0>
  403d4c:	ldr	x10, [sp, #72]
  403d50:	cmp	x24, #0x0
  403d54:	cset	w8, eq  // eq = none
  403d58:	cmp	x10, #0x0
  403d5c:	cset	w9, ne  // ne = any
  403d60:	orr	w8, w9, w8
  403d64:	cmp	w8, #0x0
  403d68:	csel	x10, x10, x24, ne  // ne = any
  403d6c:	csel	x24, x24, xzr, ne  // ne = any
  403d70:	cmp	x27, x24
  403d74:	str	x10, [sp, #72]
  403d78:	b.cs	403f5c <__fxstatat@plt+0x23bc>  // b.hs, b.nlast
  403d7c:	mov	w8, #0x27                  	// #39
  403d80:	strb	w8, [x28, x27]
  403d84:	add	x8, x27, #0x1
  403d88:	cmp	x8, x24
  403d8c:	b.cc	403f68 <__fxstatat@plt+0x23c8>  // b.lo, b.ul, b.last
  403d90:	add	x8, x27, #0x2
  403d94:	cmp	x8, x24
  403d98:	b.cs	403da4 <__fxstatat@plt+0x2204>  // b.hs, b.nlast
  403d9c:	mov	w9, #0x27                  	// #39
  403da0:	strb	w9, [x28, x8]
  403da4:	mov	w15, wzr
  403da8:	mov	w8, wzr
  403dac:	add	x27, x27, #0x3
  403db0:	b	403e60 <__fxstatat@plt+0x22c0>
  403db4:	ldr	x8, [sp, #32]
  403db8:	stp	w15, w14, [sp, #24]
  403dbc:	cmp	x8, #0x1
  403dc0:	b.ne	403e74 <__fxstatat@plt+0x22d4>  // b.any
  403dc4:	bl	401a20 <__ctype_b_loc@plt>
  403dc8:	ldr	x8, [x0]
  403dcc:	mov	w20, #0x1                   	// #1
  403dd0:	ldrh	w8, [x8, x21, lsl #1]
  403dd4:	ubfx	w26, w8, #14, #1
  403dd8:	b	4041d0 <__fxstatat@plt+0x2630>
  403ddc:	ldr	w8, [sp, #64]
  403de0:	mov	w9, #0x5c                  	// #92
  403de4:	tbz	w8, #0, 403e38 <__fxstatat@plt+0x2298>
  403de8:	mov	w8, wzr
  403dec:	mov	w26, wzr
  403df0:	mov	w21, #0x5c                  	// #92
  403df4:	tbnz	w8, #0, 403e28 <__fxstatat@plt+0x2288>
  403df8:	tbz	w15, #0, 403e28 <__fxstatat@plt+0x2288>
  403dfc:	cmp	x27, x24
  403e00:	b.cs	403e0c <__fxstatat@plt+0x226c>  // b.hs, b.nlast
  403e04:	mov	w8, #0x27                  	// #39
  403e08:	strb	w8, [x28, x27]
  403e0c:	add	x8, x27, #0x1
  403e10:	cmp	x8, x24
  403e14:	b.cs	403e20 <__fxstatat@plt+0x2280>  // b.hs, b.nlast
  403e18:	mov	w9, #0x27                  	// #39
  403e1c:	strb	w9, [x28, x8]
  403e20:	mov	w15, wzr
  403e24:	add	x27, x27, #0x2
  403e28:	mov	w9, w21
  403e2c:	cmp	x27, x24
  403e30:	b.cc	403c24 <__fxstatat@plt+0x2084>  // b.lo, b.ul, b.last
  403e34:	b	403c28 <__fxstatat@plt+0x2088>
  403e38:	ldur	w10, [x29, #-72]
  403e3c:	mov	w8, wzr
  403e40:	mov	w26, wzr
  403e44:	tbz	w10, #0, 403b90 <__fxstatat@plt+0x1ff0>
  403e48:	b	403bbc <__fxstatat@plt+0x201c>
  403e4c:	ldr	w8, [sp, #88]
  403e50:	tbnz	w8, #0, 403c30 <__fxstatat@plt+0x2090>
  403e54:	mov	w21, wzr
  403e58:	b	403c90 <__fxstatat@plt+0x20f0>
  403e5c:	mov	w8, wzr
  403e60:	mov	w9, #0x1                   	// #1
  403e64:	mov	w21, #0x27                  	// #39
  403e68:	str	w9, [sp, #84]
  403e6c:	mov	w26, #0x1                   	// #1
  403e70:	b	403b90 <__fxstatat@plt+0x1ff0>
  403e74:	cmn	x23, #0x1
  403e78:	stur	xzr, [x29, #-16]
  403e7c:	b.eq	4040f4 <__fxstatat@plt+0x2554>  // b.none
  403e80:	ldr	w8, [sp, #60]
  403e84:	stp	x23, x19, [sp, #40]
  403e88:	tbz	w8, #0, 40410c <__fxstatat@plt+0x256c>
  403e8c:	ldur	x8, [x29, #-80]
  403e90:	mov	x20, xzr
  403e94:	mov	w26, #0x1                   	// #1
  403e98:	add	x8, x8, x22
  403e9c:	str	x8, [sp, #16]
  403ea0:	b	403ecc <__fxstatat@plt+0x232c>
  403ea4:	ldur	w0, [x29, #-20]
  403ea8:	bl	401b20 <iswprint@plt>
  403eac:	cmp	w0, #0x0
  403eb0:	cset	w8, ne  // ne = any
  403eb4:	sub	x0, x29, #0x10
  403eb8:	and	w26, w26, w8
  403ebc:	add	x20, x23, x20
  403ec0:	bl	4019c0 <mbsinit@plt>
  403ec4:	ldr	x23, [sp, #40]
  403ec8:	cbnz	w0, 4041cc <__fxstatat@plt+0x262c>
  403ecc:	ldr	x8, [sp, #48]
  403ed0:	mov	x19, x28
  403ed4:	add	x28, x20, x22
  403ed8:	sub	x2, x23, x28
  403edc:	add	x1, x8, x28
  403ee0:	sub	x0, x29, #0x14
  403ee4:	sub	x3, x29, #0x10
  403ee8:	bl	408418 <__fxstatat@plt+0x6878>
  403eec:	cmn	x0, #0x2
  403ef0:	b.eq	40418c <__fxstatat@plt+0x25ec>  // b.none
  403ef4:	mov	x23, x0
  403ef8:	cmn	x0, #0x1
  403efc:	b.eq	40417c <__fxstatat@plt+0x25dc>  // b.none
  403f00:	mov	x28, x19
  403f04:	cbz	x23, 404184 <__fxstatat@plt+0x25e4>
  403f08:	ldr	x19, [sp, #48]
  403f0c:	cmp	x23, #0x2
  403f10:	b.cc	403ea4 <__fxstatat@plt+0x2304>  // b.lo, b.ul, b.last
  403f14:	ldr	x9, [sp, #16]
  403f18:	sub	x8, x23, #0x1
  403f1c:	add	x9, x9, x20
  403f20:	b	403f30 <__fxstatat@plt+0x2390>
  403f24:	subs	x8, x8, #0x1
  403f28:	add	x9, x9, #0x1
  403f2c:	b.eq	403ea4 <__fxstatat@plt+0x2304>  // b.none
  403f30:	ldrb	w10, [x9]
  403f34:	sub	w10, w10, #0x5b
  403f38:	cmp	w10, #0x21
  403f3c:	b.hi	403f24 <__fxstatat@plt+0x2384>  // b.pmore
  403f40:	mov	w11, #0x1                   	// #1
  403f44:	lsl	x10, x11, x10
  403f48:	mov	x11, #0x2b                  	// #43
  403f4c:	movk	x11, #0x2, lsl #32
  403f50:	tst	x10, x11
  403f54:	b.eq	403f24 <__fxstatat@plt+0x2384>  // b.none
  403f58:	b	4044a8 <__fxstatat@plt+0x2908>
  403f5c:	add	x8, x27, #0x1
  403f60:	cmp	x8, x24
  403f64:	b.cs	403d90 <__fxstatat@plt+0x21f0>  // b.hs, b.nlast
  403f68:	mov	w9, #0x5c                  	// #92
  403f6c:	strb	w9, [x28, x8]
  403f70:	add	x8, x27, #0x2
  403f74:	cmp	x8, x24
  403f78:	b.cc	403d9c <__fxstatat@plt+0x21fc>  // b.lo, b.ul, b.last
  403f7c:	b	403da4 <__fxstatat@plt+0x2204>
  403f80:	ldr	w8, [sp, #88]
  403f84:	tbz	w8, #2, 404010 <__fxstatat@plt+0x2470>
  403f88:	add	x9, x22, #0x2
  403f8c:	cmp	x9, x23
  403f90:	b.cs	404010 <__fxstatat@plt+0x2470>  // b.hs, b.nlast
  403f94:	add	x8, x22, x19
  403f98:	ldrb	w8, [x8, #1]
  403f9c:	cmp	w8, #0x3f
  403fa0:	b.ne	404010 <__fxstatat@plt+0x2470>  // b.any
  403fa4:	ldrb	w21, [x19, x9]
  403fa8:	mov	w8, wzr
  403fac:	cmp	w21, #0x3e
  403fb0:	b.hi	4043ec <__fxstatat@plt+0x284c>  // b.pmore
  403fb4:	mov	w10, #0x1                   	// #1
  403fb8:	mov	x11, #0xa38200000000        	// #179778741075968
  403fbc:	lsl	x10, x10, x21
  403fc0:	movk	x11, #0x7000, lsl #48
  403fc4:	tst	x10, x11
  403fc8:	b.eq	4043ec <__fxstatat@plt+0x284c>  // b.none
  403fcc:	tbnz	w17, #0, 404480 <__fxstatat@plt+0x28e0>
  403fd0:	cmp	x27, x24
  403fd4:	b.cs	4043a4 <__fxstatat@plt+0x2804>  // b.hs, b.nlast
  403fd8:	mov	w8, #0x3f                  	// #63
  403fdc:	strb	w8, [x28, x27]
  403fe0:	add	x8, x27, #0x1
  403fe4:	cmp	x8, x24
  403fe8:	b.cc	4043b0 <__fxstatat@plt+0x2810>  // b.lo, b.ul, b.last
  403fec:	add	x8, x27, #0x2
  403ff0:	cmp	x8, x24
  403ff4:	b.cs	4043c4 <__fxstatat@plt+0x2824>  // b.hs, b.nlast
  403ff8:	mov	w10, #0x22                  	// #34
  403ffc:	strb	w10, [x28, x8]
  404000:	add	x8, x27, #0x3
  404004:	cmp	x8, x24
  404008:	b.cc	4043d0 <__fxstatat@plt+0x2830>  // b.lo, b.ul, b.last
  40400c:	b	4043d8 <__fxstatat@plt+0x2838>
  404010:	mov	w8, wzr
  404014:	mov	w26, wzr
  404018:	mov	w21, #0x3f                  	// #63
  40401c:	b	403b90 <__fxstatat@plt+0x1ff0>
  404020:	cmp	x27, x24
  404024:	b.cs	4040d0 <__fxstatat@plt+0x2530>  // b.hs, b.nlast
  404028:	mov	w8, #0x27                  	// #39
  40402c:	strb	w8, [x28, x27]
  404030:	add	x8, x27, #0x1
  404034:	cmp	x8, x24
  404038:	b.cc	4040dc <__fxstatat@plt+0x253c>  // b.lo, b.ul, b.last
  40403c:	add	x8, x27, #0x2
  404040:	cmp	x8, x24
  404044:	b.cs	404050 <__fxstatat@plt+0x24b0>  // b.hs, b.nlast
  404048:	mov	w9, #0x27                  	// #39
  40404c:	strb	w9, [x28, x8]
  404050:	add	x8, x27, #0x3
  404054:	mov	w15, #0x1                   	// #1
  404058:	cmp	x8, x24
  40405c:	b.cs	404068 <__fxstatat@plt+0x24c8>  // b.hs, b.nlast
  404060:	mov	w9, #0x5c                  	// #92
  404064:	strb	w9, [x28, x8]
  404068:	cmp	w20, #0x2
  40406c:	add	x27, x8, #0x1
  404070:	b.eq	4040c0 <__fxstatat@plt+0x2520>  // b.none
  404074:	add	x9, x22, #0x1
  404078:	cmp	x9, x23
  40407c:	b.cs	4040c0 <__fxstatat@plt+0x2520>  // b.hs, b.nlast
  404080:	ldrb	w9, [x19, x9]
  404084:	sub	w9, w9, #0x30
  404088:	cmp	w9, #0x9
  40408c:	b.hi	4040c0 <__fxstatat@plt+0x2520>  // b.pmore
  404090:	cmp	x27, x24
  404094:	b.cs	4040a0 <__fxstatat@plt+0x2500>  // b.hs, b.nlast
  404098:	mov	w9, #0x30                  	// #48
  40409c:	strb	w9, [x28, x27]
  4040a0:	add	x9, x8, #0x2
  4040a4:	cmp	x9, x24
  4040a8:	b.cs	4040b4 <__fxstatat@plt+0x2514>  // b.hs, b.nlast
  4040ac:	mov	w10, #0x30                  	// #48
  4040b0:	strb	w10, [x28, x9]
  4040b4:	mov	w26, wzr
  4040b8:	add	x27, x8, #0x3
  4040bc:	b	4040c4 <__fxstatat@plt+0x2524>
  4040c0:	mov	w26, wzr
  4040c4:	mov	w8, #0x1                   	// #1
  4040c8:	mov	w21, #0x30                  	// #48
  4040cc:	b	403b90 <__fxstatat@plt+0x1ff0>
  4040d0:	add	x8, x27, #0x1
  4040d4:	cmp	x8, x24
  4040d8:	b.cs	40403c <__fxstatat@plt+0x249c>  // b.hs, b.nlast
  4040dc:	mov	w9, #0x24                  	// #36
  4040e0:	strb	w9, [x28, x8]
  4040e4:	add	x8, x27, #0x2
  4040e8:	cmp	x8, x24
  4040ec:	b.cc	404048 <__fxstatat@plt+0x24a8>  // b.lo, b.ul, b.last
  4040f0:	b	404050 <__fxstatat@plt+0x24b0>
  4040f4:	mov	x0, x19
  4040f8:	bl	4017b0 <strlen@plt>
  4040fc:	mov	x23, x0
  404100:	ldr	w8, [sp, #60]
  404104:	stp	x23, x19, [sp, #40]
  404108:	tbnz	w8, #0, 403e8c <__fxstatat@plt+0x22ec>
  40410c:	mov	x20, xzr
  404110:	mov	w26, #0x1                   	// #1
  404114:	ldr	x8, [sp, #48]
  404118:	mov	x19, x28
  40411c:	add	x28, x20, x22
  404120:	sub	x2, x23, x28
  404124:	add	x1, x8, x28
  404128:	sub	x0, x29, #0x14
  40412c:	sub	x3, x29, #0x10
  404130:	bl	408418 <__fxstatat@plt+0x6878>
  404134:	cmn	x0, #0x2
  404138:	b.eq	40418c <__fxstatat@plt+0x25ec>  // b.none
  40413c:	mov	x23, x0
  404140:	cmn	x0, #0x1
  404144:	b.eq	40417c <__fxstatat@plt+0x25dc>  // b.none
  404148:	mov	x28, x19
  40414c:	cbz	x23, 404184 <__fxstatat@plt+0x25e4>
  404150:	ldur	w0, [x29, #-20]
  404154:	bl	401b20 <iswprint@plt>
  404158:	cmp	w0, #0x0
  40415c:	cset	w8, ne  // ne = any
  404160:	sub	x0, x29, #0x10
  404164:	and	w26, w26, w8
  404168:	add	x20, x23, x20
  40416c:	bl	4019c0 <mbsinit@plt>
  404170:	ldr	x23, [sp, #40]
  404174:	cbz	w0, 404114 <__fxstatat@plt+0x2574>
  404178:	b	4041cc <__fxstatat@plt+0x262c>
  40417c:	mov	w26, wzr
  404180:	mov	x28, x19
  404184:	ldr	x23, [sp, #40]
  404188:	b	4041cc <__fxstatat@plt+0x262c>
  40418c:	ldr	x23, [sp, #40]
  404190:	cmp	x28, x23
  404194:	b.cs	4041c4 <__fxstatat@plt+0x2624>  // b.hs, b.nlast
  404198:	sub	x8, x23, x22
  40419c:	ldr	x9, [sp, #48]
  4041a0:	ldrb	w9, [x9, x28]
  4041a4:	cbz	w9, 4041c4 <__fxstatat@plt+0x2624>
  4041a8:	add	x20, x20, #0x1
  4041ac:	add	x28, x20, x22
  4041b0:	cmp	x28, x23
  4041b4:	b.cc	40419c <__fxstatat@plt+0x25fc>  // b.lo, b.ul, b.last
  4041b8:	mov	w26, wzr
  4041bc:	mov	x20, x8
  4041c0:	b	4041c8 <__fxstatat@plt+0x2628>
  4041c4:	mov	w26, wzr
  4041c8:	mov	x28, x19
  4041cc:	ldr	x19, [sp, #48]
  4041d0:	ldr	w8, [sp, #68]
  4041d4:	ldp	w15, w14, [sp, #24]
  4041d8:	ldp	w18, w17, [x29, #-52]
  4041dc:	cmp	x20, #0x1
  4041e0:	orr	w8, w26, w8
  4041e4:	b.hi	4041f8 <__fxstatat@plt+0x2658>  // b.pmore
  4041e8:	tbz	w8, #0, 4041f8 <__fxstatat@plt+0x2658>
  4041ec:	ldur	w20, [x29, #-44]
  4041f0:	mov	w8, wzr
  4041f4:	b	403b90 <__fxstatat@plt+0x1ff0>
  4041f8:	add	x9, x20, x22
  4041fc:	ldur	w20, [x29, #-44]
  404200:	mov	w10, wzr
  404204:	b	404218 <__fxstatat@plt+0x2678>
  404208:	ldur	x12, [x29, #-80]
  40420c:	add	x27, x27, #0x1
  404210:	ldrb	w21, [x12, x22]
  404214:	mov	x22, x11
  404218:	tbz	w8, #0, 404248 <__fxstatat@plt+0x26a8>
  40421c:	tbz	w25, #0, 4042b4 <__fxstatat@plt+0x2714>
  404220:	cmp	x27, x24
  404224:	b.cs	404230 <__fxstatat@plt+0x2690>  // b.hs, b.nlast
  404228:	mov	w11, #0x5c                  	// #92
  40422c:	strb	w11, [x28, x27]
  404230:	mov	w25, wzr
  404234:	add	x27, x27, #0x1
  404238:	add	x11, x22, #0x1
  40423c:	cmp	x9, x11
  404240:	b.hi	4042c4 <__fxstatat@plt+0x2724>  // b.pmore
  404244:	b	404398 <__fxstatat@plt+0x27f8>
  404248:	tbnz	w17, #0, 404480 <__fxstatat@plt+0x28e0>
  40424c:	cmp	w20, #0x2
  404250:	cset	w10, ne  // ne = any
  404254:	orr	w10, w10, w15
  404258:	tbz	w10, #0, 40430c <__fxstatat@plt+0x276c>
  40425c:	cmp	x27, x24
  404260:	b.cs	40434c <__fxstatat@plt+0x27ac>  // b.hs, b.nlast
  404264:	mov	w10, #0x5c                  	// #92
  404268:	strb	w10, [x28, x27]
  40426c:	add	x10, x27, #0x1
  404270:	cmp	x10, x24
  404274:	b.cc	404358 <__fxstatat@plt+0x27b8>  // b.lo, b.ul, b.last
  404278:	add	x10, x27, #0x2
  40427c:	cmp	x10, x24
  404280:	b.cs	404290 <__fxstatat@plt+0x26f0>  // b.hs, b.nlast
  404284:	mov	w11, #0x30                  	// #48
  404288:	bfxil	w11, w21, #3, #3
  40428c:	strb	w11, [x28, x10]
  404290:	mov	w11, #0x30                  	// #48
  404294:	bfxil	w11, w21, #0, #3
  404298:	add	x27, x27, #0x3
  40429c:	mov	w10, #0x1                   	// #1
  4042a0:	mov	w21, w11
  4042a4:	add	x11, x22, #0x1
  4042a8:	cmp	x9, x11
  4042ac:	b.hi	4042c4 <__fxstatat@plt+0x2724>  // b.pmore
  4042b0:	b	404398 <__fxstatat@plt+0x27f8>
  4042b4:	mov	w25, wzr
  4042b8:	add	x11, x22, #0x1
  4042bc:	cmp	x9, x11
  4042c0:	b.ls	404398 <__fxstatat@plt+0x27f8>  // b.plast
  4042c4:	and	w12, w10, #0x1
  4042c8:	orn	w12, w12, w15
  4042cc:	tbnz	w12, #0, 4042fc <__fxstatat@plt+0x275c>
  4042d0:	cmp	x27, x24
  4042d4:	b.cs	4042e0 <__fxstatat@plt+0x2740>  // b.hs, b.nlast
  4042d8:	mov	w12, #0x27                  	// #39
  4042dc:	strb	w12, [x28, x27]
  4042e0:	add	x12, x27, #0x1
  4042e4:	cmp	x12, x24
  4042e8:	b.cs	4042f4 <__fxstatat@plt+0x2754>  // b.hs, b.nlast
  4042ec:	mov	w13, #0x27                  	// #39
  4042f0:	strb	w13, [x28, x12]
  4042f4:	mov	w15, wzr
  4042f8:	add	x27, x27, #0x2
  4042fc:	cmp	x27, x24
  404300:	b.cs	404208 <__fxstatat@plt+0x2668>  // b.hs, b.nlast
  404304:	strb	w21, [x28, x27]
  404308:	b	404208 <__fxstatat@plt+0x2668>
  40430c:	cmp	x27, x24
  404310:	b.cs	404374 <__fxstatat@plt+0x27d4>  // b.hs, b.nlast
  404314:	mov	w10, #0x27                  	// #39
  404318:	strb	w10, [x28, x27]
  40431c:	add	x10, x27, #0x1
  404320:	cmp	x10, x24
  404324:	b.cc	404380 <__fxstatat@plt+0x27e0>  // b.lo, b.ul, b.last
  404328:	add	x10, x27, #0x2
  40432c:	cmp	x10, x24
  404330:	b.cs	40433c <__fxstatat@plt+0x279c>  // b.hs, b.nlast
  404334:	mov	w11, #0x27                  	// #39
  404338:	strb	w11, [x28, x10]
  40433c:	add	x27, x27, #0x3
  404340:	mov	w15, #0x1                   	// #1
  404344:	cmp	x27, x24
  404348:	b.cc	404264 <__fxstatat@plt+0x26c4>  // b.lo, b.ul, b.last
  40434c:	add	x10, x27, #0x1
  404350:	cmp	x10, x24
  404354:	b.cs	404278 <__fxstatat@plt+0x26d8>  // b.hs, b.nlast
  404358:	mov	w11, #0x30                  	// #48
  40435c:	bfxil	w11, w21, #6, #2
  404360:	strb	w11, [x28, x10]
  404364:	add	x10, x27, #0x2
  404368:	cmp	x10, x24
  40436c:	b.cc	404284 <__fxstatat@plt+0x26e4>  // b.lo, b.ul, b.last
  404370:	b	404290 <__fxstatat@plt+0x26f0>
  404374:	add	x10, x27, #0x1
  404378:	cmp	x10, x24
  40437c:	b.cs	404328 <__fxstatat@plt+0x2788>  // b.hs, b.nlast
  404380:	mov	w11, #0x24                  	// #36
  404384:	strb	w11, [x28, x10]
  404388:	add	x10, x27, #0x2
  40438c:	cmp	x10, x24
  404390:	b.cc	404334 <__fxstatat@plt+0x2794>  // b.lo, b.ul, b.last
  404394:	b	40433c <__fxstatat@plt+0x279c>
  404398:	and	w8, w10, #0x1
  40439c:	tbz	w8, #0, 403df8 <__fxstatat@plt+0x2258>
  4043a0:	b	403e28 <__fxstatat@plt+0x2288>
  4043a4:	add	x8, x27, #0x1
  4043a8:	cmp	x8, x24
  4043ac:	b.cs	403fec <__fxstatat@plt+0x244c>  // b.hs, b.nlast
  4043b0:	mov	w10, #0x22                  	// #34
  4043b4:	strb	w10, [x28, x8]
  4043b8:	add	x8, x27, #0x2
  4043bc:	cmp	x8, x24
  4043c0:	b.cc	403ff8 <__fxstatat@plt+0x2458>  // b.lo, b.ul, b.last
  4043c4:	add	x8, x27, #0x3
  4043c8:	cmp	x8, x24
  4043cc:	b.cs	4043d8 <__fxstatat@plt+0x2838>  // b.hs, b.nlast
  4043d0:	mov	w10, #0x3f                  	// #63
  4043d4:	strb	w10, [x28, x8]
  4043d8:	mov	w8, wzr
  4043dc:	mov	w26, wzr
  4043e0:	add	x27, x27, #0x4
  4043e4:	mov	x22, x9
  4043e8:	b	403b90 <__fxstatat@plt+0x1ff0>
  4043ec:	mov	w21, #0x3f                  	// #63
  4043f0:	mov	w26, w8
  4043f4:	b	403b90 <__fxstatat@plt+0x1ff0>
  4043f8:	mov	x23, x22
  4043fc:	b	404404 <__fxstatat@plt+0x2864>
  404400:	mov	x23, #0xffffffffffffffff    	// #-1
  404404:	cmp	w20, #0x2
  404408:	cset	w8, eq  // eq = none
  40440c:	cmp	x27, #0x0
  404410:	cset	w9, eq  // eq = none
  404414:	and	w8, w8, w9
  404418:	and	w8, w17, w8
  40441c:	tbnz	w8, #0, 404480 <__fxstatat@plt+0x28e0>
  404420:	cmp	w20, #0x2
  404424:	cset	w8, ne  // ne = any
  404428:	orr	w8, w17, w8
  40442c:	tbnz	w8, #0, 404548 <__fxstatat@plt+0x29a8>
  404430:	ldr	w8, [sp, #84]
  404434:	eor	w8, w8, #0x1
  404438:	tbnz	w8, #0, 404548 <__fxstatat@plt+0x29a8>
  40443c:	mov	x22, x23
  404440:	tbnz	w14, #0, 404518 <__fxstatat@plt+0x2978>
  404444:	ldr	x23, [sp, #72]
  404448:	mov	w21, wzr
  40444c:	cbz	x23, 404544 <__fxstatat@plt+0x29a4>
  404450:	ldur	w8, [x29, #-72]
  404454:	mov	w20, #0x2                   	// #2
  404458:	mov	w14, w21
  40445c:	mov	w17, w21
  404460:	cbz	x24, 40366c <__fxstatat@plt+0x1acc>
  404464:	b	404548 <__fxstatat@plt+0x29a8>
  404468:	adrp	x20, 40b000 <__fxstatat@plt+0x9460>
  40446c:	add	x20, x20, #0x3ea
  404470:	b	4038a0 <__fxstatat@plt+0x1d00>
  404474:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  404478:	add	x8, x8, #0x3ee
  40447c:	b	403934 <__fxstatat@plt+0x1d94>
  404480:	ldur	w8, [x29, #-72]
  404484:	ldr	x7, [sp, #96]
  404488:	mov	w9, #0x4                   	// #4
  40448c:	tst	w8, #0x1
  404490:	mov	w8, #0x2                   	// #2
  404494:	csel	w8, w9, w8, ne  // ne = any
  404498:	cmp	w20, #0x2
  40449c:	b.ne	4044c4 <__fxstatat@plt+0x2924>  // b.any
  4044a0:	mov	w20, w8
  4044a4:	b	4044c4 <__fxstatat@plt+0x2924>
  4044a8:	ldur	w8, [x29, #-72]
  4044ac:	ldr	x23, [sp, #40]
  4044b0:	mov	w9, #0x4                   	// #4
  4044b4:	tst	w8, #0x1
  4044b8:	mov	w8, #0x2                   	// #2
  4044bc:	csel	w20, w9, w8, ne  // ne = any
  4044c0:	ldr	x7, [sp, #96]
  4044c4:	ldr	w8, [sp, #88]
  4044c8:	mov	x0, x28
  4044cc:	mov	x1, x24
  4044d0:	mov	x2, x19
  4044d4:	and	w5, w8, #0xfffffffd
  4044d8:	ldur	x8, [x29, #-88]
  4044dc:	mov	x3, x23
  4044e0:	mov	w4, w20
  4044e4:	mov	x6, xzr
  4044e8:	str	x8, [sp]
  4044ec:	bl	4035f0 <__fxstatat@plt+0x1a50>
  4044f0:	mov	x27, x0
  4044f4:	mov	x0, x27
  4044f8:	ldp	x20, x19, [sp, #272]
  4044fc:	ldp	x22, x21, [sp, #256]
  404500:	ldp	x24, x23, [sp, #240]
  404504:	ldp	x26, x25, [sp, #224]
  404508:	ldp	x28, x27, [sp, #208]
  40450c:	ldp	x29, x30, [sp, #192]
  404510:	add	sp, sp, #0x120
  404514:	ret
  404518:	ldur	x8, [x29, #-88]
  40451c:	ldr	x1, [sp, #72]
  404520:	ldr	w5, [sp, #88]
  404524:	ldur	x6, [x29, #-40]
  404528:	ldr	x7, [sp, #96]
  40452c:	mov	w4, #0x5                   	// #5
  404530:	str	x8, [sp]
  404534:	mov	x0, x28
  404538:	mov	x2, x19
  40453c:	mov	x3, x22
  404540:	b	4044ec <__fxstatat@plt+0x294c>
  404544:	mov	w17, w21
  404548:	ldur	x8, [x29, #-64]
  40454c:	cbz	x8, 404580 <__fxstatat@plt+0x29e0>
  404550:	tbnz	w17, #0, 404580 <__fxstatat@plt+0x29e0>
  404554:	ldrb	w9, [x8]
  404558:	cbz	w9, 404580 <__fxstatat@plt+0x29e0>
  40455c:	add	x8, x8, #0x1
  404560:	b	404570 <__fxstatat@plt+0x29d0>
  404564:	ldrb	w9, [x8], #1
  404568:	add	x27, x27, #0x1
  40456c:	cbz	w9, 404580 <__fxstatat@plt+0x29e0>
  404570:	cmp	x27, x24
  404574:	b.cs	404564 <__fxstatat@plt+0x29c4>  // b.hs, b.nlast
  404578:	strb	w9, [x28, x27]
  40457c:	b	404564 <__fxstatat@plt+0x29c4>
  404580:	cmp	x27, x24
  404584:	b.cs	4044f4 <__fxstatat@plt+0x2954>  // b.hs, b.nlast
  404588:	strb	wzr, [x28, x27]
  40458c:	b	4044f4 <__fxstatat@plt+0x2954>
  404590:	b.ne	4044c0 <__fxstatat@plt+0x2920>  // b.any
  404594:	mov	w20, #0x4                   	// #4
  404598:	b	4044c0 <__fxstatat@plt+0x2920>
  40459c:	bl	4019b0 <abort@plt>
  4045a0:	sub	sp, sp, #0x60
  4045a4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4045a8:	add	x8, x8, #0x308
  4045ac:	cmp	x2, #0x0
  4045b0:	stp	x29, x30, [sp, #16]
  4045b4:	stp	x26, x25, [sp, #32]
  4045b8:	stp	x24, x23, [sp, #48]
  4045bc:	stp	x22, x21, [sp, #64]
  4045c0:	stp	x20, x19, [sp, #80]
  4045c4:	add	x29, sp, #0x10
  4045c8:	mov	x19, x1
  4045cc:	mov	x20, x0
  4045d0:	csel	x25, x8, x2, eq  // eq = none
  4045d4:	bl	401b50 <__errno_location@plt>
  4045d8:	ldp	w4, w8, [x25]
  4045dc:	ldp	x7, x9, [x25, #40]
  4045e0:	ldr	w26, [x0]
  4045e4:	add	x23, x25, #0x8
  4045e8:	orr	w22, w8, #0x1
  4045ec:	mov	x21, x0
  4045f0:	mov	x0, xzr
  4045f4:	mov	x1, xzr
  4045f8:	mov	x2, x20
  4045fc:	mov	x3, x19
  404600:	mov	w5, w22
  404604:	mov	x6, x23
  404608:	str	x9, [sp]
  40460c:	bl	4035f0 <__fxstatat@plt+0x1a50>
  404610:	add	x24, x0, #0x1
  404614:	mov	x0, x24
  404618:	bl	405a20 <__fxstatat@plt+0x3e80>
  40461c:	ldr	w4, [x25]
  404620:	ldp	x7, x8, [x25, #40]
  404624:	mov	x1, x24
  404628:	mov	x2, x20
  40462c:	mov	x3, x19
  404630:	mov	w5, w22
  404634:	mov	x6, x23
  404638:	mov	x25, x0
  40463c:	str	x8, [sp]
  404640:	bl	4035f0 <__fxstatat@plt+0x1a50>
  404644:	str	w26, [x21]
  404648:	mov	x0, x25
  40464c:	ldp	x20, x19, [sp, #80]
  404650:	ldp	x22, x21, [sp, #64]
  404654:	ldp	x24, x23, [sp, #48]
  404658:	ldp	x26, x25, [sp, #32]
  40465c:	ldp	x29, x30, [sp, #16]
  404660:	add	sp, sp, #0x60
  404664:	ret
  404668:	sub	sp, sp, #0x70
  40466c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  404670:	add	x8, x8, #0x308
  404674:	cmp	x3, #0x0
  404678:	stp	x29, x30, [sp, #16]
  40467c:	stp	x28, x27, [sp, #32]
  404680:	stp	x26, x25, [sp, #48]
  404684:	stp	x24, x23, [sp, #64]
  404688:	stp	x22, x21, [sp, #80]
  40468c:	stp	x20, x19, [sp, #96]
  404690:	add	x29, sp, #0x10
  404694:	mov	x19, x2
  404698:	mov	x22, x1
  40469c:	mov	x23, x0
  4046a0:	csel	x21, x8, x3, eq  // eq = none
  4046a4:	bl	401b50 <__errno_location@plt>
  4046a8:	ldp	w4, w8, [x21]
  4046ac:	cmp	x19, #0x0
  4046b0:	ldp	x7, x9, [x21, #40]
  4046b4:	ldr	w28, [x0]
  4046b8:	cset	w10, eq  // eq = none
  4046bc:	orr	w25, w8, w10
  4046c0:	add	x26, x21, #0x8
  4046c4:	mov	x24, x0
  4046c8:	mov	x0, xzr
  4046cc:	mov	x1, xzr
  4046d0:	mov	x2, x23
  4046d4:	mov	x3, x22
  4046d8:	mov	w5, w25
  4046dc:	mov	x6, x26
  4046e0:	str	x9, [sp]
  4046e4:	bl	4035f0 <__fxstatat@plt+0x1a50>
  4046e8:	add	x27, x0, #0x1
  4046ec:	mov	x20, x0
  4046f0:	mov	x0, x27
  4046f4:	bl	405a20 <__fxstatat@plt+0x3e80>
  4046f8:	ldr	w4, [x21]
  4046fc:	ldp	x7, x8, [x21, #40]
  404700:	mov	x1, x27
  404704:	mov	x2, x23
  404708:	mov	x3, x22
  40470c:	mov	w5, w25
  404710:	mov	x6, x26
  404714:	mov	x21, x0
  404718:	str	x8, [sp]
  40471c:	bl	4035f0 <__fxstatat@plt+0x1a50>
  404720:	str	w28, [x24]
  404724:	cbz	x19, 40472c <__fxstatat@plt+0x2b8c>
  404728:	str	x20, [x19]
  40472c:	mov	x0, x21
  404730:	ldp	x20, x19, [sp, #96]
  404734:	ldp	x22, x21, [sp, #80]
  404738:	ldp	x24, x23, [sp, #64]
  40473c:	ldp	x26, x25, [sp, #48]
  404740:	ldp	x28, x27, [sp, #32]
  404744:	ldp	x29, x30, [sp, #16]
  404748:	add	sp, sp, #0x70
  40474c:	ret
  404750:	stp	x29, x30, [sp, #-48]!
  404754:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  404758:	add	x8, x8, #0x280
  40475c:	ldr	w9, [x8]
  404760:	stp	x20, x19, [sp, #32]
  404764:	ldr	x19, [x8, #8]
  404768:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  40476c:	cmp	w9, #0x2
  404770:	stp	x22, x21, [sp, #16]
  404774:	mov	x29, sp
  404778:	b.lt	40479c <__fxstatat@plt+0x2bfc>  // b.tstop
  40477c:	add	x21, x19, #0x18
  404780:	mov	w22, #0x1                   	// #1
  404784:	ldr	x0, [x21], #16
  404788:	bl	401a40 <free@plt>
  40478c:	ldrsw	x8, [x20, #640]
  404790:	add	x22, x22, #0x1
  404794:	cmp	x22, x8
  404798:	b.lt	404784 <__fxstatat@plt+0x2be4>  // b.tstop
  40479c:	ldr	x0, [x19, #8]
  4047a0:	adrp	x21, 41c000 <__fxstatat@plt+0x1a460>
  4047a4:	add	x21, x21, #0x340
  4047a8:	adrp	x22, 41c000 <__fxstatat@plt+0x1a460>
  4047ac:	cmp	x0, x21
  4047b0:	add	x22, x22, #0x290
  4047b4:	b.eq	4047c4 <__fxstatat@plt+0x2c24>  // b.none
  4047b8:	bl	401a40 <free@plt>
  4047bc:	mov	w8, #0x100                 	// #256
  4047c0:	stp	x8, x21, [x22]
  4047c4:	cmp	x19, x22
  4047c8:	b.eq	4047e4 <__fxstatat@plt+0x2c44>  // b.none
  4047cc:	mov	x0, x19
  4047d0:	bl	401a40 <free@plt>
  4047d4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4047d8:	add	x8, x8, #0x288
  4047dc:	add	x9, x8, #0x8
  4047e0:	str	x9, [x8]
  4047e4:	mov	w8, #0x1                   	// #1
  4047e8:	str	w8, [x20, #640]
  4047ec:	ldp	x20, x19, [sp, #32]
  4047f0:	ldp	x22, x21, [sp, #16]
  4047f4:	ldp	x29, x30, [sp], #48
  4047f8:	ret
  4047fc:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  404800:	add	x3, x3, #0x308
  404804:	mov	x2, #0xffffffffffffffff    	// #-1
  404808:	b	40480c <__fxstatat@plt+0x2c6c>
  40480c:	sub	sp, sp, #0x80
  404810:	stp	x29, x30, [sp, #32]
  404814:	add	x29, sp, #0x20
  404818:	stp	x28, x27, [sp, #48]
  40481c:	stp	x26, x25, [sp, #64]
  404820:	stp	x24, x23, [sp, #80]
  404824:	stp	x22, x21, [sp, #96]
  404828:	stp	x20, x19, [sp, #112]
  40482c:	mov	x22, x3
  404830:	stur	x2, [x29, #-8]
  404834:	mov	x21, x1
  404838:	mov	w23, w0
  40483c:	bl	401b50 <__errno_location@plt>
  404840:	tbnz	w23, #31, 40499c <__fxstatat@plt+0x2dfc>
  404844:	adrp	x25, 41c000 <__fxstatat@plt+0x1a460>
  404848:	ldr	w8, [x25, #640]
  40484c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404850:	ldr	w20, [x0]
  404854:	ldr	x27, [x9, #648]
  404858:	mov	x19, x0
  40485c:	cmp	w8, w23
  404860:	b.gt	4048d8 <__fxstatat@plt+0x2d38>
  404864:	mov	w8, #0x7fffffff            	// #2147483647
  404868:	cmp	w23, w8
  40486c:	stur	w20, [x29, #-12]
  404870:	b.eq	4049a0 <__fxstatat@plt+0x2e00>  // b.none
  404874:	adrp	x28, 41c000 <__fxstatat@plt+0x1a460>
  404878:	add	x28, x28, #0x288
  40487c:	add	x20, x28, #0x8
  404880:	add	w26, w23, #0x1
  404884:	cmp	x27, x20
  404888:	csel	x0, xzr, x27, eq  // eq = none
  40488c:	sbfiz	x1, x26, #4, #32
  404890:	bl	405aa0 <__fxstatat@plt+0x3f00>
  404894:	mov	x24, x0
  404898:	cmp	x27, x20
  40489c:	str	x0, [x28]
  4048a0:	b.ne	4048b4 <__fxstatat@plt+0x2d14>  // b.any
  4048a4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4048a8:	add	x8, x8, #0x290
  4048ac:	ldr	q0, [x8]
  4048b0:	str	q0, [x24]
  4048b4:	ldrsw	x8, [x25, #640]
  4048b8:	mov	w1, wzr
  4048bc:	add	x0, x24, x8, lsl #4
  4048c0:	sub	w8, w26, w8
  4048c4:	sbfiz	x2, x8, #4, #32
  4048c8:	bl	401900 <memset@plt>
  4048cc:	ldur	w20, [x29, #-12]
  4048d0:	mov	x27, x24
  4048d4:	str	w26, [x25, #640]
  4048d8:	add	x28, x27, w23, uxtw #4
  4048dc:	mov	x27, x28
  4048e0:	ldr	x26, [x28]
  4048e4:	ldr	x23, [x27, #8]!
  4048e8:	ldp	w4, w8, [x22]
  4048ec:	ldp	x7, x9, [x22, #40]
  4048f0:	ldur	x3, [x29, #-8]
  4048f4:	add	x24, x22, #0x8
  4048f8:	orr	w25, w8, #0x1
  4048fc:	mov	x0, x23
  404900:	mov	x1, x26
  404904:	mov	x2, x21
  404908:	mov	w5, w25
  40490c:	mov	x6, x24
  404910:	str	x9, [sp]
  404914:	bl	4035f0 <__fxstatat@plt+0x1a50>
  404918:	cmp	x26, x0
  40491c:	b.hi	404974 <__fxstatat@plt+0x2dd4>  // b.pmore
  404920:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  404924:	add	x8, x8, #0x340
  404928:	add	x26, x0, #0x1
  40492c:	cmp	x23, x8
  404930:	str	x26, [x28]
  404934:	b.eq	404940 <__fxstatat@plt+0x2da0>  // b.none
  404938:	mov	x0, x23
  40493c:	bl	401a40 <free@plt>
  404940:	mov	x0, x26
  404944:	bl	405a20 <__fxstatat@plt+0x3e80>
  404948:	str	x0, [x27]
  40494c:	ldr	w4, [x22]
  404950:	ldp	x7, x8, [x22, #40]
  404954:	ldur	x3, [x29, #-8]
  404958:	mov	x1, x26
  40495c:	mov	x2, x21
  404960:	mov	w5, w25
  404964:	mov	x6, x24
  404968:	mov	x23, x0
  40496c:	str	x8, [sp]
  404970:	bl	4035f0 <__fxstatat@plt+0x1a50>
  404974:	str	w20, [x19]
  404978:	mov	x0, x23
  40497c:	ldp	x20, x19, [sp, #112]
  404980:	ldp	x22, x21, [sp, #96]
  404984:	ldp	x24, x23, [sp, #80]
  404988:	ldp	x26, x25, [sp, #64]
  40498c:	ldp	x28, x27, [sp, #48]
  404990:	ldp	x29, x30, [sp, #32]
  404994:	add	sp, sp, #0x80
  404998:	ret
  40499c:	bl	4019b0 <abort@plt>
  4049a0:	bl	405d5c <__fxstatat@plt+0x41bc>
  4049a4:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  4049a8:	add	x3, x3, #0x308
  4049ac:	b	40480c <__fxstatat@plt+0x2c6c>
  4049b0:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  4049b4:	add	x3, x3, #0x308
  4049b8:	mov	x2, #0xffffffffffffffff    	// #-1
  4049bc:	mov	x1, x0
  4049c0:	mov	w0, wzr
  4049c4:	b	40480c <__fxstatat@plt+0x2c6c>
  4049c8:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  4049cc:	mov	x2, x1
  4049d0:	add	x3, x3, #0x308
  4049d4:	mov	x1, x0
  4049d8:	mov	w0, wzr
  4049dc:	b	40480c <__fxstatat@plt+0x2c6c>
  4049e0:	sub	sp, sp, #0x50
  4049e4:	movi	v0.2d, #0x0
  4049e8:	cmp	w1, #0xa
  4049ec:	stp	x29, x30, [sp, #64]
  4049f0:	add	x29, sp, #0x40
  4049f4:	str	xzr, [sp, #48]
  4049f8:	stp	q0, q0, [sp, #16]
  4049fc:	str	q0, [sp]
  404a00:	b.eq	404a28 <__fxstatat@plt+0x2e88>  // b.none
  404a04:	mov	x8, x2
  404a08:	str	w1, [sp]
  404a0c:	mov	x3, sp
  404a10:	mov	x2, #0xffffffffffffffff    	// #-1
  404a14:	mov	x1, x8
  404a18:	bl	40480c <__fxstatat@plt+0x2c6c>
  404a1c:	ldp	x29, x30, [sp, #64]
  404a20:	add	sp, sp, #0x50
  404a24:	ret
  404a28:	bl	4019b0 <abort@plt>
  404a2c:	sub	sp, sp, #0x50
  404a30:	movi	v0.2d, #0x0
  404a34:	cmp	w1, #0xa
  404a38:	stp	x29, x30, [sp, #64]
  404a3c:	add	x29, sp, #0x40
  404a40:	str	xzr, [sp, #48]
  404a44:	stp	q0, q0, [sp, #16]
  404a48:	str	q0, [sp]
  404a4c:	b.eq	404a74 <__fxstatat@plt+0x2ed4>  // b.none
  404a50:	mov	x8, x3
  404a54:	str	w1, [sp]
  404a58:	mov	x3, sp
  404a5c:	mov	x1, x2
  404a60:	mov	x2, x8
  404a64:	bl	40480c <__fxstatat@plt+0x2c6c>
  404a68:	ldp	x29, x30, [sp, #64]
  404a6c:	add	sp, sp, #0x50
  404a70:	ret
  404a74:	bl	4019b0 <abort@plt>
  404a78:	sub	sp, sp, #0x50
  404a7c:	movi	v0.2d, #0x0
  404a80:	cmp	w0, #0xa
  404a84:	stp	x29, x30, [sp, #64]
  404a88:	add	x29, sp, #0x40
  404a8c:	str	xzr, [sp, #48]
  404a90:	stp	q0, q0, [sp, #16]
  404a94:	str	q0, [sp]
  404a98:	b.eq	404abc <__fxstatat@plt+0x2f1c>  // b.none
  404a9c:	str	w0, [sp]
  404aa0:	mov	x3, sp
  404aa4:	mov	x2, #0xffffffffffffffff    	// #-1
  404aa8:	mov	w0, wzr
  404aac:	bl	40480c <__fxstatat@plt+0x2c6c>
  404ab0:	ldp	x29, x30, [sp, #64]
  404ab4:	add	sp, sp, #0x50
  404ab8:	ret
  404abc:	bl	4019b0 <abort@plt>
  404ac0:	sub	sp, sp, #0x50
  404ac4:	movi	v0.2d, #0x0
  404ac8:	cmp	w0, #0xa
  404acc:	stp	x29, x30, [sp, #64]
  404ad0:	add	x29, sp, #0x40
  404ad4:	str	xzr, [sp, #48]
  404ad8:	stp	q0, q0, [sp, #16]
  404adc:	str	q0, [sp]
  404ae0:	b.eq	404b00 <__fxstatat@plt+0x2f60>  // b.none
  404ae4:	str	w0, [sp]
  404ae8:	mov	x3, sp
  404aec:	mov	w0, wzr
  404af0:	bl	40480c <__fxstatat@plt+0x2c6c>
  404af4:	ldp	x29, x30, [sp, #64]
  404af8:	add	sp, sp, #0x50
  404afc:	ret
  404b00:	bl	4019b0 <abort@plt>
  404b04:	sub	sp, sp, #0x50
  404b08:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404b0c:	add	x9, x9, #0x308
  404b10:	ldp	q0, q1, [x9]
  404b14:	ubfx	w10, w2, #5, #3
  404b18:	mov	x11, sp
  404b1c:	mov	x8, x1
  404b20:	stp	q0, q1, [sp]
  404b24:	ldr	q0, [x9, #32]
  404b28:	ldr	x9, [x9, #48]
  404b2c:	mov	x1, x0
  404b30:	mov	x3, sp
  404b34:	str	q0, [sp, #32]
  404b38:	str	x9, [sp, #48]
  404b3c:	add	x9, x11, w10, uxtw #2
  404b40:	ldr	w10, [x9, #8]
  404b44:	mov	w0, wzr
  404b48:	stp	x29, x30, [sp, #64]
  404b4c:	add	x29, sp, #0x40
  404b50:	lsr	w11, w10, w2
  404b54:	mvn	w11, w11
  404b58:	and	w11, w11, #0x1
  404b5c:	lsl	w11, w11, w2
  404b60:	eor	w10, w11, w10
  404b64:	mov	x2, x8
  404b68:	str	w10, [x9, #8]
  404b6c:	bl	40480c <__fxstatat@plt+0x2c6c>
  404b70:	ldp	x29, x30, [sp, #64]
  404b74:	add	sp, sp, #0x50
  404b78:	ret
  404b7c:	sub	sp, sp, #0x50
  404b80:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404b84:	add	x9, x9, #0x308
  404b88:	ldp	q0, q1, [x9]
  404b8c:	ubfx	w10, w1, #5, #3
  404b90:	mov	x11, sp
  404b94:	mov	x8, x0
  404b98:	stp	q0, q1, [sp]
  404b9c:	ldr	q0, [x9, #32]
  404ba0:	ldr	x9, [x9, #48]
  404ba4:	mov	x3, sp
  404ba8:	mov	x2, #0xffffffffffffffff    	// #-1
  404bac:	str	q0, [sp, #32]
  404bb0:	str	x9, [sp, #48]
  404bb4:	add	x9, x11, w10, uxtw #2
  404bb8:	ldr	w10, [x9, #8]
  404bbc:	mov	w0, wzr
  404bc0:	stp	x29, x30, [sp, #64]
  404bc4:	add	x29, sp, #0x40
  404bc8:	lsr	w11, w10, w1
  404bcc:	mvn	w11, w11
  404bd0:	and	w11, w11, #0x1
  404bd4:	lsl	w11, w11, w1
  404bd8:	eor	w10, w11, w10
  404bdc:	mov	x1, x8
  404be0:	str	w10, [x9, #8]
  404be4:	bl	40480c <__fxstatat@plt+0x2c6c>
  404be8:	ldp	x29, x30, [sp, #64]
  404bec:	add	sp, sp, #0x50
  404bf0:	ret
  404bf4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  404bf8:	add	x8, x8, #0x308
  404bfc:	ldp	q0, q1, [x8]
  404c00:	ldr	q2, [x8, #32]
  404c04:	ldr	x8, [x8, #48]
  404c08:	mov	x1, x0
  404c0c:	stp	q0, q1, [sp, #-80]!
  404c10:	ldr	w9, [sp, #12]
  404c14:	str	x8, [sp, #48]
  404c18:	mov	x3, sp
  404c1c:	mov	x2, #0xffffffffffffffff    	// #-1
  404c20:	orr	w8, w9, #0x4000000
  404c24:	mov	w0, wzr
  404c28:	stp	x29, x30, [sp, #64]
  404c2c:	add	x29, sp, #0x40
  404c30:	str	q2, [sp, #32]
  404c34:	str	w8, [sp, #12]
  404c38:	bl	40480c <__fxstatat@plt+0x2c6c>
  404c3c:	ldp	x29, x30, [sp, #64]
  404c40:	add	sp, sp, #0x50
  404c44:	ret
  404c48:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  404c4c:	add	x8, x8, #0x308
  404c50:	ldp	q0, q1, [x8]
  404c54:	ldr	q2, [x8, #32]
  404c58:	ldr	x8, [x8, #48]
  404c5c:	mov	x2, x1
  404c60:	stp	q0, q1, [sp, #-80]!
  404c64:	ldr	w9, [sp, #12]
  404c68:	mov	x1, x0
  404c6c:	str	x8, [sp, #48]
  404c70:	mov	x3, sp
  404c74:	orr	w8, w9, #0x4000000
  404c78:	mov	w0, wzr
  404c7c:	stp	x29, x30, [sp, #64]
  404c80:	add	x29, sp, #0x40
  404c84:	str	q2, [sp, #32]
  404c88:	str	w8, [sp, #12]
  404c8c:	bl	40480c <__fxstatat@plt+0x2c6c>
  404c90:	ldp	x29, x30, [sp, #64]
  404c94:	add	sp, sp, #0x50
  404c98:	ret
  404c9c:	sub	sp, sp, #0x80
  404ca0:	movi	v0.2d, #0x0
  404ca4:	cmp	w1, #0xa
  404ca8:	stp	x29, x30, [sp, #112]
  404cac:	add	x29, sp, #0x70
  404cb0:	str	wzr, [sp, #48]
  404cb4:	stp	q0, q0, [sp, #16]
  404cb8:	str	q0, [sp]
  404cbc:	b.eq	404d0c <__fxstatat@plt+0x316c>  // b.none
  404cc0:	ldp	q0, q1, [sp]
  404cc4:	ldr	w9, [sp, #48]
  404cc8:	ldr	q2, [sp, #32]
  404ccc:	mov	x8, x2
  404cd0:	stur	q0, [sp, #60]
  404cd4:	ldr	w10, [sp, #68]
  404cd8:	str	w1, [sp, #56]
  404cdc:	str	w9, [sp, #108]
  404ce0:	add	x3, sp, #0x38
  404ce4:	orr	w9, w10, #0x4000000
  404ce8:	mov	x2, #0xffffffffffffffff    	// #-1
  404cec:	mov	x1, x8
  404cf0:	stur	q1, [sp, #76]
  404cf4:	stur	q2, [sp, #92]
  404cf8:	str	w9, [sp, #68]
  404cfc:	bl	40480c <__fxstatat@plt+0x2c6c>
  404d00:	ldp	x29, x30, [sp, #112]
  404d04:	add	sp, sp, #0x80
  404d08:	ret
  404d0c:	bl	4019b0 <abort@plt>
  404d10:	sub	sp, sp, #0x50
  404d14:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404d18:	add	x9, x9, #0x308
  404d1c:	ldp	q0, q1, [x9]
  404d20:	ldr	q2, [x9, #32]
  404d24:	ldr	x9, [x9, #48]
  404d28:	mov	w10, #0xa                   	// #10
  404d2c:	stp	x29, x30, [sp, #64]
  404d30:	add	x29, sp, #0x40
  404d34:	stp	q0, q1, [sp]
  404d38:	str	q2, [sp, #32]
  404d3c:	str	x9, [sp, #48]
  404d40:	str	w10, [sp]
  404d44:	cbz	x1, 404d70 <__fxstatat@plt+0x31d0>
  404d48:	cbz	x2, 404d70 <__fxstatat@plt+0x31d0>
  404d4c:	mov	x8, x3
  404d50:	stp	x1, x2, [sp, #40]
  404d54:	mov	x3, sp
  404d58:	mov	x2, #0xffffffffffffffff    	// #-1
  404d5c:	mov	x1, x8
  404d60:	bl	40480c <__fxstatat@plt+0x2c6c>
  404d64:	ldp	x29, x30, [sp, #64]
  404d68:	add	sp, sp, #0x50
  404d6c:	ret
  404d70:	bl	4019b0 <abort@plt>
  404d74:	sub	sp, sp, #0x50
  404d78:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404d7c:	add	x9, x9, #0x308
  404d80:	ldp	q0, q1, [x9]
  404d84:	ldr	x10, [x9, #48]
  404d88:	stp	x29, x30, [sp, #64]
  404d8c:	add	x29, sp, #0x40
  404d90:	stp	q0, q1, [sp]
  404d94:	ldr	q0, [x9, #32]
  404d98:	mov	w9, #0xa                   	// #10
  404d9c:	str	x10, [sp, #48]
  404da0:	str	w9, [sp]
  404da4:	str	q0, [sp, #32]
  404da8:	cbz	x1, 404dd4 <__fxstatat@plt+0x3234>
  404dac:	cbz	x2, 404dd4 <__fxstatat@plt+0x3234>
  404db0:	mov	x8, x3
  404db4:	stp	x1, x2, [sp, #40]
  404db8:	mov	x3, sp
  404dbc:	mov	x1, x8
  404dc0:	mov	x2, x4
  404dc4:	bl	40480c <__fxstatat@plt+0x2c6c>
  404dc8:	ldp	x29, x30, [sp, #64]
  404dcc:	add	sp, sp, #0x50
  404dd0:	ret
  404dd4:	bl	4019b0 <abort@plt>
  404dd8:	sub	sp, sp, #0x50
  404ddc:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404de0:	add	x9, x9, #0x308
  404de4:	ldp	q0, q1, [x9]
  404de8:	ldr	q2, [x9, #32]
  404dec:	ldr	x9, [x9, #48]
  404df0:	mov	w10, #0xa                   	// #10
  404df4:	stp	x29, x30, [sp, #64]
  404df8:	add	x29, sp, #0x40
  404dfc:	stp	q0, q1, [sp]
  404e00:	str	q2, [sp, #32]
  404e04:	str	x9, [sp, #48]
  404e08:	str	w10, [sp]
  404e0c:	cbz	x0, 404e3c <__fxstatat@plt+0x329c>
  404e10:	cbz	x1, 404e3c <__fxstatat@plt+0x329c>
  404e14:	mov	x8, x2
  404e18:	stp	x0, x1, [sp, #40]
  404e1c:	mov	x3, sp
  404e20:	mov	x2, #0xffffffffffffffff    	// #-1
  404e24:	mov	w0, wzr
  404e28:	mov	x1, x8
  404e2c:	bl	40480c <__fxstatat@plt+0x2c6c>
  404e30:	ldp	x29, x30, [sp, #64]
  404e34:	add	sp, sp, #0x50
  404e38:	ret
  404e3c:	bl	4019b0 <abort@plt>
  404e40:	sub	sp, sp, #0x50
  404e44:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404e48:	add	x9, x9, #0x308
  404e4c:	ldp	q0, q1, [x9]
  404e50:	ldr	q2, [x9, #32]
  404e54:	ldr	x9, [x9, #48]
  404e58:	mov	w10, #0xa                   	// #10
  404e5c:	stp	x29, x30, [sp, #64]
  404e60:	add	x29, sp, #0x40
  404e64:	stp	q0, q1, [sp]
  404e68:	str	q2, [sp, #32]
  404e6c:	str	x9, [sp, #48]
  404e70:	str	w10, [sp]
  404e74:	cbz	x0, 404ea4 <__fxstatat@plt+0x3304>
  404e78:	cbz	x1, 404ea4 <__fxstatat@plt+0x3304>
  404e7c:	mov	x8, x3
  404e80:	stp	x0, x1, [sp, #40]
  404e84:	mov	x3, sp
  404e88:	mov	w0, wzr
  404e8c:	mov	x1, x2
  404e90:	mov	x2, x8
  404e94:	bl	40480c <__fxstatat@plt+0x2c6c>
  404e98:	ldp	x29, x30, [sp, #64]
  404e9c:	add	sp, sp, #0x50
  404ea0:	ret
  404ea4:	bl	4019b0 <abort@plt>
  404ea8:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  404eac:	add	x3, x3, #0x248
  404eb0:	b	40480c <__fxstatat@plt+0x2c6c>
  404eb4:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  404eb8:	mov	x2, x1
  404ebc:	add	x3, x3, #0x248
  404ec0:	mov	x1, x0
  404ec4:	mov	w0, wzr
  404ec8:	b	40480c <__fxstatat@plt+0x2c6c>
  404ecc:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  404ed0:	add	x3, x3, #0x248
  404ed4:	mov	x2, #0xffffffffffffffff    	// #-1
  404ed8:	b	40480c <__fxstatat@plt+0x2c6c>
  404edc:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  404ee0:	add	x3, x3, #0x248
  404ee4:	mov	x2, #0xffffffffffffffff    	// #-1
  404ee8:	mov	x1, x0
  404eec:	mov	w0, wzr
  404ef0:	b	40480c <__fxstatat@plt+0x2c6c>
  404ef4:	sub	sp, sp, #0xa0
  404ef8:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  404efc:	str	x19, [sp, #144]
  404f00:	mov	x19, x0
  404f04:	add	x1, x1, #0x278
  404f08:	mov	x2, sp
  404f0c:	mov	w0, wzr
  404f10:	stp	x29, x30, [sp, #128]
  404f14:	add	x29, sp, #0x80
  404f18:	bl	401ad0 <__lxstat@plt>
  404f1c:	cbz	w0, 404f28 <__fxstatat@plt+0x3388>
  404f20:	mov	x19, xzr
  404f24:	b	404f34 <__fxstatat@plt+0x3394>
  404f28:	ldr	q0, [sp]
  404f2c:	ext	v0.16b, v0.16b, v0.16b, #8
  404f30:	str	q0, [x19]
  404f34:	mov	x0, x19
  404f38:	ldr	x19, [sp, #144]
  404f3c:	ldp	x29, x30, [sp, #128]
  404f40:	add	sp, sp, #0xa0
  404f44:	ret
  404f48:	stp	x29, x30, [sp, #-80]!
  404f4c:	stp	x24, x23, [sp, #32]
  404f50:	stp	x22, x21, [sp, #48]
  404f54:	stp	x20, x19, [sp, #64]
  404f58:	mov	x19, x4
  404f5c:	mov	x20, x3
  404f60:	mov	x21, x1
  404f64:	mov	x23, x0
  404f68:	str	x25, [sp, #16]
  404f6c:	mov	x29, sp
  404f70:	cbz	x2, 405004 <__fxstatat@plt+0x3464>
  404f74:	mov	w1, #0x3a                  	// #58
  404f78:	mov	x0, x23
  404f7c:	mov	x22, x2
  404f80:	bl	401a70 <strchr@plt>
  404f84:	mov	x25, x0
  404f88:	mov	x0, x23
  404f8c:	mov	x1, x25
  404f90:	mov	x2, x21
  404f94:	mov	x3, x22
  404f98:	mov	x4, x20
  404f9c:	mov	x5, x19
  404fa0:	bl	405034 <__fxstatat@plt+0x3494>
  404fa4:	mov	x24, x0
  404fa8:	cbz	x0, 404fe8 <__fxstatat@plt+0x3448>
  404fac:	cbnz	x25, 404fe8 <__fxstatat@plt+0x3448>
  404fb0:	mov	w1, #0x2e                  	// #46
  404fb4:	mov	x0, x23
  404fb8:	bl	401a70 <strchr@plt>
  404fbc:	cbz	x0, 404fe8 <__fxstatat@plt+0x3448>
  404fc0:	mov	x1, x0
  404fc4:	mov	x0, x23
  404fc8:	mov	x2, x21
  404fcc:	mov	x3, x22
  404fd0:	mov	x4, x20
  404fd4:	mov	x5, x19
  404fd8:	bl	405034 <__fxstatat@plt+0x3494>
  404fdc:	cmp	x0, #0x0
  404fe0:	csel	x0, xzr, x24, eq  // eq = none
  404fe4:	b	404fec <__fxstatat@plt+0x344c>
  404fe8:	mov	x0, x24
  404fec:	ldp	x20, x19, [sp, #64]
  404ff0:	ldp	x22, x21, [sp, #48]
  404ff4:	ldp	x24, x23, [sp, #32]
  404ff8:	ldr	x25, [sp, #16]
  404ffc:	ldp	x29, x30, [sp], #80
  405000:	ret
  405004:	mov	x0, x23
  405008:	mov	x2, x21
  40500c:	mov	x4, x20
  405010:	mov	x5, x19
  405014:	ldp	x20, x19, [sp, #64]
  405018:	ldp	x22, x21, [sp, #48]
  40501c:	ldp	x24, x23, [sp, #32]
  405020:	ldr	x25, [sp, #16]
  405024:	mov	x1, xzr
  405028:	mov	x3, xzr
  40502c:	ldp	x29, x30, [sp], #80
  405030:	b	405034 <__fxstatat@plt+0x3494>
  405034:	sub	sp, sp, #0x80
  405038:	stp	x29, x30, [sp, #32]
  40503c:	stp	x28, x27, [sp, #48]
  405040:	stp	x26, x25, [sp, #64]
  405044:	stp	x24, x23, [sp, #80]
  405048:	stp	x22, x21, [sp, #96]
  40504c:	stp	x20, x19, [sp, #112]
  405050:	ldr	w28, [x2]
  405054:	mov	x19, x5
  405058:	mov	x20, x4
  40505c:	mov	x21, x3
  405060:	mov	x22, x2
  405064:	mov	x27, x1
  405068:	add	x29, sp, #0x20
  40506c:	cbz	x3, 4050a4 <__fxstatat@plt+0x3504>
  405070:	ldr	w24, [x21]
  405074:	cbz	x20, 40507c <__fxstatat@plt+0x34dc>
  405078:	str	xzr, [x20]
  40507c:	cbz	x19, 405084 <__fxstatat@plt+0x34e4>
  405080:	str	xzr, [x19]
  405084:	cbz	x27, 4050b0 <__fxstatat@plt+0x3510>
  405088:	subs	x25, x27, x0
  40508c:	b.eq	4050d8 <__fxstatat@plt+0x3538>  // b.none
  405090:	add	x1, x25, #0x1
  405094:	bl	405cb0 <__fxstatat@plt+0x4110>
  405098:	mov	x23, x0
  40509c:	strb	wzr, [x0, x25]
  4050a0:	b	4050dc <__fxstatat@plt+0x353c>
  4050a4:	mov	w24, #0xffffffff            	// #-1
  4050a8:	cbnz	x20, 405078 <__fxstatat@plt+0x34d8>
  4050ac:	b	40507c <__fxstatat@plt+0x34dc>
  4050b0:	ldrb	w8, [x0]
  4050b4:	cbz	w8, 40518c <__fxstatat@plt+0x35ec>
  4050b8:	bl	405d04 <__fxstatat@plt+0x4164>
  4050bc:	mov	x23, x0
  4050c0:	mov	x25, xzr
  4050c4:	cbnz	x23, 4050f0 <__fxstatat@plt+0x3550>
  4050c8:	mov	x26, xzr
  4050cc:	mov	x27, xzr
  4050d0:	cbnz	x25, 4051d4 <__fxstatat@plt+0x3634>
  4050d4:	b	405254 <__fxstatat@plt+0x36b4>
  4050d8:	mov	x23, xzr
  4050dc:	mov	x8, x27
  4050e0:	ldrb	w9, [x8, #1]!
  4050e4:	cmp	w9, #0x0
  4050e8:	csel	x25, xzr, x8, eq  // eq = none
  4050ec:	cbz	x23, 4050c8 <__fxstatat@plt+0x3528>
  4050f0:	ldrb	w8, [x23]
  4050f4:	cmp	w8, #0x2b
  4050f8:	b.eq	405130 <__fxstatat@plt+0x3590>  // b.none
  4050fc:	mov	x0, x23
  405100:	bl	401910 <getpwnam@plt>
  405104:	cbz	x0, 405130 <__fxstatat@plt+0x3590>
  405108:	ldr	w28, [x0, #16]
  40510c:	mov	x26, xzr
  405110:	cbz	x27, 4051a8 <__fxstatat@plt+0x3608>
  405114:	cbnz	x25, 4051a8 <__fxstatat@plt+0x3608>
  405118:	ldr	w24, [x0, #20]
  40511c:	mov	w0, w24
  405120:	bl	401b70 <getgrgid@plt>
  405124:	cbz	x0, 4051b0 <__fxstatat@plt+0x3610>
  405128:	ldr	x0, [x0]
  40512c:	b	4051bc <__fxstatat@plt+0x361c>
  405130:	cbz	x27, 405148 <__fxstatat@plt+0x35a8>
  405134:	cbnz	x25, 405148 <__fxstatat@plt+0x35a8>
  405138:	adrp	x27, 40b000 <__fxstatat@plt+0x9460>
  40513c:	mov	x26, xzr
  405140:	add	x27, x27, #0x40c
  405144:	b	4051cc <__fxstatat@plt+0x362c>
  405148:	adrp	x4, 40a000 <__fxstatat@plt+0x8460>
  40514c:	add	x4, x4, #0xa3c
  405150:	add	x3, sp, #0x8
  405154:	mov	w2, #0xa                   	// #10
  405158:	mov	x0, x23
  40515c:	mov	x1, xzr
  405160:	bl	405e2c <__fxstatat@plt+0x428c>
  405164:	cbnz	w0, 405198 <__fxstatat@plt+0x35f8>
  405168:	ldr	x8, [sp, #8]
  40516c:	lsr	x9, x8, #32
  405170:	cbnz	x9, 405198 <__fxstatat@plt+0x35f8>
  405174:	cmn	w8, #0x1
  405178:	b.eq	405198 <__fxstatat@plt+0x35f8>  // b.none
  40517c:	mov	x27, xzr
  405180:	mov	w28, w8
  405184:	mov	x26, xzr
  405188:	b	4051cc <__fxstatat@plt+0x362c>
  40518c:	mov	x26, xzr
  405190:	mov	x23, xzr
  405194:	b	405260 <__fxstatat@plt+0x36c0>
  405198:	adrp	x27, 40b000 <__fxstatat@plt+0x9460>
  40519c:	add	x27, x27, #0x3f1
  4051a0:	mov	x26, xzr
  4051a4:	b	4051cc <__fxstatat@plt+0x362c>
  4051a8:	mov	x27, x26
  4051ac:	b	4051cc <__fxstatat@plt+0x362c>
  4051b0:	add	x1, sp, #0x8
  4051b4:	mov	x0, x24
  4051b8:	bl	403374 <__fxstatat@plt+0x17d4>
  4051bc:	bl	405d04 <__fxstatat@plt+0x4164>
  4051c0:	mov	x26, x0
  4051c4:	bl	401820 <endgrent@plt>
  4051c8:	mov	x27, xzr
  4051cc:	bl	401ac0 <endpwent@plt>
  4051d0:	cbz	x25, 405254 <__fxstatat@plt+0x36b4>
  4051d4:	cbnz	x27, 405254 <__fxstatat@plt+0x36b4>
  4051d8:	ldrb	w8, [x25]
  4051dc:	cmp	w8, #0x2b
  4051e0:	b.eq	4051fc <__fxstatat@plt+0x365c>  // b.none
  4051e4:	mov	x0, x25
  4051e8:	bl	4017f0 <getgrnam@plt>
  4051ec:	cbz	x0, 4051fc <__fxstatat@plt+0x365c>
  4051f0:	ldr	w24, [x0, #16]
  4051f4:	mov	x27, xzr
  4051f8:	b	405244 <__fxstatat@plt+0x36a4>
  4051fc:	adrp	x4, 40a000 <__fxstatat@plt+0x8460>
  405200:	add	x4, x4, #0xa3c
  405204:	add	x3, sp, #0x8
  405208:	mov	w2, #0xa                   	// #10
  40520c:	mov	x0, x25
  405210:	mov	x1, xzr
  405214:	bl	405e2c <__fxstatat@plt+0x428c>
  405218:	cbnz	w0, 40523c <__fxstatat@plt+0x369c>
  40521c:	ldr	x8, [sp, #8]
  405220:	lsr	x9, x8, #32
  405224:	cbnz	x9, 40523c <__fxstatat@plt+0x369c>
  405228:	cmn	w8, #0x1
  40522c:	b.eq	40523c <__fxstatat@plt+0x369c>  // b.none
  405230:	mov	x27, xzr
  405234:	mov	w24, w8
  405238:	b	405244 <__fxstatat@plt+0x36a4>
  40523c:	adrp	x27, 40b000 <__fxstatat@plt+0x9460>
  405240:	add	x27, x27, #0x3fe
  405244:	bl	401820 <endgrent@plt>
  405248:	mov	x0, x25
  40524c:	bl	405d04 <__fxstatat@plt+0x4164>
  405250:	mov	x26, x0
  405254:	cbz	x27, 405260 <__fxstatat@plt+0x36c0>
  405258:	mov	w19, wzr
  40525c:	b	405294 <__fxstatat@plt+0x36f4>
  405260:	str	w28, [x22]
  405264:	cbz	x21, 40526c <__fxstatat@plt+0x36cc>
  405268:	str	w24, [x21]
  40526c:	cbz	x20, 405278 <__fxstatat@plt+0x36d8>
  405270:	str	x23, [x20]
  405274:	mov	x23, xzr
  405278:	mov	x27, xzr
  40527c:	cbz	x19, 405290 <__fxstatat@plt+0x36f0>
  405280:	str	x26, [x19]
  405284:	mov	w19, #0x1                   	// #1
  405288:	mov	x26, xzr
  40528c:	b	405294 <__fxstatat@plt+0x36f4>
  405290:	mov	w19, #0x1                   	// #1
  405294:	mov	x0, x23
  405298:	bl	401a40 <free@plt>
  40529c:	mov	x0, x26
  4052a0:	bl	401a40 <free@plt>
  4052a4:	tbz	w19, #0, 4052b0 <__fxstatat@plt+0x3710>
  4052a8:	mov	x0, xzr
  4052ac:	b	4052c0 <__fxstatat@plt+0x3720>
  4052b0:	mov	w2, #0x5                   	// #5
  4052b4:	mov	x0, xzr
  4052b8:	mov	x1, x27
  4052bc:	bl	401af0 <dcgettext@plt>
  4052c0:	ldp	x20, x19, [sp, #112]
  4052c4:	ldp	x22, x21, [sp, #96]
  4052c8:	ldp	x24, x23, [sp, #80]
  4052cc:	ldp	x26, x25, [sp, #64]
  4052d0:	ldp	x28, x27, [sp, #48]
  4052d4:	ldp	x29, x30, [sp, #32]
  4052d8:	add	sp, sp, #0x80
  4052dc:	ret
  4052e0:	sub	sp, sp, #0x50
  4052e4:	str	x21, [sp, #48]
  4052e8:	stp	x20, x19, [sp, #64]
  4052ec:	mov	x21, x5
  4052f0:	mov	x20, x4
  4052f4:	mov	x5, x3
  4052f8:	mov	x4, x2
  4052fc:	mov	x19, x0
  405300:	stp	x29, x30, [sp, #32]
  405304:	add	x29, sp, #0x20
  405308:	cbz	x1, 405328 <__fxstatat@plt+0x3788>
  40530c:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  405310:	mov	x3, x1
  405314:	add	x2, x2, #0x423
  405318:	mov	w1, #0x1                   	// #1
  40531c:	mov	x0, x19
  405320:	bl	4019f0 <__fprintf_chk@plt>
  405324:	b	405344 <__fxstatat@plt+0x37a4>
  405328:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  40532c:	add	x2, x2, #0x42f
  405330:	mov	w1, #0x1                   	// #1
  405334:	mov	x0, x19
  405338:	mov	x3, x4
  40533c:	mov	x4, x5
  405340:	bl	4019f0 <__fprintf_chk@plt>
  405344:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405348:	add	x1, x1, #0x436
  40534c:	mov	w2, #0x5                   	// #5
  405350:	mov	x0, xzr
  405354:	bl	401af0 <dcgettext@plt>
  405358:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  40535c:	mov	x3, x0
  405360:	add	x2, x2, #0x701
  405364:	mov	w1, #0x1                   	// #1
  405368:	mov	w4, #0x7e3                 	// #2019
  40536c:	mov	x0, x19
  405370:	bl	4019f0 <__fprintf_chk@plt>
  405374:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405378:	add	x1, x1, #0x43a
  40537c:	mov	w2, #0x5                   	// #5
  405380:	mov	x0, xzr
  405384:	bl	401af0 <dcgettext@plt>
  405388:	mov	x1, x19
  40538c:	bl	401b00 <fputs_unlocked@plt>
  405390:	cmp	x21, #0x9
  405394:	b.hi	4053e8 <__fxstatat@plt+0x3848>  // b.pmore
  405398:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  40539c:	add	x8, x8, #0x419
  4053a0:	adr	x9, 4053b0 <__fxstatat@plt+0x3810>
  4053a4:	ldrb	w10, [x8, x21]
  4053a8:	add	x9, x9, x10, lsl #2
  4053ac:	br	x9
  4053b0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4053b4:	add	x1, x1, #0x506
  4053b8:	mov	w2, #0x5                   	// #5
  4053bc:	mov	x0, xzr
  4053c0:	bl	401af0 <dcgettext@plt>
  4053c4:	ldr	x3, [x20]
  4053c8:	mov	x2, x0
  4053cc:	mov	x0, x19
  4053d0:	ldp	x20, x19, [sp, #64]
  4053d4:	ldr	x21, [sp, #48]
  4053d8:	ldp	x29, x30, [sp, #32]
  4053dc:	mov	w1, #0x1                   	// #1
  4053e0:	add	sp, sp, #0x50
  4053e4:	b	4019f0 <__fprintf_chk@plt>
  4053e8:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4053ec:	add	x1, x1, #0x645
  4053f0:	b	40554c <__fxstatat@plt+0x39ac>
  4053f4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4053f8:	add	x1, x1, #0x516
  4053fc:	mov	w2, #0x5                   	// #5
  405400:	mov	x0, xzr
  405404:	bl	401af0 <dcgettext@plt>
  405408:	ldp	x3, x4, [x20]
  40540c:	mov	x2, x0
  405410:	mov	x0, x19
  405414:	ldp	x20, x19, [sp, #64]
  405418:	ldr	x21, [sp, #48]
  40541c:	ldp	x29, x30, [sp, #32]
  405420:	mov	w1, #0x1                   	// #1
  405424:	add	sp, sp, #0x50
  405428:	b	4019f0 <__fprintf_chk@plt>
  40542c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405430:	add	x1, x1, #0x52d
  405434:	mov	w2, #0x5                   	// #5
  405438:	mov	x0, xzr
  40543c:	bl	401af0 <dcgettext@plt>
  405440:	ldp	x3, x4, [x20]
  405444:	ldr	x5, [x20, #16]
  405448:	mov	x2, x0
  40544c:	mov	x0, x19
  405450:	ldp	x20, x19, [sp, #64]
  405454:	ldr	x21, [sp, #48]
  405458:	ldp	x29, x30, [sp, #32]
  40545c:	mov	w1, #0x1                   	// #1
  405460:	add	sp, sp, #0x50
  405464:	b	4019f0 <__fprintf_chk@plt>
  405468:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  40546c:	add	x1, x1, #0x549
  405470:	mov	w2, #0x5                   	// #5
  405474:	mov	x0, xzr
  405478:	bl	401af0 <dcgettext@plt>
  40547c:	ldp	x3, x4, [x20]
  405480:	ldp	x5, x6, [x20, #16]
  405484:	mov	x2, x0
  405488:	mov	x0, x19
  40548c:	ldp	x20, x19, [sp, #64]
  405490:	ldr	x21, [sp, #48]
  405494:	ldp	x29, x30, [sp, #32]
  405498:	mov	w1, #0x1                   	// #1
  40549c:	add	sp, sp, #0x50
  4054a0:	b	4019f0 <__fprintf_chk@plt>
  4054a4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4054a8:	add	x1, x1, #0x569
  4054ac:	mov	w2, #0x5                   	// #5
  4054b0:	mov	x0, xzr
  4054b4:	bl	401af0 <dcgettext@plt>
  4054b8:	ldp	x3, x4, [x20]
  4054bc:	ldp	x5, x6, [x20, #16]
  4054c0:	ldr	x7, [x20, #32]
  4054c4:	mov	x2, x0
  4054c8:	mov	x0, x19
  4054cc:	ldp	x20, x19, [sp, #64]
  4054d0:	ldr	x21, [sp, #48]
  4054d4:	ldp	x29, x30, [sp, #32]
  4054d8:	mov	w1, #0x1                   	// #1
  4054dc:	add	sp, sp, #0x50
  4054e0:	b	4019f0 <__fprintf_chk@plt>
  4054e4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4054e8:	add	x1, x1, #0x58d
  4054ec:	mov	w2, #0x5                   	// #5
  4054f0:	mov	x0, xzr
  4054f4:	bl	401af0 <dcgettext@plt>
  4054f8:	ldp	x3, x4, [x20]
  4054fc:	ldp	x5, x6, [x20, #16]
  405500:	ldp	x7, x8, [x20, #32]
  405504:	mov	x2, x0
  405508:	b	405538 <__fxstatat@plt+0x3998>
  40550c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405510:	add	x1, x1, #0x5b5
  405514:	mov	w2, #0x5                   	// #5
  405518:	mov	x0, xzr
  40551c:	bl	401af0 <dcgettext@plt>
  405520:	ldr	x9, [x20, #48]
  405524:	ldp	x3, x4, [x20]
  405528:	ldp	x5, x6, [x20, #16]
  40552c:	ldp	x7, x8, [x20, #32]
  405530:	mov	x2, x0
  405534:	str	x9, [sp, #8]
  405538:	mov	w1, #0x1                   	// #1
  40553c:	str	x8, [sp]
  405540:	b	4055b0 <__fxstatat@plt+0x3a10>
  405544:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405548:	add	x1, x1, #0x611
  40554c:	mov	w2, #0x5                   	// #5
  405550:	mov	x0, xzr
  405554:	bl	401af0 <dcgettext@plt>
  405558:	ldp	x8, x9, [x20, #56]
  40555c:	ldp	x3, x4, [x20]
  405560:	ldp	x5, x6, [x20, #16]
  405564:	ldr	x7, [x20, #32]
  405568:	ldur	q0, [x20, #40]
  40556c:	mov	x2, x0
  405570:	str	x9, [sp, #24]
  405574:	b	4055a4 <__fxstatat@plt+0x3a04>
  405578:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  40557c:	add	x1, x1, #0x5e1
  405580:	mov	w2, #0x5                   	// #5
  405584:	mov	x0, xzr
  405588:	bl	401af0 <dcgettext@plt>
  40558c:	ldp	x3, x4, [x20]
  405590:	ldp	x5, x6, [x20, #16]
  405594:	ldr	x7, [x20, #32]
  405598:	ldur	q0, [x20, #40]
  40559c:	ldr	x8, [x20, #56]
  4055a0:	mov	x2, x0
  4055a4:	str	x8, [sp, #16]
  4055a8:	mov	w1, #0x1                   	// #1
  4055ac:	str	q0, [sp]
  4055b0:	mov	x0, x19
  4055b4:	bl	4019f0 <__fprintf_chk@plt>
  4055b8:	ldp	x20, x19, [sp, #64]
  4055bc:	ldr	x21, [sp, #48]
  4055c0:	ldp	x29, x30, [sp, #32]
  4055c4:	add	sp, sp, #0x50
  4055c8:	ret
  4055cc:	mov	x8, xzr
  4055d0:	ldr	x9, [x4, x8, lsl #3]
  4055d4:	add	x8, x8, #0x1
  4055d8:	cbnz	x9, 4055d0 <__fxstatat@plt+0x3a30>
  4055dc:	sub	x5, x8, #0x1
  4055e0:	b	4052e0 <__fxstatat@plt+0x3740>
  4055e4:	sub	sp, sp, #0x60
  4055e8:	stp	x29, x30, [sp, #80]
  4055ec:	ldr	w9, [x4, #24]
  4055f0:	add	x29, sp, #0x50
  4055f4:	mov	w8, w9
  4055f8:	tbz	w9, #31, 40562c <__fxstatat@plt+0x3a8c>
  4055fc:	add	w8, w9, #0x8
  405600:	cmn	w9, #0x8
  405604:	str	w8, [x4, #24]
  405608:	b.gt	40562c <__fxstatat@plt+0x3a8c>
  40560c:	ldr	x10, [x4, #8]
  405610:	sxtw	x9, w9
  405614:	add	x9, x10, x9
  405618:	ldr	x9, [x9]
  40561c:	str	x9, [sp]
  405620:	cbnz	x9, 405644 <__fxstatat@plt+0x3aa4>
  405624:	mov	x5, xzr
  405628:	b	4058e4 <__fxstatat@plt+0x3d44>
  40562c:	ldr	x9, [x4]
  405630:	add	x10, x9, #0x8
  405634:	str	x10, [x4]
  405638:	ldr	x9, [x9]
  40563c:	str	x9, [sp]
  405640:	cbz	x9, 405624 <__fxstatat@plt+0x3a84>
  405644:	tbnz	w8, #31, 405650 <__fxstatat@plt+0x3ab0>
  405648:	mov	w9, w8
  40564c:	b	40567c <__fxstatat@plt+0x3adc>
  405650:	add	w9, w8, #0x8
  405654:	cmn	w8, #0x8
  405658:	str	w9, [x4, #24]
  40565c:	b.gt	40567c <__fxstatat@plt+0x3adc>
  405660:	ldr	x10, [x4, #8]
  405664:	add	x8, x10, w8, sxtw
  405668:	ldr	x8, [x8]
  40566c:	str	x8, [sp, #8]
  405670:	cbnz	x8, 405694 <__fxstatat@plt+0x3af4>
  405674:	mov	w5, #0x1                   	// #1
  405678:	b	4058e4 <__fxstatat@plt+0x3d44>
  40567c:	ldr	x8, [x4]
  405680:	add	x10, x8, #0x8
  405684:	str	x10, [x4]
  405688:	ldr	x8, [x8]
  40568c:	str	x8, [sp, #8]
  405690:	cbz	x8, 405674 <__fxstatat@plt+0x3ad4>
  405694:	tbnz	w9, #31, 4056a0 <__fxstatat@plt+0x3b00>
  405698:	mov	w8, w9
  40569c:	b	4056cc <__fxstatat@plt+0x3b2c>
  4056a0:	add	w8, w9, #0x8
  4056a4:	cmn	w9, #0x8
  4056a8:	str	w8, [x4, #24]
  4056ac:	b.gt	4056cc <__fxstatat@plt+0x3b2c>
  4056b0:	ldr	x10, [x4, #8]
  4056b4:	add	x9, x10, w9, sxtw
  4056b8:	ldr	x9, [x9]
  4056bc:	str	x9, [sp, #16]
  4056c0:	cbnz	x9, 4056e4 <__fxstatat@plt+0x3b44>
  4056c4:	mov	w5, #0x2                   	// #2
  4056c8:	b	4058e4 <__fxstatat@plt+0x3d44>
  4056cc:	ldr	x9, [x4]
  4056d0:	add	x10, x9, #0x8
  4056d4:	str	x10, [x4]
  4056d8:	ldr	x9, [x9]
  4056dc:	str	x9, [sp, #16]
  4056e0:	cbz	x9, 4056c4 <__fxstatat@plt+0x3b24>
  4056e4:	tbnz	w8, #31, 4056f0 <__fxstatat@plt+0x3b50>
  4056e8:	mov	w9, w8
  4056ec:	b	40571c <__fxstatat@plt+0x3b7c>
  4056f0:	add	w9, w8, #0x8
  4056f4:	cmn	w8, #0x8
  4056f8:	str	w9, [x4, #24]
  4056fc:	b.gt	40571c <__fxstatat@plt+0x3b7c>
  405700:	ldr	x10, [x4, #8]
  405704:	add	x8, x10, w8, sxtw
  405708:	ldr	x8, [x8]
  40570c:	str	x8, [sp, #24]
  405710:	cbnz	x8, 405734 <__fxstatat@plt+0x3b94>
  405714:	mov	w5, #0x3                   	// #3
  405718:	b	4058e4 <__fxstatat@plt+0x3d44>
  40571c:	ldr	x8, [x4]
  405720:	add	x10, x8, #0x8
  405724:	str	x10, [x4]
  405728:	ldr	x8, [x8]
  40572c:	str	x8, [sp, #24]
  405730:	cbz	x8, 405714 <__fxstatat@plt+0x3b74>
  405734:	tbnz	w9, #31, 405740 <__fxstatat@plt+0x3ba0>
  405738:	mov	w8, w9
  40573c:	b	40576c <__fxstatat@plt+0x3bcc>
  405740:	add	w8, w9, #0x8
  405744:	cmn	w9, #0x8
  405748:	str	w8, [x4, #24]
  40574c:	b.gt	40576c <__fxstatat@plt+0x3bcc>
  405750:	ldr	x10, [x4, #8]
  405754:	add	x9, x10, w9, sxtw
  405758:	ldr	x9, [x9]
  40575c:	str	x9, [sp, #32]
  405760:	cbnz	x9, 405784 <__fxstatat@plt+0x3be4>
  405764:	mov	w5, #0x4                   	// #4
  405768:	b	4058e4 <__fxstatat@plt+0x3d44>
  40576c:	ldr	x9, [x4]
  405770:	add	x10, x9, #0x8
  405774:	str	x10, [x4]
  405778:	ldr	x9, [x9]
  40577c:	str	x9, [sp, #32]
  405780:	cbz	x9, 405764 <__fxstatat@plt+0x3bc4>
  405784:	tbnz	w8, #31, 405790 <__fxstatat@plt+0x3bf0>
  405788:	mov	w9, w8
  40578c:	b	4057ac <__fxstatat@plt+0x3c0c>
  405790:	add	w9, w8, #0x8
  405794:	cmn	w8, #0x8
  405798:	str	w9, [x4, #24]
  40579c:	b.gt	4057ac <__fxstatat@plt+0x3c0c>
  4057a0:	ldr	x10, [x4, #8]
  4057a4:	add	x8, x10, w8, sxtw
  4057a8:	b	4057b8 <__fxstatat@plt+0x3c18>
  4057ac:	ldr	x8, [x4]
  4057b0:	add	x10, x8, #0x8
  4057b4:	str	x10, [x4]
  4057b8:	ldr	x8, [x8]
  4057bc:	str	x8, [sp, #40]
  4057c0:	cbz	x8, 4057d0 <__fxstatat@plt+0x3c30>
  4057c4:	tbnz	w9, #31, 4057d8 <__fxstatat@plt+0x3c38>
  4057c8:	mov	w8, w9
  4057cc:	b	4057f4 <__fxstatat@plt+0x3c54>
  4057d0:	mov	w5, #0x5                   	// #5
  4057d4:	b	4058e4 <__fxstatat@plt+0x3d44>
  4057d8:	add	w8, w9, #0x8
  4057dc:	cmn	w9, #0x8
  4057e0:	str	w8, [x4, #24]
  4057e4:	b.gt	4057f4 <__fxstatat@plt+0x3c54>
  4057e8:	ldr	x10, [x4, #8]
  4057ec:	add	x9, x10, w9, sxtw
  4057f0:	b	405800 <__fxstatat@plt+0x3c60>
  4057f4:	ldr	x9, [x4]
  4057f8:	add	x10, x9, #0x8
  4057fc:	str	x10, [x4]
  405800:	ldr	x9, [x9]
  405804:	str	x9, [sp, #48]
  405808:	cbz	x9, 405818 <__fxstatat@plt+0x3c78>
  40580c:	tbnz	w8, #31, 405820 <__fxstatat@plt+0x3c80>
  405810:	mov	w9, w8
  405814:	b	40583c <__fxstatat@plt+0x3c9c>
  405818:	mov	w5, #0x6                   	// #6
  40581c:	b	4058e4 <__fxstatat@plt+0x3d44>
  405820:	add	w9, w8, #0x8
  405824:	cmn	w8, #0x8
  405828:	str	w9, [x4, #24]
  40582c:	b.gt	40583c <__fxstatat@plt+0x3c9c>
  405830:	ldr	x10, [x4, #8]
  405834:	add	x8, x10, w8, sxtw
  405838:	b	405848 <__fxstatat@plt+0x3ca8>
  40583c:	ldr	x8, [x4]
  405840:	add	x10, x8, #0x8
  405844:	str	x10, [x4]
  405848:	ldr	x8, [x8]
  40584c:	str	x8, [sp, #56]
  405850:	cbz	x8, 405860 <__fxstatat@plt+0x3cc0>
  405854:	tbnz	w9, #31, 405868 <__fxstatat@plt+0x3cc8>
  405858:	mov	w8, w9
  40585c:	b	405884 <__fxstatat@plt+0x3ce4>
  405860:	mov	w5, #0x7                   	// #7
  405864:	b	4058e4 <__fxstatat@plt+0x3d44>
  405868:	add	w8, w9, #0x8
  40586c:	cmn	w9, #0x8
  405870:	str	w8, [x4, #24]
  405874:	b.gt	405884 <__fxstatat@plt+0x3ce4>
  405878:	ldr	x10, [x4, #8]
  40587c:	add	x9, x10, w9, sxtw
  405880:	b	405890 <__fxstatat@plt+0x3cf0>
  405884:	ldr	x9, [x4]
  405888:	add	x10, x9, #0x8
  40588c:	str	x10, [x4]
  405890:	ldr	x9, [x9]
  405894:	str	x9, [sp, #64]
  405898:	cbz	x9, 4058e0 <__fxstatat@plt+0x3d40>
  40589c:	tbz	w8, #31, 4058bc <__fxstatat@plt+0x3d1c>
  4058a0:	add	w9, w8, #0x8
  4058a4:	cmn	w8, #0x8
  4058a8:	str	w9, [x4, #24]
  4058ac:	b.gt	4058bc <__fxstatat@plt+0x3d1c>
  4058b0:	ldr	x9, [x4, #8]
  4058b4:	add	x8, x9, w8, sxtw
  4058b8:	b	4058c8 <__fxstatat@plt+0x3d28>
  4058bc:	ldr	x8, [x4]
  4058c0:	add	x9, x8, #0x8
  4058c4:	str	x9, [x4]
  4058c8:	ldr	x8, [x8]
  4058cc:	str	x8, [sp, #72]
  4058d0:	cmp	x8, #0x0
  4058d4:	mov	w8, #0x9                   	// #9
  4058d8:	cinc	x5, x8, ne  // ne = any
  4058dc:	b	4058e4 <__fxstatat@plt+0x3d44>
  4058e0:	mov	w5, #0x8                   	// #8
  4058e4:	mov	x4, sp
  4058e8:	bl	4052e0 <__fxstatat@plt+0x3740>
  4058ec:	ldp	x29, x30, [sp, #80]
  4058f0:	add	sp, sp, #0x60
  4058f4:	ret
  4058f8:	sub	sp, sp, #0xf0
  4058fc:	stp	x29, x30, [sp, #224]
  405900:	add	x29, sp, #0xe0
  405904:	mov	x8, #0xffffffffffffffe0    	// #-32
  405908:	mov	x9, sp
  40590c:	sub	x10, x29, #0x60
  405910:	movk	x8, #0xff80, lsl #32
  405914:	add	x11, x29, #0x10
  405918:	add	x9, x9, #0x80
  40591c:	add	x10, x10, #0x20
  405920:	stp	x9, x8, [x29, #-16]
  405924:	stp	x11, x10, [x29, #-32]
  405928:	stp	x4, x5, [x29, #-96]
  40592c:	stp	x6, x7, [x29, #-80]
  405930:	stp	q0, q1, [sp]
  405934:	ldp	q0, q1, [x29, #-32]
  405938:	sub	x4, x29, #0x40
  40593c:	stp	q2, q3, [sp, #32]
  405940:	stp	q4, q5, [sp, #64]
  405944:	stp	q6, q7, [sp, #96]
  405948:	stp	q0, q1, [x29, #-64]
  40594c:	bl	4055e4 <__fxstatat@plt+0x3a44>
  405950:	ldp	x29, x30, [sp, #224]
  405954:	add	sp, sp, #0xf0
  405958:	ret
  40595c:	stp	x29, x30, [sp, #-16]!
  405960:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405964:	add	x1, x1, #0x681
  405968:	mov	w2, #0x5                   	// #5
  40596c:	mov	x0, xzr
  405970:	mov	x29, sp
  405974:	bl	401af0 <dcgettext@plt>
  405978:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  40597c:	mov	x1, x0
  405980:	add	x2, x2, #0x696
  405984:	mov	w0, #0x1                   	// #1
  405988:	bl	4018e0 <__printf_chk@plt>
  40598c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405990:	add	x1, x1, #0x6ac
  405994:	mov	w2, #0x5                   	// #5
  405998:	mov	x0, xzr
  40599c:	bl	401af0 <dcgettext@plt>
  4059a0:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4059a4:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  4059a8:	mov	x1, x0
  4059ac:	add	x2, x2, #0xc51
  4059b0:	add	x3, x3, #0xd64
  4059b4:	mov	w0, #0x1                   	// #1
  4059b8:	bl	4018e0 <__printf_chk@plt>
  4059bc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4059c0:	add	x1, x1, #0x6c0
  4059c4:	mov	w2, #0x5                   	// #5
  4059c8:	mov	x0, xzr
  4059cc:	bl	401af0 <dcgettext@plt>
  4059d0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4059d4:	ldr	x1, [x8, #704]
  4059d8:	ldp	x29, x30, [sp], #16
  4059dc:	b	401b00 <fputs_unlocked@plt>
  4059e0:	stp	x29, x30, [sp, #-32]!
  4059e4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4059e8:	udiv	x8, x8, x1
  4059ec:	cmp	x8, x0
  4059f0:	str	x19, [sp, #16]
  4059f4:	mov	x29, sp
  4059f8:	b.cc	405a1c <__fxstatat@plt+0x3e7c>  // b.lo, b.ul, b.last
  4059fc:	mul	x19, x1, x0
  405a00:	mov	x0, x19
  405a04:	bl	401890 <malloc@plt>
  405a08:	cbz	x19, 405a10 <__fxstatat@plt+0x3e70>
  405a0c:	cbz	x0, 405a1c <__fxstatat@plt+0x3e7c>
  405a10:	ldr	x19, [sp, #16]
  405a14:	ldp	x29, x30, [sp], #32
  405a18:	ret
  405a1c:	bl	405d5c <__fxstatat@plt+0x41bc>
  405a20:	stp	x29, x30, [sp, #-32]!
  405a24:	str	x19, [sp, #16]
  405a28:	mov	x29, sp
  405a2c:	mov	x19, x0
  405a30:	bl	401890 <malloc@plt>
  405a34:	cbz	x19, 405a3c <__fxstatat@plt+0x3e9c>
  405a38:	cbz	x0, 405a48 <__fxstatat@plt+0x3ea8>
  405a3c:	ldr	x19, [sp, #16]
  405a40:	ldp	x29, x30, [sp], #32
  405a44:	ret
  405a48:	bl	405d5c <__fxstatat@plt+0x41bc>
  405a4c:	stp	x29, x30, [sp, #-32]!
  405a50:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405a54:	udiv	x8, x8, x2
  405a58:	cmp	x8, x1
  405a5c:	str	x19, [sp, #16]
  405a60:	mov	x29, sp
  405a64:	b.cc	405a9c <__fxstatat@plt+0x3efc>  // b.lo, b.ul, b.last
  405a68:	mul	x19, x2, x1
  405a6c:	cbz	x0, 405a80 <__fxstatat@plt+0x3ee0>
  405a70:	cbnz	x19, 405a80 <__fxstatat@plt+0x3ee0>
  405a74:	bl	401a40 <free@plt>
  405a78:	mov	x0, xzr
  405a7c:	b	405a90 <__fxstatat@plt+0x3ef0>
  405a80:	mov	x1, x19
  405a84:	bl	401950 <realloc@plt>
  405a88:	cbz	x19, 405a90 <__fxstatat@plt+0x3ef0>
  405a8c:	cbz	x0, 405a9c <__fxstatat@plt+0x3efc>
  405a90:	ldr	x19, [sp, #16]
  405a94:	ldp	x29, x30, [sp], #32
  405a98:	ret
  405a9c:	bl	405d5c <__fxstatat@plt+0x41bc>
  405aa0:	stp	x29, x30, [sp, #-32]!
  405aa4:	str	x19, [sp, #16]
  405aa8:	mov	x19, x1
  405aac:	mov	x29, sp
  405ab0:	cbz	x0, 405ac4 <__fxstatat@plt+0x3f24>
  405ab4:	cbnz	x19, 405ac4 <__fxstatat@plt+0x3f24>
  405ab8:	bl	401a40 <free@plt>
  405abc:	mov	x0, xzr
  405ac0:	b	405ad4 <__fxstatat@plt+0x3f34>
  405ac4:	mov	x1, x19
  405ac8:	bl	401950 <realloc@plt>
  405acc:	cbz	x19, 405ad4 <__fxstatat@plt+0x3f34>
  405ad0:	cbz	x0, 405ae0 <__fxstatat@plt+0x3f40>
  405ad4:	ldr	x19, [sp, #16]
  405ad8:	ldp	x29, x30, [sp], #32
  405adc:	ret
  405ae0:	bl	405d5c <__fxstatat@plt+0x41bc>
  405ae4:	stp	x29, x30, [sp, #-32]!
  405ae8:	ldr	x8, [x1]
  405aec:	str	x19, [sp, #16]
  405af0:	mov	x29, sp
  405af4:	cbz	x0, 405b38 <__fxstatat@plt+0x3f98>
  405af8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405afc:	movk	x9, #0x5554
  405b00:	udiv	x9, x9, x2
  405b04:	cmp	x9, x8
  405b08:	b.ls	405b74 <__fxstatat@plt+0x3fd4>  // b.plast
  405b0c:	add	x8, x8, x8, lsr #1
  405b10:	add	x9, x8, #0x1
  405b14:	mul	x8, x9, x2
  405b18:	str	x9, [x1]
  405b1c:	cbz	x8, 405b78 <__fxstatat@plt+0x3fd8>
  405b20:	mov	x1, x8
  405b24:	bl	401950 <realloc@plt>
  405b28:	cbz	x0, 405b74 <__fxstatat@plt+0x3fd4>
  405b2c:	ldr	x19, [sp, #16]
  405b30:	ldp	x29, x30, [sp], #32
  405b34:	ret
  405b38:	cbnz	x8, 405b4c <__fxstatat@plt+0x3fac>
  405b3c:	mov	w8, #0x80                  	// #128
  405b40:	udiv	x8, x8, x2
  405b44:	cmp	x2, #0x80
  405b48:	cinc	x8, x8, hi  // hi = pmore
  405b4c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405b50:	udiv	x9, x9, x2
  405b54:	cmp	x9, x8
  405b58:	b.cc	405b74 <__fxstatat@plt+0x3fd4>  // b.lo, b.ul, b.last
  405b5c:	mul	x19, x8, x2
  405b60:	mov	x0, x19
  405b64:	str	x8, [x1]
  405b68:	bl	401890 <malloc@plt>
  405b6c:	cbz	x19, 405b2c <__fxstatat@plt+0x3f8c>
  405b70:	cbnz	x0, 405b2c <__fxstatat@plt+0x3f8c>
  405b74:	bl	405d5c <__fxstatat@plt+0x41bc>
  405b78:	bl	401a40 <free@plt>
  405b7c:	mov	x0, xzr
  405b80:	ldr	x19, [sp, #16]
  405b84:	ldp	x29, x30, [sp], #32
  405b88:	ret
  405b8c:	stp	x29, x30, [sp, #-32]!
  405b90:	str	x19, [sp, #16]
  405b94:	mov	x29, sp
  405b98:	mov	x19, x0
  405b9c:	bl	401890 <malloc@plt>
  405ba0:	cbz	x19, 405ba8 <__fxstatat@plt+0x4008>
  405ba4:	cbz	x0, 405bb4 <__fxstatat@plt+0x4014>
  405ba8:	ldr	x19, [sp, #16]
  405bac:	ldp	x29, x30, [sp], #32
  405bb0:	ret
  405bb4:	bl	405d5c <__fxstatat@plt+0x41bc>
  405bb8:	stp	x29, x30, [sp, #-16]!
  405bbc:	ldr	x8, [x1]
  405bc0:	mov	x29, sp
  405bc4:	cbz	x0, 405bf8 <__fxstatat@plt+0x4058>
  405bc8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405bcc:	movk	x9, #0x5554
  405bd0:	cmp	x8, x9
  405bd4:	b.cs	405c3c <__fxstatat@plt+0x409c>  // b.hs, b.nlast
  405bd8:	add	x8, x8, x8, lsr #1
  405bdc:	adds	x8, x8, #0x1
  405be0:	str	x8, [x1]
  405be4:	b.eq	405c18 <__fxstatat@plt+0x4078>  // b.none
  405be8:	mov	x1, x8
  405bec:	bl	401950 <realloc@plt>
  405bf0:	cbnz	x0, 405c10 <__fxstatat@plt+0x4070>
  405bf4:	b	405c3c <__fxstatat@plt+0x409c>
  405bf8:	cbz	x8, 405c28 <__fxstatat@plt+0x4088>
  405bfc:	tbnz	x8, #63, 405c3c <__fxstatat@plt+0x409c>
  405c00:	mov	x0, x8
  405c04:	str	x8, [x1]
  405c08:	bl	401890 <malloc@plt>
  405c0c:	cbz	x0, 405c3c <__fxstatat@plt+0x409c>
  405c10:	ldp	x29, x30, [sp], #16
  405c14:	ret
  405c18:	bl	401a40 <free@plt>
  405c1c:	mov	x0, xzr
  405c20:	ldp	x29, x30, [sp], #16
  405c24:	ret
  405c28:	mov	w8, #0x80                  	// #128
  405c2c:	mov	x0, x8
  405c30:	str	x8, [x1]
  405c34:	bl	401890 <malloc@plt>
  405c38:	cbnz	x0, 405c10 <__fxstatat@plt+0x4070>
  405c3c:	bl	405d5c <__fxstatat@plt+0x41bc>
  405c40:	stp	x29, x30, [sp, #-32]!
  405c44:	stp	x20, x19, [sp, #16]
  405c48:	mov	x29, sp
  405c4c:	mov	x19, x0
  405c50:	bl	401890 <malloc@plt>
  405c54:	mov	x20, x0
  405c58:	cbz	x19, 405c60 <__fxstatat@plt+0x40c0>
  405c5c:	cbz	x20, 405c80 <__fxstatat@plt+0x40e0>
  405c60:	mov	x0, x20
  405c64:	mov	w1, wzr
  405c68:	mov	x2, x19
  405c6c:	bl	401900 <memset@plt>
  405c70:	mov	x0, x20
  405c74:	ldp	x20, x19, [sp, #16]
  405c78:	ldp	x29, x30, [sp], #32
  405c7c:	ret
  405c80:	bl	405d5c <__fxstatat@plt+0x41bc>
  405c84:	stp	x29, x30, [sp, #-16]!
  405c88:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405c8c:	udiv	x8, x8, x1
  405c90:	cmp	x8, x0
  405c94:	mov	x29, sp
  405c98:	b.cc	405cac <__fxstatat@plt+0x410c>  // b.lo, b.ul, b.last
  405c9c:	bl	4061c8 <__fxstatat@plt+0x4628>
  405ca0:	cbz	x0, 405cac <__fxstatat@plt+0x410c>
  405ca4:	ldp	x29, x30, [sp], #16
  405ca8:	ret
  405cac:	bl	405d5c <__fxstatat@plt+0x41bc>
  405cb0:	stp	x29, x30, [sp, #-48]!
  405cb4:	stp	x20, x19, [sp, #32]
  405cb8:	mov	x20, x0
  405cbc:	mov	x0, x1
  405cc0:	str	x21, [sp, #16]
  405cc4:	mov	x29, sp
  405cc8:	mov	x19, x1
  405ccc:	bl	401890 <malloc@plt>
  405cd0:	mov	x21, x0
  405cd4:	cbz	x19, 405cdc <__fxstatat@plt+0x413c>
  405cd8:	cbz	x21, 405d00 <__fxstatat@plt+0x4160>
  405cdc:	mov	x0, x21
  405ce0:	mov	x1, x20
  405ce4:	mov	x2, x19
  405ce8:	bl	401770 <memcpy@plt>
  405cec:	mov	x0, x21
  405cf0:	ldp	x20, x19, [sp, #32]
  405cf4:	ldr	x21, [sp, #16]
  405cf8:	ldp	x29, x30, [sp], #48
  405cfc:	ret
  405d00:	bl	405d5c <__fxstatat@plt+0x41bc>
  405d04:	stp	x29, x30, [sp, #-48]!
  405d08:	str	x21, [sp, #16]
  405d0c:	stp	x20, x19, [sp, #32]
  405d10:	mov	x29, sp
  405d14:	mov	x19, x0
  405d18:	bl	4017b0 <strlen@plt>
  405d1c:	add	x20, x0, #0x1
  405d20:	mov	x0, x20
  405d24:	bl	401890 <malloc@plt>
  405d28:	mov	x21, x0
  405d2c:	cbz	x20, 405d34 <__fxstatat@plt+0x4194>
  405d30:	cbz	x21, 405d58 <__fxstatat@plt+0x41b8>
  405d34:	mov	x0, x21
  405d38:	mov	x1, x19
  405d3c:	mov	x2, x20
  405d40:	bl	401770 <memcpy@plt>
  405d44:	mov	x0, x21
  405d48:	ldp	x20, x19, [sp, #32]
  405d4c:	ldr	x21, [sp, #16]
  405d50:	ldp	x29, x30, [sp], #48
  405d54:	ret
  405d58:	bl	405d5c <__fxstatat@plt+0x41bc>
  405d5c:	stp	x29, x30, [sp, #-32]!
  405d60:	str	x19, [sp, #16]
  405d64:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  405d68:	ldr	w19, [x8, #576]
  405d6c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405d70:	add	x1, x1, #0x730
  405d74:	mov	w2, #0x5                   	// #5
  405d78:	mov	x0, xzr
  405d7c:	mov	x29, sp
  405d80:	bl	401af0 <dcgettext@plt>
  405d84:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405d88:	mov	x3, x0
  405d8c:	add	x2, x2, #0xc4e
  405d90:	mov	w0, w19
  405d94:	mov	w1, wzr
  405d98:	bl	4017d0 <error@plt>
  405d9c:	bl	4019b0 <abort@plt>
  405da0:	stp	x29, x30, [sp, #-16]!
  405da4:	orr	w1, w1, #0x200
  405da8:	mov	x29, sp
  405dac:	bl	406214 <__fxstatat@plt+0x4674>
  405db0:	cbz	x0, 405dbc <__fxstatat@plt+0x421c>
  405db4:	ldp	x29, x30, [sp], #16
  405db8:	ret
  405dbc:	bl	401b50 <__errno_location@plt>
  405dc0:	ldr	w8, [x0]
  405dc4:	cmp	w8, #0x16
  405dc8:	b.ne	405dec <__fxstatat@plt+0x424c>  // b.any
  405dcc:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  405dd0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405dd4:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  405dd8:	add	x0, x0, #0x741
  405ddc:	add	x1, x1, #0x751
  405de0:	add	x3, x3, #0x75c
  405de4:	mov	w2, #0x29                  	// #41
  405de8:	bl	401b40 <__assert_fail@plt>
  405dec:	bl	405d5c <__fxstatat@plt+0x41bc>
  405df0:	ldr	w8, [x0, #72]
  405df4:	mov	w9, #0x11                  	// #17
  405df8:	and	w8, w8, w9
  405dfc:	cmp	w8, #0x10
  405e00:	b.eq	405e1c <__fxstatat@plt+0x427c>  // b.none
  405e04:	cmp	w8, #0x11
  405e08:	b.ne	405e24 <__fxstatat@plt+0x4284>  // b.any
  405e0c:	ldr	x8, [x1, #88]
  405e10:	cmp	x8, #0x0
  405e14:	cset	w0, ne  // ne = any
  405e18:	ret
  405e1c:	mov	w0, #0x1                   	// #1
  405e20:	ret
  405e24:	mov	w0, wzr
  405e28:	ret
  405e2c:	stp	x29, x30, [sp, #-80]!
  405e30:	cmp	w2, #0x25
  405e34:	str	x25, [sp, #16]
  405e38:	stp	x24, x23, [sp, #32]
  405e3c:	stp	x22, x21, [sp, #48]
  405e40:	stp	x20, x19, [sp, #64]
  405e44:	mov	x29, sp
  405e48:	b.cs	4061a8 <__fxstatat@plt+0x4608>  // b.hs, b.nlast
  405e4c:	mov	x23, x4
  405e50:	mov	x19, x3
  405e54:	mov	w22, w2
  405e58:	mov	x21, x1
  405e5c:	mov	x20, x0
  405e60:	bl	401b50 <__errno_location@plt>
  405e64:	mov	x24, x0
  405e68:	str	wzr, [x0]
  405e6c:	bl	401a20 <__ctype_b_loc@plt>
  405e70:	ldr	x8, [x0]
  405e74:	mov	x10, x20
  405e78:	ldrb	w9, [x10], #1
  405e7c:	ldrh	w11, [x8, x9, lsl #1]
  405e80:	tbnz	w11, #13, 405e78 <__fxstatat@plt+0x42d8>
  405e84:	cmp	x21, #0x0
  405e88:	add	x8, x29, #0x18
  405e8c:	csel	x21, x8, x21, eq  // eq = none
  405e90:	cmp	w9, #0x2d
  405e94:	b.ne	405ea0 <__fxstatat@plt+0x4300>  // b.any
  405e98:	mov	w20, #0x4                   	// #4
  405e9c:	b	406178 <__fxstatat@plt+0x45d8>
  405ea0:	mov	x0, x20
  405ea4:	mov	x1, x21
  405ea8:	mov	w2, w22
  405eac:	bl	4017a0 <strtoul@plt>
  405eb0:	ldr	x25, [x21]
  405eb4:	cmp	x25, x20
  405eb8:	b.eq	405ee4 <__fxstatat@plt+0x4344>  // b.none
  405ebc:	ldr	w20, [x24]
  405ec0:	mov	x22, x0
  405ec4:	cbz	w20, 405ed4 <__fxstatat@plt+0x4334>
  405ec8:	cmp	w20, #0x22
  405ecc:	b.ne	405e98 <__fxstatat@plt+0x42f8>  // b.any
  405ed0:	mov	w20, #0x1                   	// #1
  405ed4:	cbz	x23, 406174 <__fxstatat@plt+0x45d4>
  405ed8:	ldrb	w24, [x25]
  405edc:	cbnz	w24, 405f0c <__fxstatat@plt+0x436c>
  405ee0:	b	406174 <__fxstatat@plt+0x45d4>
  405ee4:	cbz	x23, 405e98 <__fxstatat@plt+0x42f8>
  405ee8:	ldrb	w1, [x20]
  405eec:	cbz	w1, 405e98 <__fxstatat@plt+0x42f8>
  405ef0:	mov	x0, x23
  405ef4:	bl	401a70 <strchr@plt>
  405ef8:	cbz	x0, 405e98 <__fxstatat@plt+0x42f8>
  405efc:	mov	w20, wzr
  405f00:	mov	w22, #0x1                   	// #1
  405f04:	ldrb	w24, [x25]
  405f08:	cbz	w24, 406174 <__fxstatat@plt+0x45d4>
  405f0c:	mov	x0, x23
  405f10:	mov	w1, w24
  405f14:	bl	401a70 <strchr@plt>
  405f18:	cbz	x0, 405fe4 <__fxstatat@plt+0x4444>
  405f1c:	sub	w10, w24, #0x45
  405f20:	mov	w8, #0x1                   	// #1
  405f24:	cmp	w10, #0x2f
  405f28:	mov	w9, #0x400                 	// #1024
  405f2c:	b.hi	405fa4 <__fxstatat@plt+0x4404>  // b.pmore
  405f30:	mov	w11, #0x1                   	// #1
  405f34:	lsl	x10, x11, x10
  405f38:	mov	x11, #0x8945                	// #35141
  405f3c:	movk	x11, #0x30, lsl #16
  405f40:	movk	x11, #0x8144, lsl #32
  405f44:	tst	x10, x11
  405f48:	b.eq	405fa4 <__fxstatat@plt+0x4404>  // b.none
  405f4c:	mov	w1, #0x30                  	// #48
  405f50:	mov	x0, x23
  405f54:	bl	401a70 <strchr@plt>
  405f58:	cbz	x0, 405f90 <__fxstatat@plt+0x43f0>
  405f5c:	ldrb	w8, [x25, #1]
  405f60:	cmp	w8, #0x42
  405f64:	b.eq	405f9c <__fxstatat@plt+0x43fc>  // b.none
  405f68:	cmp	w8, #0x44
  405f6c:	b.eq	405f9c <__fxstatat@plt+0x43fc>  // b.none
  405f70:	cmp	w8, #0x69
  405f74:	b.ne	405f90 <__fxstatat@plt+0x43f0>  // b.any
  405f78:	ldrb	w8, [x25, #2]
  405f7c:	mov	w9, #0x3                   	// #3
  405f80:	cmp	w8, #0x42
  405f84:	csinc	x8, x9, xzr, eq  // eq = none
  405f88:	mov	w9, #0x400                 	// #1024
  405f8c:	b	405fa4 <__fxstatat@plt+0x4404>
  405f90:	mov	w8, #0x1                   	// #1
  405f94:	mov	w9, #0x400                 	// #1024
  405f98:	b	405fa4 <__fxstatat@plt+0x4404>
  405f9c:	mov	w8, #0x2                   	// #2
  405fa0:	mov	w9, #0x3e8                 	// #1000
  405fa4:	sub	w10, w24, #0x42
  405fa8:	cmp	w10, #0x35
  405fac:	b.hi	405fe4 <__fxstatat@plt+0x4444>  // b.pmore
  405fb0:	adrp	x11, 40b000 <__fxstatat@plt+0x9460>
  405fb4:	add	x11, x11, #0x7aa
  405fb8:	adr	x12, 405fcc <__fxstatat@plt+0x442c>
  405fbc:	ldrb	w13, [x11, x10]
  405fc0:	add	x12, x12, x13, lsl #2
  405fc4:	mov	w10, wzr
  405fc8:	br	x12
  405fcc:	umulh	x10, x9, x22
  405fd0:	mul	x11, x22, x9
  405fd4:	cmp	xzr, x10
  405fd8:	cset	w10, ne  // ne = any
  405fdc:	csinv	x11, x11, xzr, eq  // eq = none
  405fe0:	b	406110 <__fxstatat@plt+0x4570>
  405fe4:	str	x22, [x19]
  405fe8:	orr	w20, w20, #0x2
  405fec:	b	406178 <__fxstatat@plt+0x45d8>
  405ff0:	umulh	x10, x9, x22
  405ff4:	mul	x9, x22, x9
  405ff8:	cmp	xzr, x10
  405ffc:	b	40614c <__fxstatat@plt+0x45ac>
  406000:	umulh	x10, x9, x22
  406004:	mul	x11, x22, x9
  406008:	cmp	xzr, x10
  40600c:	cset	w10, ne  // ne = any
  406010:	csinv	x11, x11, xzr, eq  // eq = none
  406014:	b	406128 <__fxstatat@plt+0x4588>
  406018:	umulh	x10, x9, x22
  40601c:	mul	x11, x22, x9
  406020:	cmp	xzr, x10
  406024:	cset	w10, ne  // ne = any
  406028:	csinv	x11, x11, xzr, eq  // eq = none
  40602c:	b	4060f8 <__fxstatat@plt+0x4558>
  406030:	umulh	x10, x9, x22
  406034:	mul	x11, x22, x9
  406038:	cmp	xzr, x10
  40603c:	cset	w10, ne  // ne = any
  406040:	csinv	x11, x11, xzr, eq  // eq = none
  406044:	b	4060b0 <__fxstatat@plt+0x4510>
  406048:	cmp	xzr, x22, lsr #54
  40604c:	lsl	x9, x22, #10
  406050:	b	40614c <__fxstatat@plt+0x45ac>
  406054:	umulh	x10, x9, x22
  406058:	mul	x11, x22, x9
  40605c:	cmp	xzr, x10
  406060:	cset	w10, ne  // ne = any
  406064:	csinv	x11, x11, xzr, eq  // eq = none
  406068:	b	4060c8 <__fxstatat@plt+0x4528>
  40606c:	umulh	x10, x9, x22
  406070:	mul	x11, x22, x9
  406074:	cmp	xzr, x10
  406078:	cset	w10, ne  // ne = any
  40607c:	csinv	x11, x11, xzr, eq  // eq = none
  406080:	b	4060e0 <__fxstatat@plt+0x4540>
  406084:	umulh	x10, x9, x22
  406088:	mul	x11, x22, x9
  40608c:	cmp	xzr, x10
  406090:	csinv	x11, x11, xzr, eq  // eq = none
  406094:	umulh	x12, x9, x11
  406098:	cset	w10, ne  // ne = any
  40609c:	cmp	xzr, x12
  4060a0:	mul	x11, x11, x9
  4060a4:	cset	w12, ne  // ne = any
  4060a8:	csinv	x11, x11, xzr, eq  // eq = none
  4060ac:	orr	w10, w10, w12
  4060b0:	umulh	x12, x9, x11
  4060b4:	cmp	xzr, x12
  4060b8:	mul	x11, x11, x9
  4060bc:	cset	w12, ne  // ne = any
  4060c0:	csinv	x11, x11, xzr, eq  // eq = none
  4060c4:	orr	w10, w10, w12
  4060c8:	umulh	x12, x9, x11
  4060cc:	cmp	xzr, x12
  4060d0:	mul	x11, x11, x9
  4060d4:	cset	w12, ne  // ne = any
  4060d8:	csinv	x11, x11, xzr, eq  // eq = none
  4060dc:	orr	w10, w10, w12
  4060e0:	umulh	x12, x9, x11
  4060e4:	cmp	xzr, x12
  4060e8:	mul	x11, x11, x9
  4060ec:	cset	w12, ne  // ne = any
  4060f0:	csinv	x11, x11, xzr, eq  // eq = none
  4060f4:	orr	w10, w10, w12
  4060f8:	umulh	x12, x9, x11
  4060fc:	cmp	xzr, x12
  406100:	mul	x11, x11, x9
  406104:	cset	w12, ne  // ne = any
  406108:	csinv	x11, x11, xzr, eq  // eq = none
  40610c:	orr	w10, w10, w12
  406110:	umulh	x12, x9, x11
  406114:	cmp	xzr, x12
  406118:	mul	x11, x11, x9
  40611c:	cset	w12, ne  // ne = any
  406120:	csinv	x11, x11, xzr, eq  // eq = none
  406124:	orr	w10, w10, w12
  406128:	umulh	x12, x9, x11
  40612c:	cmp	xzr, x12
  406130:	mul	x9, x11, x9
  406134:	cset	w11, ne  // ne = any
  406138:	csinv	x22, x9, xzr, eq  // eq = none
  40613c:	orr	w10, w10, w11
  406140:	b	406154 <__fxstatat@plt+0x45b4>
  406144:	cmp	xzr, x22, lsr #55
  406148:	lsl	x9, x22, #9
  40614c:	cset	w10, ne  // ne = any
  406150:	csinv	x22, x9, xzr, eq  // eq = none
  406154:	add	x9, x25, x8
  406158:	str	x9, [x21]
  40615c:	ldrb	w8, [x25, x8]
  406160:	and	w9, w10, #0x1
  406164:	orr	w9, w20, w9
  406168:	orr	w10, w9, #0x2
  40616c:	cmp	w8, #0x0
  406170:	csel	w20, w9, w10, eq  // eq = none
  406174:	str	x22, [x19]
  406178:	mov	w0, w20
  40617c:	ldp	x20, x19, [sp, #64]
  406180:	ldp	x22, x21, [sp, #48]
  406184:	ldp	x24, x23, [sp, #32]
  406188:	ldr	x25, [sp, #16]
  40618c:	ldp	x29, x30, [sp], #80
  406190:	ret
  406194:	cmn	x22, x22
  406198:	lsl	x9, x22, #1
  40619c:	cset	w10, cs  // cs = hs, nlast
  4061a0:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  4061a4:	b	406154 <__fxstatat@plt+0x45b4>
  4061a8:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  4061ac:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4061b0:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  4061b4:	add	x0, x0, #0x7e0
  4061b8:	add	x1, x1, #0x806
  4061bc:	add	x3, x3, #0x816
  4061c0:	mov	w2, #0x54                  	// #84
  4061c4:	bl	401b40 <__assert_fail@plt>
  4061c8:	mov	x8, x1
  4061cc:	mov	w1, #0x1                   	// #1
  4061d0:	mov	w9, #0x1                   	// #1
  4061d4:	cbz	x0, 40620c <__fxstatat@plt+0x466c>
  4061d8:	cbz	x8, 40620c <__fxstatat@plt+0x466c>
  4061dc:	umulh	x10, x8, x0
  4061e0:	mov	x1, x8
  4061e4:	mov	x9, x0
  4061e8:	cbz	x10, 40620c <__fxstatat@plt+0x466c>
  4061ec:	stp	x29, x30, [sp, #-16]!
  4061f0:	mov	x29, sp
  4061f4:	bl	401b50 <__errno_location@plt>
  4061f8:	mov	w8, #0xc                   	// #12
  4061fc:	str	w8, [x0]
  406200:	mov	x0, xzr
  406204:	ldp	x29, x30, [sp], #16
  406208:	ret
  40620c:	mov	x0, x9
  406210:	b	401920 <calloc@plt>
  406214:	sub	sp, sp, #0x70
  406218:	cmp	w1, #0x1, lsl #12
  40621c:	stp	x29, x30, [sp, #16]
  406220:	stp	x28, x27, [sp, #32]
  406224:	stp	x26, x25, [sp, #48]
  406228:	stp	x24, x23, [sp, #64]
  40622c:	stp	x22, x21, [sp, #80]
  406230:	stp	x20, x19, [sp, #96]
  406234:	add	x29, sp, #0x10
  406238:	b.cs	4062f0 <__fxstatat@plt+0x4750>  // b.hs, b.nlast
  40623c:	mov	w8, #0x204                 	// #516
  406240:	mov	w22, w1
  406244:	bics	wzr, w8, w1
  406248:	b.eq	4062f0 <__fxstatat@plt+0x4750>  // b.none
  40624c:	mov	w8, #0x12                  	// #18
  406250:	tst	w22, w8
  406254:	b.eq	4062f0 <__fxstatat@plt+0x4750>  // b.none
  406258:	mov	x23, x0
  40625c:	mov	w0, #0x80                  	// #128
  406260:	mov	x21, x2
  406264:	bl	401890 <malloc@plt>
  406268:	mov	x19, x0
  40626c:	cbz	x0, 406300 <__fxstatat@plt+0x4760>
  406270:	and	w8, w22, #0xfffffdff
  406274:	tst	w22, #0x2
  406278:	orr	w8, w8, #0x4
  40627c:	movi	v0.2d, #0x0
  406280:	csel	w8, w22, w8, eq  // eq = none
  406284:	stp	q0, q0, [x19, #64]
  406288:	str	w8, [x19, #72]
  40628c:	mov	w8, #0xffffff9c            	// #-100
  406290:	stp	q0, q0, [x19, #96]
  406294:	stp	q0, q0, [x19, #32]
  406298:	stp	q0, q0, [x19]
  40629c:	str	x21, [x19, #64]
  4062a0:	str	w8, [x19, #44]
  4062a4:	ldr	x8, [x23]
  4062a8:	cbz	x8, 406324 <__fxstatat@plt+0x4784>
  4062ac:	mov	x20, xzr
  4062b0:	add	x24, x23, #0x8
  4062b4:	mov	x0, x8
  4062b8:	bl	4017b0 <strlen@plt>
  4062bc:	ldr	x8, [x24], #8
  4062c0:	cmp	x0, x20
  4062c4:	csel	x20, x0, x20, hi  // hi = pmore
  4062c8:	cbnz	x8, 4062b4 <__fxstatat@plt+0x4714>
  4062cc:	add	x8, x20, #0x1
  4062d0:	cmp	x8, #0x1, lsl #12
  4062d4:	mov	w8, #0x1000                	// #4096
  4062d8:	csinc	x8, x8, x20, ls  // ls = plast
  4062dc:	add	x0, x8, #0x100
  4062e0:	str	x0, [x19, #48]
  4062e4:	bl	401890 <malloc@plt>
  4062e8:	cbnz	x0, 406334 <__fxstatat@plt+0x4794>
  4062ec:	b	4066a4 <__fxstatat@plt+0x4b04>
  4062f0:	bl	401b50 <__errno_location@plt>
  4062f4:	mov	w8, #0x16                  	// #22
  4062f8:	mov	x19, xzr
  4062fc:	str	w8, [x0]
  406300:	mov	x0, x19
  406304:	ldp	x20, x19, [sp, #96]
  406308:	ldp	x22, x21, [sp, #80]
  40630c:	ldp	x24, x23, [sp, #64]
  406310:	ldp	x26, x25, [sp, #48]
  406314:	ldp	x28, x27, [sp, #32]
  406318:	ldp	x29, x30, [sp, #16]
  40631c:	add	sp, sp, #0x70
  406320:	ret
  406324:	mov	w0, #0x1100                	// #4352
  406328:	str	x0, [x19, #48]
  40632c:	bl	401890 <malloc@plt>
  406330:	cbz	x0, 4066a4 <__fxstatat@plt+0x4b04>
  406334:	str	x0, [x19, #32]
  406338:	ldr	x24, [x23]
  40633c:	mov	x25, x0
  406340:	cbz	x24, 406388 <__fxstatat@plt+0x47e8>
  406344:	mov	w0, #0x100                 	// #256
  406348:	bl	401890 <malloc@plt>
  40634c:	cbz	x0, 4066a8 <__fxstatat@plt+0x4b08>
  406350:	mov	x20, x0
  406354:	mov	w8, #0x30000               	// #196608
  406358:	mov	x9, #0xffffffffffffffff    	// #-1
  40635c:	mov	w10, #0xffffffff            	// #-1
  406360:	strb	wzr, [x0, #248]
  406364:	str	x25, [x0, #56]
  406368:	str	wzr, [x0, #64]
  40636c:	stp	xzr, xzr, [x0, #32]
  406370:	str	xzr, [x0, #24]
  406374:	stur	w8, [x0, #110]
  406378:	str	x19, [x0, #80]
  40637c:	stp	x9, xzr, [x0, #88]
  406380:	str	w10, [x0, #104]
  406384:	b	40638c <__fxstatat@plt+0x47ec>
  406388:	mov	x20, xzr
  40638c:	cbz	x21, 4064d4 <__fxstatat@plt+0x4934>
  406390:	ldrb	w8, [x19, #73]
  406394:	ubfx	w8, w8, #2, #1
  406398:	stur	w8, [x29, #-4]
  40639c:	cbz	x24, 4064e0 <__fxstatat@plt+0x4940>
  4063a0:	tbnz	w22, #11, 4064e8 <__fxstatat@plt+0x4948>
  4063a4:	mov	x22, xzr
  4063a8:	mov	x25, xzr
  4063ac:	str	xzr, [sp]
  4063b0:	b	4063f4 <__fxstatat@plt+0x4854>
  4063b4:	str	xzr, [x26, #16]
  4063b8:	cbz	x22, 4063d8 <__fxstatat@plt+0x4838>
  4063bc:	ldr	x8, [sp]
  4063c0:	str	x26, [sp]
  4063c4:	str	x26, [x8, #16]
  4063c8:	ldr	x24, [x23, #8]!
  4063cc:	add	x25, x25, #0x1
  4063d0:	cbnz	x24, 4063f4 <__fxstatat@plt+0x4854>
  4063d4:	b	4065f0 <__fxstatat@plt+0x4a50>
  4063d8:	str	x26, [sp]
  4063dc:	b	4063e4 <__fxstatat@plt+0x4844>
  4063e0:	str	x22, [x26, #16]
  4063e4:	mov	x22, x26
  4063e8:	ldr	x24, [x23, #8]!
  4063ec:	add	x25, x25, #0x1
  4063f0:	cbz	x24, 4065f0 <__fxstatat@plt+0x4a50>
  4063f4:	mov	x0, x24
  4063f8:	bl	4017b0 <strlen@plt>
  4063fc:	mov	x27, x0
  406400:	cmp	x0, #0x3
  406404:	b.cc	406438 <__fxstatat@plt+0x4898>  // b.lo, b.ul, b.last
  406408:	add	x8, x27, x24
  40640c:	ldurb	w8, [x8, #-1]
  406410:	cmp	w8, #0x2f
  406414:	b.ne	406438 <__fxstatat@plt+0x4898>  // b.any
  406418:	sub	x8, x24, #0x2
  40641c:	ldrb	w9, [x8, x27]
  406420:	cmp	w9, #0x2f
  406424:	b.ne	406438 <__fxstatat@plt+0x4898>  // b.any
  406428:	sub	x27, x27, #0x1
  40642c:	cmp	x27, #0x1
  406430:	b.hi	40641c <__fxstatat@plt+0x487c>  // b.pmore
  406434:	mov	w27, #0x1                   	// #1
  406438:	add	x8, x27, #0x100
  40643c:	and	x0, x8, #0xfffffffffffffff8
  406440:	bl	401890 <malloc@plt>
  406444:	cbz	x0, 406698 <__fxstatat@plt+0x4af8>
  406448:	add	x28, x0, #0xf8
  40644c:	mov	x26, x0
  406450:	mov	x0, x28
  406454:	mov	x1, x24
  406458:	mov	x2, x27
  40645c:	bl	401770 <memcpy@plt>
  406460:	ldr	x8, [x19, #32]
  406464:	mov	w9, #0x30000               	// #196608
  406468:	strb	wzr, [x28, x27]
  40646c:	stur	w9, [x26, #110]
  406470:	ldur	w9, [x29, #-4]
  406474:	cmp	x22, #0x0
  406478:	stp	x28, x8, [x26, #48]
  40647c:	cset	w8, ne  // ne = any
  406480:	and	w8, w9, w8
  406484:	stp	xzr, x27, [x26, #88]
  406488:	str	wzr, [x26, #64]
  40648c:	stp	xzr, xzr, [x26, #24]
  406490:	str	x19, [x26, #80]
  406494:	str	x20, [x26, #8]
  406498:	str	xzr, [x26, #40]
  40649c:	tbz	w8, #0, 4064b8 <__fxstatat@plt+0x4918>
  4064a0:	mov	w8, #0xb                   	// #11
  4064a4:	strh	w8, [x26, #108]
  4064a8:	mov	w8, #0x2                   	// #2
  4064ac:	str	x8, [x26, #168]
  4064b0:	cbnz	x21, 4063e0 <__fxstatat@plt+0x4840>
  4064b4:	b	4063b4 <__fxstatat@plt+0x4814>
  4064b8:	mov	x0, x19
  4064bc:	mov	x1, x26
  4064c0:	mov	w2, wzr
  4064c4:	bl	406760 <__fxstatat@plt+0x4bc0>
  4064c8:	strh	w0, [x26, #108]
  4064cc:	cbnz	x21, 4063e0 <__fxstatat@plt+0x4840>
  4064d0:	b	4063b4 <__fxstatat@plt+0x4814>
  4064d4:	mov	w8, #0x1                   	// #1
  4064d8:	stur	w8, [x29, #-4]
  4064dc:	cbnz	x24, 4063a0 <__fxstatat@plt+0x4800>
  4064e0:	mov	x22, xzr
  4064e4:	b	406610 <__fxstatat@plt+0x4a70>
  4064e8:	mov	x22, xzr
  4064ec:	mov	x28, xzr
  4064f0:	add	x27, x23, #0x8
  4064f4:	str	xzr, [sp]
  4064f8:	b	406544 <__fxstatat@plt+0x49a4>
  4064fc:	str	xzr, [x23, #16]
  406500:	cbz	x22, 406524 <__fxstatat@plt+0x4984>
  406504:	ldr	x8, [sp]
  406508:	str	x23, [sp]
  40650c:	str	x23, [x8, #16]
  406510:	ldr	x24, [x27, x28, lsl #3]
  406514:	add	x25, x28, #0x1
  406518:	mov	x28, x25
  40651c:	cbnz	x24, 406544 <__fxstatat@plt+0x49a4>
  406520:	b	4065f0 <__fxstatat@plt+0x4a50>
  406524:	str	x23, [sp]
  406528:	b	406530 <__fxstatat@plt+0x4990>
  40652c:	str	x22, [x23, #16]
  406530:	mov	x22, x23
  406534:	ldr	x24, [x27, x28, lsl #3]
  406538:	add	x25, x28, #0x1
  40653c:	mov	x28, x25
  406540:	cbz	x24, 4065f0 <__fxstatat@plt+0x4a50>
  406544:	mov	x0, x24
  406548:	bl	4017b0 <strlen@plt>
  40654c:	add	x8, x0, #0x100
  406550:	mov	x25, x0
  406554:	and	x0, x8, #0xfffffffffffffff8
  406558:	bl	401890 <malloc@plt>
  40655c:	cbz	x0, 406698 <__fxstatat@plt+0x4af8>
  406560:	add	x26, x0, #0xf8
  406564:	mov	x23, x0
  406568:	mov	x0, x26
  40656c:	mov	x1, x24
  406570:	mov	x2, x25
  406574:	bl	401770 <memcpy@plt>
  406578:	ldur	w9, [x29, #-4]
  40657c:	ldr	x8, [x19, #32]
  406580:	cmp	x22, #0x0
  406584:	cset	w10, eq  // eq = none
  406588:	eor	w9, w9, #0x1
  40658c:	strb	wzr, [x26, x25]
  406590:	orr	w9, w9, w10
  406594:	stp	x26, x8, [x23, #48]
  406598:	mov	w8, #0x30000               	// #196608
  40659c:	stp	xzr, x25, [x23, #88]
  4065a0:	str	wzr, [x23, #64]
  4065a4:	stur	w8, [x23, #110]
  4065a8:	stp	xzr, xzr, [x23, #24]
  4065ac:	str	x19, [x23, #80]
  4065b0:	str	x20, [x23, #8]
  4065b4:	str	xzr, [x23, #40]
  4065b8:	tbnz	w9, #0, 4065d4 <__fxstatat@plt+0x4a34>
  4065bc:	mov	w8, #0xb                   	// #11
  4065c0:	strh	w8, [x23, #108]
  4065c4:	mov	w8, #0x2                   	// #2
  4065c8:	str	x8, [x23, #168]
  4065cc:	cbnz	x21, 40652c <__fxstatat@plt+0x498c>
  4065d0:	b	4064fc <__fxstatat@plt+0x495c>
  4065d4:	mov	x0, x19
  4065d8:	mov	x1, x23
  4065dc:	mov	w2, wzr
  4065e0:	bl	406760 <__fxstatat@plt+0x4bc0>
  4065e4:	strh	w0, [x23, #108]
  4065e8:	cbnz	x21, 40652c <__fxstatat@plt+0x498c>
  4065ec:	b	4064fc <__fxstatat@plt+0x495c>
  4065f0:	cbz	x21, 406610 <__fxstatat@plt+0x4a70>
  4065f4:	cmp	x25, #0x2
  4065f8:	b.cc	406610 <__fxstatat@plt+0x4a70>  // b.lo, b.ul, b.last
  4065fc:	mov	x0, x19
  406600:	mov	x1, x22
  406604:	mov	x2, x25
  406608:	bl	406948 <__fxstatat@plt+0x4da8>
  40660c:	mov	x22, x0
  406610:	mov	w0, #0x100                 	// #256
  406614:	bl	401890 <malloc@plt>
  406618:	cbz	x0, 406694 <__fxstatat@plt+0x4af4>
  40661c:	ldrh	w8, [x19, #72]
  406620:	mov	w9, #0x102                 	// #258
  406624:	strb	wzr, [x0, #248]
  406628:	str	wzr, [x0, #64]
  40662c:	tst	w8, w9
  406630:	mov	w8, #0x30000               	// #196608
  406634:	stur	w8, [x0, #110]
  406638:	mov	w8, #0x9                   	// #9
  40663c:	strh	w8, [x0, #108]
  406640:	ldr	x8, [x19, #32]
  406644:	stp	xzr, xzr, [x0, #32]
  406648:	str	x0, [x19]
  40664c:	stp	x22, xzr, [x0, #16]
  406650:	str	x8, [x0, #56]
  406654:	mov	w8, #0x1                   	// #1
  406658:	str	x19, [x0, #80]
  40665c:	stp	x8, xzr, [x0, #88]
  406660:	b.eq	4066e0 <__fxstatat@plt+0x4b40>  // b.none
  406664:	adrp	x2, 408000 <__fxstatat@plt+0x6460>
  406668:	adrp	x3, 408000 <__fxstatat@plt+0x6460>
  40666c:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  406670:	add	x2, x2, #0x28c
  406674:	add	x3, x3, #0x29c
  406678:	add	x4, x4, #0xa40
  40667c:	mov	w0, #0x1f                  	// #31
  406680:	mov	x1, xzr
  406684:	bl	408b98 <__fxstatat@plt+0x6ff8>
  406688:	str	x0, [x19, #88]
  40668c:	cbnz	x0, 4066f4 <__fxstatat@plt+0x4b54>
  406690:	b	406698 <__fxstatat@plt+0x4af8>
  406694:	str	xzr, [x19]
  406698:	cbnz	x22, 4066d0 <__fxstatat@plt+0x4b30>
  40669c:	mov	x0, x20
  4066a0:	bl	401a40 <free@plt>
  4066a4:	ldr	x25, [x19, #32]
  4066a8:	mov	x0, x25
  4066ac:	bl	401a40 <free@plt>
  4066b0:	mov	x0, x19
  4066b4:	bl	401a40 <free@plt>
  4066b8:	mov	x19, xzr
  4066bc:	b	406300 <__fxstatat@plt+0x4760>
  4066c0:	mov	x0, x22
  4066c4:	bl	401a40 <free@plt>
  4066c8:	mov	x22, x21
  4066cc:	cbz	x21, 40669c <__fxstatat@plt+0x4afc>
  4066d0:	ldp	x21, x0, [x22, #16]
  4066d4:	cbz	x0, 4066c0 <__fxstatat@plt+0x4b20>
  4066d8:	bl	401960 <closedir@plt>
  4066dc:	b	4066c0 <__fxstatat@plt+0x4b20>
  4066e0:	mov	w0, #0x20                  	// #32
  4066e4:	bl	401890 <malloc@plt>
  4066e8:	str	x0, [x19, #88]
  4066ec:	cbz	x0, 406698 <__fxstatat@plt+0x4af8>
  4066f0:	bl	408508 <__fxstatat@plt+0x6968>
  4066f4:	ldr	w8, [x19, #72]
  4066f8:	mov	w9, #0x204                 	// #516
  4066fc:	tst	w8, w9
  406700:	b.ne	406750 <__fxstatat@plt+0x4bb0>  // b.any
  406704:	mov	w2, #0x4900                	// #18688
  406708:	lsr	w9, w8, #4
  40670c:	movk	w2, #0x8, lsl #16
  406710:	bfi	w2, w9, #15, #1
  406714:	tbnz	w8, #9, 40672c <__fxstatat@plt+0x4b8c>
  406718:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  40671c:	add	x0, x0, #0x868
  406720:	mov	w1, w2
  406724:	bl	4085d0 <__fxstatat@plt+0x6a30>
  406728:	b	40673c <__fxstatat@plt+0x4b9c>
  40672c:	ldr	w0, [x19, #44]
  406730:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  406734:	add	x1, x1, #0x868
  406738:	bl	4099ac <__fxstatat@plt+0x7e0c>
  40673c:	str	w0, [x19, #40]
  406740:	tbz	w0, #31, 406750 <__fxstatat@plt+0x4bb0>
  406744:	ldr	w8, [x19, #72]
  406748:	orr	w8, w8, #0x4
  40674c:	str	w8, [x19, #72]
  406750:	add	x0, x19, #0x60
  406754:	mov	w1, #0xffffffff            	// #-1
  406758:	bl	4098a8 <__fxstatat@plt+0x7d08>
  40675c:	b	406300 <__fxstatat@plt+0x4760>
  406760:	stp	x29, x30, [sp, #-48]!
  406764:	stp	x20, x19, [sp, #32]
  406768:	ldr	x9, [x1, #88]
  40676c:	ldr	w8, [x0, #72]
  406770:	str	x21, [sp, #16]
  406774:	mov	x19, x1
  406778:	mov	x21, x0
  40677c:	mov	x29, sp
  406780:	cbz	x9, 406790 <__fxstatat@plt+0x4bf0>
  406784:	add	x20, x19, #0x78
  406788:	tbz	w2, #0, 4067a0 <__fxstatat@plt+0x4c00>
  40678c:	b	4067cc <__fxstatat@plt+0x4c2c>
  406790:	and	w9, w8, #0x1
  406794:	orr	w2, w9, w2
  406798:	add	x20, x19, #0x78
  40679c:	tbnz	w2, #0, 4067cc <__fxstatat@plt+0x4c2c>
  4067a0:	tbnz	w8, #1, 4067cc <__fxstatat@plt+0x4c2c>
  4067a4:	ldr	w1, [x21, #44]
  4067a8:	ldr	x2, [x19, #48]
  4067ac:	mov	w4, #0x100                 	// #256
  4067b0:	mov	w0, wzr
  4067b4:	mov	x3, x20
  4067b8:	bl	401ba0 <__fxstatat@plt>
  4067bc:	cbz	w0, 406838 <__fxstatat@plt+0x4c98>
  4067c0:	bl	401b50 <__errno_location@plt>
  4067c4:	mov	x21, x0
  4067c8:	b	406808 <__fxstatat@plt+0x4c68>
  4067cc:	ldr	x1, [x19, #48]
  4067d0:	mov	w0, wzr
  4067d4:	mov	x2, x20
  4067d8:	bl	401b60 <__xstat@plt>
  4067dc:	cbz	w0, 406838 <__fxstatat@plt+0x4c98>
  4067e0:	bl	401b50 <__errno_location@plt>
  4067e4:	ldr	w8, [x0]
  4067e8:	cmp	w8, #0x2
  4067ec:	b.ne	40680c <__fxstatat@plt+0x4c6c>  // b.any
  4067f0:	ldr	x1, [x19, #48]
  4067f4:	mov	x21, x0
  4067f8:	mov	w0, wzr
  4067fc:	mov	x2, x20
  406800:	bl	401ad0 <__lxstat@plt>
  406804:	cbz	w0, 406910 <__fxstatat@plt+0x4d70>
  406808:	ldr	w8, [x21]
  40680c:	movi	v0.2d, #0x0
  406810:	str	w8, [x19, #64]
  406814:	stp	q0, q0, [x20, #96]
  406818:	stp	q0, q0, [x20, #64]
  40681c:	stp	q0, q0, [x20, #32]
  406820:	stp	q0, q0, [x20]
  406824:	mov	w0, #0xa                   	// #10
  406828:	ldp	x20, x19, [sp, #32]
  40682c:	ldr	x21, [sp, #16]
  406830:	ldp	x29, x30, [sp], #48
  406834:	ret
  406838:	ldr	w8, [x19, #136]
  40683c:	and	w8, w8, #0xf000
  406840:	cmp	w8, #0xa, lsl #12
  406844:	b.eq	406894 <__fxstatat@plt+0x4cf4>  // b.none
  406848:	cmp	w8, #0x8, lsl #12
  40684c:	b.eq	4068a8 <__fxstatat@plt+0x4d08>  // b.none
  406850:	cmp	w8, #0x4, lsl #12
  406854:	b.ne	4068bc <__fxstatat@plt+0x4d1c>  // b.any
  406858:	ldr	w8, [x19, #140]
  40685c:	cmp	w8, #0x2
  406860:	b.cc	4068d0 <__fxstatat@plt+0x4d30>  // b.lo, b.ul, b.last
  406864:	ldr	x9, [x19, #88]
  406868:	cmp	x9, #0x1
  40686c:	b.lt	4068d0 <__fxstatat@plt+0x4d30>  // b.tstop
  406870:	ldr	w9, [x21, #72]
  406874:	mov	w10, #0x2                   	// #2
  406878:	bic	w9, w10, w9, lsr #4
  40687c:	sub	w8, w8, w9
  406880:	ldrb	w9, [x19, #248]
  406884:	str	w8, [x19, #104]
  406888:	cmp	w9, #0x2e
  40688c:	b.ne	4068fc <__fxstatat@plt+0x4d5c>  // b.any
  406890:	b	4068e4 <__fxstatat@plt+0x4d44>
  406894:	mov	w0, #0xc                   	// #12
  406898:	ldp	x20, x19, [sp, #32]
  40689c:	ldr	x21, [sp, #16]
  4068a0:	ldp	x29, x30, [sp], #48
  4068a4:	ret
  4068a8:	mov	w0, #0x8                   	// #8
  4068ac:	ldp	x20, x19, [sp, #32]
  4068b0:	ldr	x21, [sp, #16]
  4068b4:	ldp	x29, x30, [sp], #48
  4068b8:	ret
  4068bc:	mov	w0, #0x3                   	// #3
  4068c0:	ldp	x20, x19, [sp, #32]
  4068c4:	ldr	x21, [sp, #16]
  4068c8:	ldp	x29, x30, [sp], #48
  4068cc:	ret
  4068d0:	mov	w8, #0xffffffff            	// #-1
  4068d4:	ldrb	w9, [x19, #248]
  4068d8:	str	w8, [x19, #104]
  4068dc:	cmp	w9, #0x2e
  4068e0:	b.ne	4068fc <__fxstatat@plt+0x4d5c>  // b.any
  4068e4:	ldrb	w8, [x19, #249]
  4068e8:	cbz	w8, 406928 <__fxstatat@plt+0x4d88>
  4068ec:	cmp	w8, #0x2e
  4068f0:	b.ne	4068fc <__fxstatat@plt+0x4d5c>  // b.any
  4068f4:	ldrb	w8, [x19, #250]
  4068f8:	cbz	w8, 406928 <__fxstatat@plt+0x4d88>
  4068fc:	mov	w0, #0x1                   	// #1
  406900:	ldp	x20, x19, [sp, #32]
  406904:	ldr	x21, [sp, #16]
  406908:	ldp	x29, x30, [sp], #48
  40690c:	ret
  406910:	str	wzr, [x21]
  406914:	mov	w0, #0xd                   	// #13
  406918:	ldp	x20, x19, [sp, #32]
  40691c:	ldr	x21, [sp, #16]
  406920:	ldp	x29, x30, [sp], #48
  406924:	ret
  406928:	ldr	x8, [x19, #88]
  40692c:	cmp	x8, #0x0
  406930:	mov	w8, #0x5                   	// #5
  406934:	csinc	w0, w8, wzr, ne  // ne = any
  406938:	ldp	x20, x19, [sp, #32]
  40693c:	ldr	x21, [sp, #16]
  406940:	ldp	x29, x30, [sp], #48
  406944:	ret
  406948:	stp	x29, x30, [sp, #-48]!
  40694c:	stp	x22, x21, [sp, #16]
  406950:	stp	x20, x19, [sp, #32]
  406954:	ldp	x8, x22, [x0, #56]
  406958:	mov	x21, x0
  40695c:	mov	x20, x2
  406960:	mov	x19, x1
  406964:	cmp	x8, x2
  406968:	mov	x29, sp
  40696c:	b.cs	40699c <__fxstatat@plt+0x4dfc>  // b.hs, b.nlast
  406970:	add	x8, x20, #0x28
  406974:	lsr	x9, x8, #61
  406978:	str	x8, [x21, #56]
  40697c:	cbnz	x9, 406a08 <__fxstatat@plt+0x4e68>
  406980:	ldr	x0, [x21, #16]
  406984:	lsl	x1, x8, #3
  406988:	bl	401950 <realloc@plt>
  40698c:	cbz	x0, 406a08 <__fxstatat@plt+0x4e68>
  406990:	str	x0, [x21, #16]
  406994:	cbnz	x19, 4069a4 <__fxstatat@plt+0x4e04>
  406998:	b	4069b4 <__fxstatat@plt+0x4e14>
  40699c:	ldr	x0, [x21, #16]
  4069a0:	cbz	x19, 4069b4 <__fxstatat@plt+0x4e14>
  4069a4:	str	x19, [x0], #8
  4069a8:	ldr	x19, [x19, #16]
  4069ac:	cbnz	x19, 4069a4 <__fxstatat@plt+0x4e04>
  4069b0:	ldr	x0, [x21, #16]
  4069b4:	mov	w2, #0x8                   	// #8
  4069b8:	mov	x1, x20
  4069bc:	mov	x3, x22
  4069c0:	bl	401810 <qsort@plt>
  4069c4:	ldr	x8, [x21, #16]
  4069c8:	cmp	x20, #0x1
  4069cc:	ldr	x19, [x8]
  4069d0:	mov	x9, x19
  4069d4:	b.eq	406a00 <__fxstatat@plt+0x4e60>  // b.none
  4069d8:	ldr	x10, [x8, #8]!
  4069dc:	subs	x9, x20, #0x2
  4069e0:	str	x10, [x19, #16]
  4069e4:	b.eq	4069fc <__fxstatat@plt+0x4e5c>  // b.none
  4069e8:	ldr	x10, [x8]
  4069ec:	ldr	x11, [x8, #8]!
  4069f0:	subs	x9, x9, #0x1
  4069f4:	str	x11, [x10, #16]
  4069f8:	b.ne	4069e8 <__fxstatat@plt+0x4e48>  // b.any
  4069fc:	ldr	x9, [x8]
  406a00:	str	xzr, [x9, #16]
  406a04:	b	406a18 <__fxstatat@plt+0x4e78>
  406a08:	ldr	x0, [x21, #16]
  406a0c:	bl	401a40 <free@plt>
  406a10:	str	xzr, [x21, #16]
  406a14:	str	xzr, [x21, #56]
  406a18:	mov	x0, x19
  406a1c:	ldp	x20, x19, [sp, #32]
  406a20:	ldp	x22, x21, [sp, #16]
  406a24:	ldp	x29, x30, [sp], #48
  406a28:	ret
  406a2c:	stp	x29, x30, [sp, #-48]!
  406a30:	stp	x20, x19, [sp, #32]
  406a34:	mov	x19, x0
  406a38:	ldr	x0, [x0]
  406a3c:	str	x21, [sp, #16]
  406a40:	mov	x29, sp
  406a44:	cbz	x0, 406a5c <__fxstatat@plt+0x4ebc>
  406a48:	ldr	x8, [x0, #88]
  406a4c:	tbz	x8, #63, 406ad4 <__fxstatat@plt+0x4f34>
  406a50:	mov	x20, x0
  406a54:	mov	x0, x20
  406a58:	bl	401a40 <free@plt>
  406a5c:	ldr	x20, [x19, #8]
  406a60:	cbnz	x20, 406ab4 <__fxstatat@plt+0x4f14>
  406a64:	ldr	x0, [x19, #16]
  406a68:	bl	401a40 <free@plt>
  406a6c:	ldr	x0, [x19, #32]
  406a70:	bl	401a40 <free@plt>
  406a74:	ldr	w8, [x19, #72]
  406a78:	tbnz	w8, #9, 406ae4 <__fxstatat@plt+0x4f44>
  406a7c:	tbnz	w8, #2, 406af4 <__fxstatat@plt+0x4f54>
  406a80:	ldr	w0, [x19, #40]
  406a84:	bl	4017e0 <fchdir@plt>
  406a88:	cbz	w0, 406afc <__fxstatat@plt+0x4f5c>
  406a8c:	bl	401b50 <__errno_location@plt>
  406a90:	ldr	w21, [x0]
  406a94:	ldr	w0, [x19, #40]
  406a98:	bl	401970 <close@plt>
  406a9c:	cbz	w21, 406b0c <__fxstatat@plt+0x4f6c>
  406aa0:	b	406b18 <__fxstatat@plt+0x4f78>
  406aa4:	mov	x0, x20
  406aa8:	bl	401a40 <free@plt>
  406aac:	mov	x20, x21
  406ab0:	cbz	x21, 406a64 <__fxstatat@plt+0x4ec4>
  406ab4:	ldp	x21, x0, [x20, #16]
  406ab8:	cbz	x0, 406aa4 <__fxstatat@plt+0x4f04>
  406abc:	bl	401960 <closedir@plt>
  406ac0:	b	406aa4 <__fxstatat@plt+0x4f04>
  406ac4:	bl	401a40 <free@plt>
  406ac8:	ldr	x8, [x20, #88]
  406acc:	mov	x0, x20
  406ad0:	tbnz	x8, #63, 406a54 <__fxstatat@plt+0x4eb4>
  406ad4:	ldr	x20, [x0, #16]
  406ad8:	cbnz	x20, 406ac4 <__fxstatat@plt+0x4f24>
  406adc:	ldr	x20, [x0, #8]
  406ae0:	b	406ac4 <__fxstatat@plt+0x4f24>
  406ae4:	ldr	w0, [x19, #44]
  406ae8:	tbnz	w0, #31, 406af4 <__fxstatat@plt+0x4f54>
  406aec:	bl	401970 <close@plt>
  406af0:	cbnz	w0, 406b10 <__fxstatat@plt+0x4f70>
  406af4:	mov	w21, wzr
  406af8:	b	406b18 <__fxstatat@plt+0x4f78>
  406afc:	mov	w21, wzr
  406b00:	ldr	w0, [x19, #40]
  406b04:	bl	401970 <close@plt>
  406b08:	cbnz	w21, 406b18 <__fxstatat@plt+0x4f78>
  406b0c:	cbz	w0, 406b18 <__fxstatat@plt+0x4f78>
  406b10:	bl	401b50 <__errno_location@plt>
  406b14:	ldr	w21, [x0]
  406b18:	add	x20, x19, #0x60
  406b1c:	mov	x0, x20
  406b20:	bl	4098c4 <__fxstatat@plt+0x7d24>
  406b24:	tbnz	w0, #0, 406b3c <__fxstatat@plt+0x4f9c>
  406b28:	mov	x0, x20
  406b2c:	bl	409914 <__fxstatat@plt+0x7d74>
  406b30:	tbnz	w0, #31, 406b1c <__fxstatat@plt+0x4f7c>
  406b34:	bl	401970 <close@plt>
  406b38:	b	406b1c <__fxstatat@plt+0x4f7c>
  406b3c:	ldr	x0, [x19, #80]
  406b40:	cbz	x0, 406b48 <__fxstatat@plt+0x4fa8>
  406b44:	bl	408e44 <__fxstatat@plt+0x72a4>
  406b48:	ldrh	w8, [x19, #72]
  406b4c:	mov	w9, #0x102                 	// #258
  406b50:	tst	w8, w9
  406b54:	b.eq	406b8c <__fxstatat@plt+0x4fec>  // b.none
  406b58:	ldr	x0, [x19, #88]
  406b5c:	cbz	x0, 406b64 <__fxstatat@plt+0x4fc4>
  406b60:	bl	408e44 <__fxstatat@plt+0x72a4>
  406b64:	mov	x0, x19
  406b68:	bl	401a40 <free@plt>
  406b6c:	cbz	w21, 406ba0 <__fxstatat@plt+0x5000>
  406b70:	bl	401b50 <__errno_location@plt>
  406b74:	str	w21, [x0]
  406b78:	mov	w0, #0xffffffff            	// #-1
  406b7c:	ldp	x20, x19, [sp, #32]
  406b80:	ldr	x21, [sp, #16]
  406b84:	ldp	x29, x30, [sp], #48
  406b88:	ret
  406b8c:	ldr	x0, [x19, #88]
  406b90:	bl	401a40 <free@plt>
  406b94:	mov	x0, x19
  406b98:	bl	401a40 <free@plt>
  406b9c:	cbnz	w21, 406b70 <__fxstatat@plt+0x4fd0>
  406ba0:	mov	w0, wzr
  406ba4:	ldp	x20, x19, [sp, #32]
  406ba8:	ldr	x21, [sp, #16]
  406bac:	ldp	x29, x30, [sp], #48
  406bb0:	ret
  406bb4:	stp	x29, x30, [sp, #-64]!
  406bb8:	stp	x22, x21, [sp, #32]
  406bbc:	stp	x20, x19, [sp, #48]
  406bc0:	ldr	x20, [x0]
  406bc4:	str	x23, [sp, #16]
  406bc8:	mov	x29, sp
  406bcc:	cbz	x20, 406f58 <__fxstatat@plt+0x53b8>
  406bd0:	ldr	w8, [x0, #72]
  406bd4:	mov	x19, x0
  406bd8:	tbnz	w8, #13, 406f54 <__fxstatat@plt+0x53b4>
  406bdc:	ldrh	w9, [x20, #112]
  406be0:	mov	w10, #0x3                   	// #3
  406be4:	strh	w10, [x20, #112]
  406be8:	cmp	w9, #0x1
  406bec:	b.eq	406c58 <__fxstatat@plt+0x50b8>  // b.none
  406bf0:	cmp	w9, #0x2
  406bf4:	b.ne	406c70 <__fxstatat@plt+0x50d0>  // b.any
  406bf8:	ldrh	w10, [x20, #108]
  406bfc:	and	w11, w10, #0xfffe
  406c00:	cmp	w11, #0xc
  406c04:	b.ne	406c74 <__fxstatat@plt+0x50d4>  // b.any
  406c08:	mov	w2, #0x1                   	// #1
  406c0c:	mov	x0, x19
  406c10:	mov	x1, x20
  406c14:	bl	406760 <__fxstatat@plt+0x4bc0>
  406c18:	and	w8, w0, #0xffff
  406c1c:	cmp	w8, #0x1
  406c20:	strh	w0, [x20, #108]
  406c24:	b.ne	40714c <__fxstatat@plt+0x55ac>  // b.any
  406c28:	ldr	w8, [x19, #72]
  406c2c:	tbnz	w8, #2, 40714c <__fxstatat@plt+0x55ac>
  406c30:	mov	w2, #0x4900                	// #18688
  406c34:	lsr	w9, w8, #4
  406c38:	movk	w2, #0x8, lsl #16
  406c3c:	bfi	w2, w9, #15, #1
  406c40:	tbnz	w8, #9, 406ebc <__fxstatat@plt+0x531c>
  406c44:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  406c48:	add	x0, x0, #0x868
  406c4c:	mov	w1, w2
  406c50:	bl	4085d0 <__fxstatat@plt+0x6a30>
  406c54:	b	406ecc <__fxstatat@plt+0x532c>
  406c58:	mov	x0, x19
  406c5c:	mov	x1, x20
  406c60:	mov	w2, wzr
  406c64:	bl	406760 <__fxstatat@plt+0x4bc0>
  406c68:	strh	w0, [x20, #108]
  406c6c:	b	406f58 <__fxstatat@plt+0x53b8>
  406c70:	ldrh	w10, [x20, #108]
  406c74:	cmp	w10, #0x1
  406c78:	b.ne	406cc0 <__fxstatat@plt+0x5120>  // b.any
  406c7c:	cmp	w9, #0x4
  406c80:	b.ne	406d44 <__fxstatat@plt+0x51a4>  // b.any
  406c84:	ldrb	w8, [x20, #110]
  406c88:	tbz	w8, #1, 406c94 <__fxstatat@plt+0x50f4>
  406c8c:	ldr	w0, [x20, #68]
  406c90:	bl	401970 <close@plt>
  406c94:	ldr	x21, [x19, #8]
  406c98:	cbnz	x21, 406cb0 <__fxstatat@plt+0x5110>
  406c9c:	b	406db8 <__fxstatat@plt+0x5218>
  406ca0:	mov	x0, x21
  406ca4:	bl	401a40 <free@plt>
  406ca8:	mov	x21, x22
  406cac:	cbz	x22, 406db4 <__fxstatat@plt+0x5214>
  406cb0:	ldp	x22, x0, [x21, #16]
  406cb4:	cbz	x0, 406ca0 <__fxstatat@plt+0x5100>
  406cb8:	bl	401960 <closedir@plt>
  406cbc:	b	406ca0 <__fxstatat@plt+0x5100>
  406cc0:	ldr	x21, [x20, #16]
  406cc4:	cbz	x21, 406dd0 <__fxstatat@plt+0x5230>
  406cc8:	mov	x0, x20
  406ccc:	str	x21, [x19]
  406cd0:	bl	401a40 <free@plt>
  406cd4:	ldr	x8, [x21, #88]
  406cd8:	cbz	x8, 406e0c <__fxstatat@plt+0x526c>
  406cdc:	ldrh	w8, [x21, #112]
  406ce0:	mov	x20, x21
  406ce4:	cmp	w8, #0x4
  406ce8:	b.eq	406cc0 <__fxstatat@plt+0x5120>  // b.none
  406cec:	cmp	w8, #0x2
  406cf0:	b.ne	40710c <__fxstatat@plt+0x556c>  // b.any
  406cf4:	mov	w2, #0x1                   	// #1
  406cf8:	mov	x0, x19
  406cfc:	mov	x1, x21
  406d00:	bl	406760 <__fxstatat@plt+0x4bc0>
  406d04:	and	w8, w0, #0xffff
  406d08:	cmp	w8, #0x1
  406d0c:	strh	w0, [x21, #108]
  406d10:	b.ne	407104 <__fxstatat@plt+0x5564>  // b.any
  406d14:	ldr	w8, [x19, #72]
  406d18:	tbnz	w8, #2, 407104 <__fxstatat@plt+0x5564>
  406d1c:	mov	w2, #0x4900                	// #18688
  406d20:	lsr	w9, w8, #4
  406d24:	movk	w2, #0x8, lsl #16
  406d28:	bfi	w2, w9, #15, #1
  406d2c:	tbnz	w8, #9, 4070c8 <__fxstatat@plt+0x5528>
  406d30:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  406d34:	add	x0, x0, #0x868
  406d38:	mov	w1, w2
  406d3c:	bl	4085d0 <__fxstatat@plt+0x6a30>
  406d40:	b	4070d8 <__fxstatat@plt+0x5538>
  406d44:	tbz	w8, #6, 406d58 <__fxstatat@plt+0x51b8>
  406d48:	ldr	x9, [x20, #120]
  406d4c:	ldr	x10, [x19, #24]
  406d50:	cmp	x9, x10
  406d54:	b.ne	406c84 <__fxstatat@plt+0x50e4>  // b.any
  406d58:	ldr	x21, [x19, #8]
  406d5c:	cbz	x21, 406e78 <__fxstatat@plt+0x52d8>
  406d60:	tbnz	w8, #12, 406e48 <__fxstatat@plt+0x52a8>
  406d64:	ldr	x3, [x20, #48]
  406d68:	mov	w2, #0xffffffff            	// #-1
  406d6c:	mov	x0, x19
  406d70:	mov	x1, x20
  406d74:	bl	4073cc <__fxstatat@plt+0x582c>
  406d78:	cbz	w0, 406e8c <__fxstatat@plt+0x52ec>
  406d7c:	bl	401b50 <__errno_location@plt>
  406d80:	ldr	w8, [x0]
  406d84:	ldrh	w9, [x20, #110]
  406d88:	str	w8, [x20, #64]
  406d8c:	orr	w8, w9, #0x1
  406d90:	strh	w8, [x20, #110]
  406d94:	ldr	x8, [x19, #8]
  406d98:	cbz	x8, 406e8c <__fxstatat@plt+0x52ec>
  406d9c:	ldr	x9, [x8, #8]
  406da0:	ldr	x9, [x9, #48]
  406da4:	str	x9, [x8, #48]
  406da8:	ldr	x8, [x8, #16]
  406dac:	cbnz	x8, 406d9c <__fxstatat@plt+0x51fc>
  406db0:	b	406e8c <__fxstatat@plt+0x52ec>
  406db4:	str	xzr, [x19, #8]
  406db8:	mov	w8, #0x6                   	// #6
  406dbc:	strh	w8, [x20, #108]
  406dc0:	mov	x0, x19
  406dc4:	mov	x1, x20
  406dc8:	bl	407328 <__fxstatat@plt+0x5788>
  406dcc:	b	406f58 <__fxstatat@plt+0x53b8>
  406dd0:	ldr	x21, [x20, #8]
  406dd4:	ldr	x8, [x21, #24]
  406dd8:	cbz	x8, 406ef0 <__fxstatat@plt+0x5350>
  406ddc:	str	x21, [x19]
  406de0:	ldr	x8, [x19, #32]
  406de4:	ldr	x9, [x21, #72]
  406de8:	mov	w1, #0x3                   	// #3
  406dec:	mov	x0, x19
  406df0:	strb	wzr, [x8, x9]
  406df4:	bl	407600 <__fxstatat@plt+0x5a60>
  406df8:	cbz	x0, 406ee4 <__fxstatat@plt+0x5344>
  406dfc:	mov	x21, x0
  406e00:	mov	x0, x20
  406e04:	bl	401a40 <free@plt>
  406e08:	b	40710c <__fxstatat@plt+0x556c>
  406e0c:	mov	x0, x19
  406e10:	bl	407ff4 <__fxstatat@plt+0x6454>
  406e14:	ldr	w8, [x19, #72]
  406e18:	cbz	w0, 406e2c <__fxstatat@plt+0x528c>
  406e1c:	orr	w8, w8, #0x2000
  406e20:	mov	x20, xzr
  406e24:	str	w8, [x19, #72]
  406e28:	b	406f58 <__fxstatat@plt+0x53b8>
  406e2c:	mov	w9, #0x102                 	// #258
  406e30:	tst	w8, w9
  406e34:	b.eq	406fa4 <__fxstatat@plt+0x5404>  // b.none
  406e38:	ldr	x0, [x19, #88]
  406e3c:	cbz	x0, 406fac <__fxstatat@plt+0x540c>
  406e40:	bl	408e44 <__fxstatat@plt+0x72a4>
  406e44:	b	406fac <__fxstatat@plt+0x540c>
  406e48:	and	w8, w8, #0xffffefff
  406e4c:	str	w8, [x19, #72]
  406e50:	b	406e64 <__fxstatat@plt+0x52c4>
  406e54:	mov	x0, x21
  406e58:	bl	401a40 <free@plt>
  406e5c:	mov	x21, x22
  406e60:	cbz	x22, 406e74 <__fxstatat@plt+0x52d4>
  406e64:	ldp	x22, x0, [x21, #16]
  406e68:	cbz	x0, 406e54 <__fxstatat@plt+0x52b4>
  406e6c:	bl	401960 <closedir@plt>
  406e70:	b	406e54 <__fxstatat@plt+0x52b4>
  406e74:	str	xzr, [x19, #8]
  406e78:	mov	w1, #0x3                   	// #3
  406e7c:	mov	x0, x19
  406e80:	bl	407600 <__fxstatat@plt+0x5a60>
  406e84:	str	x0, [x19, #8]
  406e88:	cbz	x0, 406e98 <__fxstatat@plt+0x52f8>
  406e8c:	ldr	x21, [x19, #8]
  406e90:	str	xzr, [x19, #8]
  406e94:	b	40710c <__fxstatat@plt+0x556c>
  406e98:	ldrb	w8, [x19, #73]
  406e9c:	tbnz	w8, #5, 406f54 <__fxstatat@plt+0x53b4>
  406ea0:	ldr	w8, [x20, #64]
  406ea4:	cbz	w8, 406dc0 <__fxstatat@plt+0x5220>
  406ea8:	ldrh	w8, [x20, #108]
  406eac:	cmp	w8, #0x4
  406eb0:	b.eq	406dc0 <__fxstatat@plt+0x5220>  // b.none
  406eb4:	mov	w8, #0x7                   	// #7
  406eb8:	b	406dbc <__fxstatat@plt+0x521c>
  406ebc:	ldr	w0, [x19, #44]
  406ec0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  406ec4:	add	x1, x1, #0x868
  406ec8:	bl	4099ac <__fxstatat@plt+0x7e0c>
  406ecc:	str	w0, [x20, #68]
  406ed0:	tbnz	w0, #31, 406f8c <__fxstatat@plt+0x53ec>
  406ed4:	ldrh	w8, [x20, #110]
  406ed8:	orr	w8, w8, #0x2
  406edc:	strh	w8, [x20, #110]
  406ee0:	b	40714c <__fxstatat@plt+0x55ac>
  406ee4:	ldrb	w8, [x19, #73]
  406ee8:	tbnz	w8, #5, 406f54 <__fxstatat@plt+0x53b4>
  406eec:	ldr	x21, [x20, #8]
  406ef0:	mov	x0, x20
  406ef4:	str	x21, [x19]
  406ef8:	bl	401a40 <free@plt>
  406efc:	ldr	x8, [x21, #88]
  406f00:	cmn	x8, #0x1
  406f04:	b.eq	406f70 <__fxstatat@plt+0x53d0>  // b.none
  406f08:	ldrh	w8, [x21, #108]
  406f0c:	cmp	w8, #0xb
  406f10:	b.eq	407324 <__fxstatat@plt+0x5784>  // b.none
  406f14:	ldr	x8, [x19, #32]
  406f18:	ldr	x9, [x21, #72]
  406f1c:	strb	wzr, [x8, x9]
  406f20:	ldr	x8, [x21, #88]
  406f24:	cbz	x8, 407068 <__fxstatat@plt+0x54c8>
  406f28:	ldrh	w8, [x21, #110]
  406f2c:	tbnz	w8, #1, 407090 <__fxstatat@plt+0x54f0>
  406f30:	tbnz	w8, #0, 4072e4 <__fxstatat@plt+0x5744>
  406f34:	ldr	x1, [x21, #8]
  406f38:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  406f3c:	add	x3, x3, #0x867
  406f40:	mov	w2, #0xffffffff            	// #-1
  406f44:	mov	x0, x19
  406f48:	bl	4073cc <__fxstatat@plt+0x582c>
  406f4c:	cbnz	w0, 407074 <__fxstatat@plt+0x54d4>
  406f50:	b	4072e4 <__fxstatat@plt+0x5744>
  406f54:	mov	x20, xzr
  406f58:	mov	x0, x20
  406f5c:	ldp	x20, x19, [sp, #48]
  406f60:	ldp	x22, x21, [sp, #32]
  406f64:	ldr	x23, [sp, #16]
  406f68:	ldp	x29, x30, [sp], #64
  406f6c:	ret
  406f70:	mov	x0, x21
  406f74:	bl	401a40 <free@plt>
  406f78:	bl	401b50 <__errno_location@plt>
  406f7c:	mov	x20, xzr
  406f80:	str	wzr, [x0]
  406f84:	str	xzr, [x19]
  406f88:	b	406f58 <__fxstatat@plt+0x53b8>
  406f8c:	bl	401b50 <__errno_location@plt>
  406f90:	ldr	w8, [x0]
  406f94:	mov	w9, #0x7                   	// #7
  406f98:	strh	w9, [x20, #108]
  406f9c:	str	w8, [x20, #64]
  406fa0:	b	40714c <__fxstatat@plt+0x55ac>
  406fa4:	ldr	x0, [x19, #88]
  406fa8:	bl	401a40 <free@plt>
  406fac:	ldr	x8, [x21, #96]
  406fb0:	add	x20, x21, #0xf8
  406fb4:	mov	x1, x20
  406fb8:	str	x8, [x21, #72]
  406fbc:	ldr	x0, [x19, #32]
  406fc0:	add	x2, x8, #0x1
  406fc4:	bl	401780 <memmove@plt>
  406fc8:	mov	w1, #0x2f                  	// #47
  406fcc:	mov	x0, x20
  406fd0:	bl	401980 <strrchr@plt>
  406fd4:	cbz	x0, 40700c <__fxstatat@plt+0x546c>
  406fd8:	cmp	x0, x20
  406fdc:	b.ne	406fe8 <__fxstatat@plt+0x5448>  // b.any
  406fe0:	ldrb	w8, [x21, #249]
  406fe4:	cbz	w8, 40700c <__fxstatat@plt+0x546c>
  406fe8:	add	x22, x0, #0x1
  406fec:	mov	x0, x22
  406ff0:	bl	4017b0 <strlen@plt>
  406ff4:	mov	x23, x0
  406ff8:	add	x2, x0, #0x1
  406ffc:	mov	x0, x20
  407000:	mov	x1, x22
  407004:	bl	401780 <memmove@plt>
  407008:	str	x23, [x21, #96]
  40700c:	ldr	x8, [x19, #32]
  407010:	mov	w9, #0x102                 	// #258
  407014:	stp	x8, x8, [x21, #48]
  407018:	ldrh	w8, [x19, #72]
  40701c:	tst	w8, w9
  407020:	b.eq	407050 <__fxstatat@plt+0x54b0>  // b.none
  407024:	adrp	x2, 408000 <__fxstatat@plt+0x6460>
  407028:	adrp	x3, 408000 <__fxstatat@plt+0x6460>
  40702c:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  407030:	add	x2, x2, #0x28c
  407034:	add	x3, x3, #0x29c
  407038:	add	x4, x4, #0xa40
  40703c:	mov	w0, #0x1f                  	// #31
  407040:	mov	x1, xzr
  407044:	bl	408b98 <__fxstatat@plt+0x6ff8>
  407048:	str	x0, [x19, #88]
  40704c:	b	407148 <__fxstatat@plt+0x55a8>
  407050:	mov	w0, #0x20                  	// #32
  407054:	bl	401890 <malloc@plt>
  407058:	str	x0, [x19, #88]
  40705c:	cbz	x0, 407148 <__fxstatat@plt+0x55a8>
  407060:	bl	408508 <__fxstatat@plt+0x6968>
  407064:	b	407148 <__fxstatat@plt+0x55a8>
  407068:	mov	x0, x19
  40706c:	bl	407ff4 <__fxstatat@plt+0x6454>
  407070:	cbz	w0, 4072e4 <__fxstatat@plt+0x5744>
  407074:	bl	401b50 <__errno_location@plt>
  407078:	ldr	w8, [x0]
  40707c:	str	w8, [x21, #64]
  407080:	ldr	w8, [x19, #72]
  407084:	orr	w8, w8, #0x2000
  407088:	str	w8, [x19, #72]
  40708c:	b	4072e4 <__fxstatat@plt+0x5744>
  407090:	ldr	w8, [x19, #72]
  407094:	tbnz	w8, #2, 4072dc <__fxstatat@plt+0x573c>
  407098:	ldr	w20, [x21, #68]
  40709c:	tbnz	w8, #9, 4072b4 <__fxstatat@plt+0x5714>
  4070a0:	mov	w0, w20
  4070a4:	bl	4017e0 <fchdir@plt>
  4070a8:	cbz	w0, 4072dc <__fxstatat@plt+0x573c>
  4070ac:	bl	401b50 <__errno_location@plt>
  4070b0:	ldr	w8, [x0]
  4070b4:	str	w8, [x21, #64]
  4070b8:	ldr	w8, [x19, #72]
  4070bc:	orr	w8, w8, #0x2000
  4070c0:	str	w8, [x19, #72]
  4070c4:	b	4072dc <__fxstatat@plt+0x573c>
  4070c8:	ldr	w0, [x19, #44]
  4070cc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4070d0:	add	x1, x1, #0x868
  4070d4:	bl	4099ac <__fxstatat@plt+0x7e0c>
  4070d8:	str	w0, [x21, #68]
  4070dc:	tbnz	w0, #31, 4070f0 <__fxstatat@plt+0x5550>
  4070e0:	ldrh	w8, [x21, #110]
  4070e4:	orr	w8, w8, #0x2
  4070e8:	strh	w8, [x21, #110]
  4070ec:	b	407104 <__fxstatat@plt+0x5564>
  4070f0:	bl	401b50 <__errno_location@plt>
  4070f4:	ldr	w8, [x0]
  4070f8:	mov	w9, #0x7                   	// #7
  4070fc:	strh	w9, [x21, #108]
  407100:	str	w8, [x21, #64]
  407104:	mov	w8, #0x3                   	// #3
  407108:	strh	w8, [x21, #112]
  40710c:	ldr	x8, [x21, #8]
  407110:	ldr	x11, [x19, #32]
  407114:	add	x1, x21, #0xf8
  407118:	ldr	x9, [x8, #72]
  40711c:	ldr	x8, [x8, #56]
  407120:	sub	x10, x9, #0x1
  407124:	ldrb	w8, [x8, x10]
  407128:	cmp	w8, #0x2f
  40712c:	csel	x8, x10, x9, eq  // eq = none
  407130:	add	x0, x11, x8
  407134:	mov	w8, #0x2f                  	// #47
  407138:	strb	w8, [x0], #1
  40713c:	ldr	x8, [x21, #96]
  407140:	add	x2, x8, #0x1
  407144:	bl	401780 <memmove@plt>
  407148:	mov	x20, x21
  40714c:	str	x20, [x19]
  407150:	ldrh	w0, [x20, #108]
  407154:	cmp	w0, #0xb
  407158:	b.ne	407200 <__fxstatat@plt+0x5660>  // b.any
  40715c:	ldr	x8, [x20, #168]
  407160:	cmp	x8, #0x1
  407164:	b.eq	406f58 <__fxstatat@plt+0x53b8>  // b.none
  407168:	cmp	x8, #0x2
  40716c:	b.ne	407324 <__fxstatat@plt+0x5784>  // b.any
  407170:	ldr	x21, [x20, #8]
  407174:	ldr	w8, [x21, #104]
  407178:	cbnz	w8, 4071b8 <__fxstatat@plt+0x5618>
  40717c:	ldr	w8, [x19, #72]
  407180:	mvn	w8, w8
  407184:	tst	w8, #0x18
  407188:	b.ne	4071b8 <__fxstatat@plt+0x5618>  // b.any
  40718c:	ldr	w1, [x19, #44]
  407190:	mov	x0, x21
  407194:	bl	4082c8 <__fxstatat@plt+0x6728>
  407198:	mov	w8, #0x4973                	// #18803
  40719c:	movk	w8, #0x5265, lsl #16
  4071a0:	cmp	x0, x8
  4071a4:	b.eq	4071fc <__fxstatat@plt+0x565c>  // b.none
  4071a8:	mov	w8, #0x5342                	// #21314
  4071ac:	movk	w8, #0x5846, lsl #16
  4071b0:	cmp	x0, x8
  4071b4:	b.eq	4071fc <__fxstatat@plt+0x565c>  // b.none
  4071b8:	mov	x0, x19
  4071bc:	mov	x1, x20
  4071c0:	mov	w2, wzr
  4071c4:	bl	406760 <__fxstatat@plt+0x4bc0>
  4071c8:	ldr	w8, [x20, #136]
  4071cc:	strh	w0, [x20, #108]
  4071d0:	and	w8, w8, #0xf000
  4071d4:	cmp	w8, #0x4, lsl #12
  4071d8:	b.ne	407200 <__fxstatat@plt+0x5660>  // b.any
  4071dc:	ldr	x8, [x20, #88]
  4071e0:	cbz	x8, 4071fc <__fxstatat@plt+0x565c>
  4071e4:	ldr	w8, [x21, #104]
  4071e8:	add	w9, w8, #0x1
  4071ec:	cmp	w9, #0x2
  4071f0:	b.cc	4071fc <__fxstatat@plt+0x565c>  // b.lo, b.ul, b.last
  4071f4:	sub	w8, w8, #0x1
  4071f8:	str	w8, [x21, #104]
  4071fc:	ldrh	w0, [x20, #108]
  407200:	and	w8, w0, #0xffff
  407204:	cmp	w8, #0x1
  407208:	b.ne	406f58 <__fxstatat@plt+0x53b8>  // b.any
  40720c:	ldr	x8, [x20, #88]
  407210:	cbnz	x8, 40721c <__fxstatat@plt+0x567c>
  407214:	ldr	x8, [x20, #120]
  407218:	str	x8, [x19, #24]
  40721c:	ldrh	w8, [x19, #72]
  407220:	mov	w9, #0x102                 	// #258
  407224:	tst	w8, w9
  407228:	b.eq	407280 <__fxstatat@plt+0x56e0>  // b.none
  40722c:	mov	w0, #0x18                  	// #24
  407230:	bl	401890 <malloc@plt>
  407234:	cbz	x0, 4072a0 <__fxstatat@plt+0x5700>
  407238:	ldur	q0, [x20, #120]
  40723c:	str	x20, [x0, #16]
  407240:	mov	x21, x0
  407244:	mov	x1, x21
  407248:	str	q0, [x0]
  40724c:	ldr	x0, [x19, #88]
  407250:	bl	409638 <__fxstatat@plt+0x7a98>
  407254:	cmp	x0, x21
  407258:	b.eq	406f58 <__fxstatat@plt+0x53b8>  // b.none
  40725c:	mov	x19, x0
  407260:	mov	x0, x21
  407264:	bl	401a40 <free@plt>
  407268:	cbz	x19, 4072a0 <__fxstatat@plt+0x5700>
  40726c:	ldr	x8, [x19, #16]
  407270:	mov	w9, #0x2                   	// #2
  407274:	strh	w9, [x20, #108]
  407278:	str	x8, [x20]
  40727c:	b	406f58 <__fxstatat@plt+0x53b8>
  407280:	ldr	x0, [x19, #88]
  407284:	add	x1, x20, #0x78
  407288:	bl	40851c <__fxstatat@plt+0x697c>
  40728c:	tbz	w0, #0, 406f58 <__fxstatat@plt+0x53b8>
  407290:	mov	w8, #0x2                   	// #2
  407294:	str	x20, [x20]
  407298:	strh	w8, [x20, #108]
  40729c:	b	406f58 <__fxstatat@plt+0x53b8>
  4072a0:	bl	401b50 <__errno_location@plt>
  4072a4:	mov	w8, #0xc                   	// #12
  4072a8:	mov	x20, xzr
  4072ac:	str	w8, [x0]
  4072b0:	b	406f58 <__fxstatat@plt+0x53b8>
  4072b4:	ldr	w1, [x19, #44]
  4072b8:	cmp	w1, w20
  4072bc:	b.ne	4072c8 <__fxstatat@plt+0x5728>  // b.any
  4072c0:	cmn	w1, #0x64
  4072c4:	b.ne	407324 <__fxstatat@plt+0x5784>  // b.any
  4072c8:	add	x0, x19, #0x60
  4072cc:	bl	4098cc <__fxstatat@plt+0x7d2c>
  4072d0:	tbnz	w0, #31, 4072d8 <__fxstatat@plt+0x5738>
  4072d4:	bl	401970 <close@plt>
  4072d8:	str	w20, [x19, #44]
  4072dc:	ldr	w0, [x21, #68]
  4072e0:	bl	401970 <close@plt>
  4072e4:	ldrh	w8, [x21, #108]
  4072e8:	cmp	w8, #0x2
  4072ec:	b.eq	407314 <__fxstatat@plt+0x5774>  // b.none
  4072f0:	ldr	w8, [x21, #64]
  4072f4:	mov	w9, #0x6                   	// #6
  4072f8:	cmp	w8, #0x0
  4072fc:	cinc	w9, w9, ne  // ne = any
  407300:	strh	w9, [x21, #108]
  407304:	cbnz	w8, 407314 <__fxstatat@plt+0x5774>
  407308:	mov	x0, x19
  40730c:	mov	x1, x21
  407310:	bl	407328 <__fxstatat@plt+0x5788>
  407314:	ldrb	w8, [x19, #73]
  407318:	tst	w8, #0x20
  40731c:	csel	x20, x21, xzr, eq  // eq = none
  407320:	b	406f58 <__fxstatat@plt+0x53b8>
  407324:	bl	4019b0 <abort@plt>
  407328:	sub	sp, sp, #0x30
  40732c:	stp	x29, x30, [sp, #32]
  407330:	ldrh	w8, [x0, #72]
  407334:	mov	w9, #0x102                 	// #258
  407338:	add	x29, sp, #0x20
  40733c:	tst	w8, w9
  407340:	b.eq	40736c <__fxstatat@plt+0x57cc>  // b.none
  407344:	ldur	q0, [x1, #120]
  407348:	mov	x1, sp
  40734c:	str	q0, [sp]
  407350:	ldr	x0, [x0, #88]
  407354:	bl	409670 <__fxstatat@plt+0x7ad0>
  407358:	cbz	x0, 4073c8 <__fxstatat@plt+0x5828>
  40735c:	bl	401a40 <free@plt>
  407360:	ldp	x29, x30, [sp, #32]
  407364:	add	sp, sp, #0x30
  407368:	ret
  40736c:	ldr	x8, [x1, #8]
  407370:	cbz	x8, 407360 <__fxstatat@plt+0x57c0>
  407374:	ldr	x9, [x8, #88]
  407378:	tbnz	x9, #63, 407360 <__fxstatat@plt+0x57c0>
  40737c:	ldr	x9, [x0, #88]
  407380:	ldr	x10, [x9, #16]
  407384:	cbz	x10, 4073c8 <__fxstatat@plt+0x5828>
  407388:	ldr	x10, [x9]
  40738c:	ldr	x11, [x1, #128]
  407390:	cmp	x10, x11
  407394:	b.ne	407360 <__fxstatat@plt+0x57c0>  // b.any
  407398:	ldr	x10, [x9, #8]
  40739c:	ldr	x11, [x1, #120]
  4073a0:	cmp	x10, x11
  4073a4:	b.ne	407360 <__fxstatat@plt+0x57c0>  // b.any
  4073a8:	ldr	x10, [x8, #120]
  4073ac:	str	x10, [x9, #8]
  4073b0:	ldr	x8, [x8, #128]
  4073b4:	ldr	x9, [x0, #88]
  4073b8:	str	x8, [x9]
  4073bc:	ldp	x29, x30, [sp, #32]
  4073c0:	add	sp, sp, #0x30
  4073c4:	ret
  4073c8:	bl	4019b0 <abort@plt>
  4073cc:	sub	sp, sp, #0xd0
  4073d0:	stp	x22, x21, [sp, #176]
  4073d4:	stp	x20, x19, [sp, #192]
  4073d8:	mov	x22, x3
  4073dc:	mov	w20, w2
  4073e0:	mov	x21, x1
  4073e4:	mov	x19, x0
  4073e8:	stp	x29, x30, [sp, #128]
  4073ec:	str	x25, [sp, #144]
  4073f0:	stp	x24, x23, [sp, #160]
  4073f4:	add	x29, sp, #0x80
  4073f8:	cbz	x3, 407464 <__fxstatat@plt+0x58c4>
  4073fc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  407400:	add	x1, x1, #0x867
  407404:	mov	x0, x22
  407408:	bl	401a00 <strcmp@plt>
  40740c:	cmp	w0, #0x0
  407410:	cset	w23, eq  // eq = none
  407414:	ldr	w8, [x19, #72]
  407418:	tbnz	w8, #2, 407470 <__fxstatat@plt+0x58d0>
  40741c:	tbz	w20, #31, 40748c <__fxstatat@plt+0x58ec>
  407420:	eor	w9, w23, #0x1
  407424:	tbnz	w9, #0, 40748c <__fxstatat@plt+0x58ec>
  407428:	tbz	w8, #9, 40748c <__fxstatat@plt+0x58ec>
  40742c:	add	x20, x19, #0x60
  407430:	mov	x0, x20
  407434:	bl	4098c4 <__fxstatat@plt+0x7d24>
  407438:	tbnz	w0, #0, 4074a0 <__fxstatat@plt+0x5900>
  40743c:	mov	x0, x20
  407440:	bl	409914 <__fxstatat@plt+0x7d74>
  407444:	mov	w23, #0x1                   	// #1
  407448:	tbnz	w0, #31, 4074a0 <__fxstatat@plt+0x5900>
  40744c:	mov	w20, w0
  407450:	mov	w24, wzr
  407454:	mov	x22, xzr
  407458:	ldr	w25, [x19, #72]
  40745c:	tbz	w25, #1, 4074d8 <__fxstatat@plt+0x5938>
  407460:	b	407508 <__fxstatat@plt+0x5968>
  407464:	mov	w23, wzr
  407468:	ldr	w8, [x19, #72]
  40746c:	tbz	w8, #2, 40741c <__fxstatat@plt+0x587c>
  407470:	mov	w21, wzr
  407474:	tbnz	w20, #31, 4075dc <__fxstatat@plt+0x5a3c>
  407478:	tbz	w8, #9, 4075dc <__fxstatat@plt+0x5a3c>
  40747c:	mov	w0, w20
  407480:	bl	401970 <close@plt>
  407484:	mov	w21, wzr
  407488:	b	4075dc <__fxstatat@plt+0x5a3c>
  40748c:	tbnz	w20, #31, 4074a0 <__fxstatat@plt+0x5900>
  407490:	mov	w24, wzr
  407494:	ldr	w25, [x19, #72]
  407498:	tbz	w25, #1, 4074d8 <__fxstatat@plt+0x5938>
  40749c:	b	407508 <__fxstatat@plt+0x5968>
  4074a0:	ldr	w8, [x19, #72]
  4074a4:	mov	w2, #0x4900                	// #18688
  4074a8:	movk	w2, #0x8, lsl #16
  4074ac:	lsr	w9, w8, #4
  4074b0:	bfi	w2, w9, #15, #1
  4074b4:	tbnz	w8, #9, 407528 <__fxstatat@plt+0x5988>
  4074b8:	mov	x0, x22
  4074bc:	mov	w1, w2
  4074c0:	bl	4085d0 <__fxstatat@plt+0x6a30>
  4074c4:	mov	w20, w0
  4074c8:	tbnz	w0, #31, 40753c <__fxstatat@plt+0x599c>
  4074cc:	mov	w24, #0x1                   	// #1
  4074d0:	ldr	w25, [x19, #72]
  4074d4:	tbnz	w25, #1, 407508 <__fxstatat@plt+0x5968>
  4074d8:	cbz	x22, 4074f0 <__fxstatat@plt+0x5950>
  4074dc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4074e0:	add	x1, x1, #0x867
  4074e4:	mov	x0, x22
  4074e8:	bl	401a00 <strcmp@plt>
  4074ec:	cbz	w0, 407508 <__fxstatat@plt+0x5968>
  4074f0:	tbnz	w25, #9, 40756c <__fxstatat@plt+0x59cc>
  4074f4:	mov	w0, w20
  4074f8:	bl	4017e0 <fchdir@plt>
  4074fc:	mov	w21, w0
  407500:	cbnz	w24, 4075a8 <__fxstatat@plt+0x5a08>
  407504:	b	4075dc <__fxstatat@plt+0x5a3c>
  407508:	mov	x2, sp
  40750c:	mov	w0, wzr
  407510:	mov	w1, w20
  407514:	bl	401ae0 <__fxstat@plt>
  407518:	cbz	w0, 407544 <__fxstatat@plt+0x59a4>
  40751c:	mov	w21, #0xffffffff            	// #-1
  407520:	cbnz	w24, 4075a8 <__fxstatat@plt+0x5a08>
  407524:	b	4075dc <__fxstatat@plt+0x5a3c>
  407528:	ldr	w0, [x19, #44]
  40752c:	mov	x1, x22
  407530:	bl	4099ac <__fxstatat@plt+0x7e0c>
  407534:	mov	w20, w0
  407538:	tbz	w0, #31, 4074cc <__fxstatat@plt+0x592c>
  40753c:	mov	w21, #0xffffffff            	// #-1
  407540:	b	4075dc <__fxstatat@plt+0x5a3c>
  407544:	ldr	x8, [x21, #120]
  407548:	ldr	x9, [sp]
  40754c:	cmp	x8, x9
  407550:	b.ne	407594 <__fxstatat@plt+0x59f4>  // b.any
  407554:	ldr	x8, [x21, #128]
  407558:	ldr	x9, [sp, #8]
  40755c:	cmp	x8, x9
  407560:	b.ne	407594 <__fxstatat@plt+0x59f4>  // b.any
  407564:	ldr	w25, [x19, #72]
  407568:	tbz	w25, #9, 4074f4 <__fxstatat@plt+0x5954>
  40756c:	ldr	w1, [x19, #44]
  407570:	cmp	w1, w20
  407574:	b.ne	407580 <__fxstatat@plt+0x59e0>  // b.any
  407578:	cmn	w1, #0x64
  40757c:	b.ne	4075fc <__fxstatat@plt+0x5a5c>  // b.any
  407580:	tbz	w23, #0, 4075c4 <__fxstatat@plt+0x5a24>
  407584:	tbnz	w25, #2, 4075d4 <__fxstatat@plt+0x5a34>
  407588:	tbnz	w1, #31, 4075d4 <__fxstatat@plt+0x5a34>
  40758c:	mov	w0, w1
  407590:	b	4075d0 <__fxstatat@plt+0x5a30>
  407594:	bl	401b50 <__errno_location@plt>
  407598:	mov	w8, #0x2                   	// #2
  40759c:	str	w8, [x0]
  4075a0:	mov	w21, #0xffffffff            	// #-1
  4075a4:	cbz	w24, 4075dc <__fxstatat@plt+0x5a3c>
  4075a8:	bl	401b50 <__errno_location@plt>
  4075ac:	ldr	w22, [x0]
  4075b0:	mov	x19, x0
  4075b4:	mov	w0, w20
  4075b8:	bl	401970 <close@plt>
  4075bc:	str	w22, [x19]
  4075c0:	b	4075dc <__fxstatat@plt+0x5a3c>
  4075c4:	add	x0, x19, #0x60
  4075c8:	bl	4098cc <__fxstatat@plt+0x7d2c>
  4075cc:	tbnz	w0, #31, 4075d4 <__fxstatat@plt+0x5a34>
  4075d0:	bl	401970 <close@plt>
  4075d4:	mov	w21, wzr
  4075d8:	str	w20, [x19, #44]
  4075dc:	mov	w0, w21
  4075e0:	ldp	x20, x19, [sp, #192]
  4075e4:	ldp	x22, x21, [sp, #176]
  4075e8:	ldp	x24, x23, [sp, #160]
  4075ec:	ldr	x25, [sp, #144]
  4075f0:	ldp	x29, x30, [sp, #128]
  4075f4:	add	sp, sp, #0xd0
  4075f8:	ret
  4075fc:	bl	4019b0 <abort@plt>
  407600:	sub	sp, sp, #0xc0
  407604:	stp	x29, x30, [sp, #96]
  407608:	stp	x28, x27, [sp, #112]
  40760c:	stp	x26, x25, [sp, #128]
  407610:	stp	x24, x23, [sp, #144]
  407614:	stp	x22, x21, [sp, #160]
  407618:	stp	x20, x19, [sp, #176]
  40761c:	ldr	x25, [x0]
  407620:	mov	x20, x0
  407624:	mov	w24, w1
  407628:	add	x29, sp, #0x60
  40762c:	ldr	x23, [x25, #24]
  407630:	cbz	x23, 40766c <__fxstatat@plt+0x5acc>
  407634:	mov	x0, x23
  407638:	bl	401ab0 <dirfd@plt>
  40763c:	stur	w0, [x29, #-4]
  407640:	tbnz	w0, #31, 407690 <__fxstatat@plt+0x5af0>
  407644:	str	wzr, [sp]
  407648:	mov	x9, x20
  40764c:	ldr	x8, [x9, #64]!
  407650:	cmp	x8, #0x0
  407654:	mov	w8, #0x86a0                	// #34464
  407658:	movk	w8, #0x1, lsl #16
  40765c:	csinv	x8, x8, xzr, eq  // eq = none
  407660:	str	x9, [sp, #24]
  407664:	str	x8, [sp, #40]
  407668:	b	407948 <__fxstatat@plt+0x5da8>
  40766c:	ldr	w8, [x20, #72]
  407670:	mov	w9, #0x204                 	// #516
  407674:	and	w9, w8, w9
  407678:	cmp	w9, #0x200
  40767c:	b.ne	4076ac <__fxstatat@plt+0x5b0c>  // b.any
  407680:	ldr	w0, [x20, #44]
  407684:	ldr	x1, [x25, #48]
  407688:	tbz	w8, #4, 4076fc <__fxstatat@plt+0x5b5c>
  40768c:	b	4076b8 <__fxstatat@plt+0x5b18>
  407690:	ldr	x0, [x25, #24]
  407694:	bl	401960 <closedir@plt>
  407698:	mov	x26, xzr
  40769c:	cmp	w24, #0x3
  4076a0:	str	xzr, [x25, #24]
  4076a4:	b.ne	407fb0 <__fxstatat@plt+0x6410>  // b.any
  4076a8:	b	4076e0 <__fxstatat@plt+0x5b40>
  4076ac:	mov	w0, #0xffffff9c            	// #-100
  4076b0:	ldr	x1, [x25, #48]
  4076b4:	tbz	w8, #4, 4076fc <__fxstatat@plt+0x5b5c>
  4076b8:	tbz	w8, #0, 4076c4 <__fxstatat@plt+0x5b24>
  4076bc:	ldr	x8, [x25, #88]
  4076c0:	cbz	x8, 4076fc <__fxstatat@plt+0x5b5c>
  4076c4:	mov	w2, #0x8000                	// #32768
  4076c8:	sub	x3, x29, #0x4
  4076cc:	bl	409a50 <__fxstatat@plt+0x7eb0>
  4076d0:	str	x0, [x25, #24]
  4076d4:	cbnz	x0, 407710 <__fxstatat@plt+0x5b70>
  4076d8:	cmp	w24, #0x3
  4076dc:	b.ne	4077e0 <__fxstatat@plt+0x5c40>  // b.any
  4076e0:	mov	w8, #0x4                   	// #4
  4076e4:	strh	w8, [x25, #108]
  4076e8:	bl	401b50 <__errno_location@plt>
  4076ec:	ldr	w8, [x0]
  4076f0:	mov	x26, xzr
  4076f4:	str	w8, [x25, #64]
  4076f8:	b	407fb0 <__fxstatat@plt+0x6410>
  4076fc:	mov	w2, wzr
  407700:	sub	x3, x29, #0x4
  407704:	bl	409a50 <__fxstatat@plt+0x7eb0>
  407708:	str	x0, [x25, #24]
  40770c:	cbz	x0, 4076d8 <__fxstatat@plt+0x5b38>
  407710:	ldrh	w8, [x25, #108]
  407714:	cmp	w8, #0xb
  407718:	b.ne	407734 <__fxstatat@plt+0x5b94>  // b.any
  40771c:	mov	x0, x20
  407720:	mov	x1, x25
  407724:	mov	w2, wzr
  407728:	bl	406760 <__fxstatat@plt+0x4bc0>
  40772c:	strh	w0, [x25, #108]
  407730:	b	40773c <__fxstatat@plt+0x5b9c>
  407734:	ldrb	w8, [x20, #73]
  407738:	tbnz	w8, #0, 4077e8 <__fxstatat@plt+0x5c48>
  40773c:	mov	x9, x20
  407740:	ldr	x8, [x9, #64]!
  407744:	str	x9, [sp, #24]
  407748:	mov	w9, #0x86a0                	// #34464
  40774c:	movk	w9, #0x1, lsl #16
  407750:	cmp	x8, #0x0
  407754:	csinv	x8, x9, xzr, eq  // eq = none
  407758:	cmp	w24, #0x2
  40775c:	str	x8, [sp, #40]
  407760:	b.ne	407784 <__fxstatat@plt+0x5be4>  // b.any
  407764:	cmp	w24, #0x3
  407768:	cset	w19, eq  // eq = none
  40776c:	b.ne	407940 <__fxstatat@plt+0x5da0>  // b.any
  407770:	mov	w21, wzr
  407774:	ldrb	w9, [x20, #73]
  407778:	ldur	w8, [x29, #-4]
  40777c:	tbnz	w9, #1, 4078c4 <__fxstatat@plt+0x5d24>
  407780:	b	4078dc <__fxstatat@plt+0x5d3c>
  407784:	ldr	w8, [x20, #72]
  407788:	and	w8, w8, #0x38
  40778c:	cmp	w8, #0x18
  407790:	b.ne	4078ac <__fxstatat@plt+0x5d0c>  // b.any
  407794:	ldr	w8, [x25, #140]
  407798:	cmp	w8, #0x2
  40779c:	b.ne	4078ac <__fxstatat@plt+0x5d0c>  // b.any
  4077a0:	ldur	w1, [x29, #-4]
  4077a4:	mov	x0, x25
  4077a8:	bl	4082c8 <__fxstatat@plt+0x6728>
  4077ac:	mov	w8, #0x9f9f                	// #40863
  4077b0:	cmp	x0, x8
  4077b4:	b.le	40789c <__fxstatat@plt+0x5cfc>
  4077b8:	mov	w8, #0x9fa0                	// #40864
  4077bc:	cmp	x0, x8
  4077c0:	b.eq	4078ac <__fxstatat@plt+0x5d0c>  // b.none
  4077c4:	mov	w8, #0x4d42                	// #19778
  4077c8:	movk	w8, #0xff53, lsl #16
  4077cc:	cmp	x0, x8
  4077d0:	b.eq	4078ac <__fxstatat@plt+0x5d0c>  // b.none
  4077d4:	mov	w8, #0x414f                	// #16719
  4077d8:	movk	w8, #0x5346, lsl #16
  4077dc:	b	4078a4 <__fxstatat@plt+0x5d04>
  4077e0:	mov	x26, xzr
  4077e4:	b	407fb0 <__fxstatat@plt+0x6410>
  4077e8:	mov	x0, x20
  4077ec:	mov	x1, x25
  4077f0:	bl	407328 <__fxstatat@plt+0x5788>
  4077f4:	mov	x0, x20
  4077f8:	mov	x1, x25
  4077fc:	mov	w2, wzr
  407800:	bl	406760 <__fxstatat@plt+0x4bc0>
  407804:	ldrh	w8, [x20, #72]
  407808:	mov	w9, #0x102                 	// #258
  40780c:	tst	w8, w9
  407810:	b.eq	407868 <__fxstatat@plt+0x5cc8>  // b.none
  407814:	mov	w0, #0x18                  	// #24
  407818:	bl	401890 <malloc@plt>
  40781c:	cbz	x0, 407888 <__fxstatat@plt+0x5ce8>
  407820:	ldur	q0, [x25, #120]
  407824:	str	x25, [x0, #16]
  407828:	mov	x21, x0
  40782c:	mov	x1, x21
  407830:	str	q0, [x0]
  407834:	ldr	x0, [x20, #88]
  407838:	bl	409638 <__fxstatat@plt+0x7a98>
  40783c:	cmp	x0, x21
  407840:	b.eq	40773c <__fxstatat@plt+0x5b9c>  // b.none
  407844:	mov	x22, x0
  407848:	mov	x0, x21
  40784c:	bl	401a40 <free@plt>
  407850:	cbz	x22, 407888 <__fxstatat@plt+0x5ce8>
  407854:	ldr	x8, [x22, #16]
  407858:	mov	w9, #0x2                   	// #2
  40785c:	strh	w9, [x25, #108]
  407860:	str	x8, [x25]
  407864:	b	40773c <__fxstatat@plt+0x5b9c>
  407868:	ldr	x0, [x20, #88]
  40786c:	add	x1, x25, #0x78
  407870:	bl	40851c <__fxstatat@plt+0x697c>
  407874:	tbz	w0, #0, 40773c <__fxstatat@plt+0x5b9c>
  407878:	mov	w8, #0x2                   	// #2
  40787c:	str	x25, [x25]
  407880:	strh	w8, [x25, #108]
  407884:	b	40773c <__fxstatat@plt+0x5b9c>
  407888:	bl	401b50 <__errno_location@plt>
  40788c:	mov	w8, #0xc                   	// #12
  407890:	mov	x26, xzr
  407894:	str	w8, [x0]
  407898:	b	407fb0 <__fxstatat@plt+0x6410>
  40789c:	cbz	x0, 4078ac <__fxstatat@plt+0x5d0c>
  4078a0:	mov	w8, #0x6969                	// #26985
  4078a4:	cmp	x0, x8
  4078a8:	b.ne	407764 <__fxstatat@plt+0x5bc4>  // b.any
  4078ac:	cmp	w24, #0x3
  4078b0:	cset	w19, eq  // eq = none
  4078b4:	mov	w21, #0x1                   	// #1
  4078b8:	ldrb	w9, [x20, #73]
  4078bc:	ldur	w8, [x29, #-4]
  4078c0:	tbz	w9, #1, 4078dc <__fxstatat@plt+0x5d3c>
  4078c4:	mov	w1, #0x406                 	// #1030
  4078c8:	mov	w2, #0x3                   	// #3
  4078cc:	mov	w0, w8
  4078d0:	bl	409bd4 <__fxstatat@plt+0x8034>
  4078d4:	mov	w8, w0
  4078d8:	stur	w0, [x29, #-4]
  4078dc:	tbnz	w8, #31, 4078f8 <__fxstatat@plt+0x5d58>
  4078e0:	mov	x0, x20
  4078e4:	mov	x1, x25
  4078e8:	mov	w2, w8
  4078ec:	mov	x3, xzr
  4078f0:	bl	4073cc <__fxstatat@plt+0x582c>
  4078f4:	cbz	w0, 407f40 <__fxstatat@plt+0x63a0>
  4078f8:	and	w8, w19, w21
  4078fc:	cmp	w8, #0x1
  407900:	b.ne	407910 <__fxstatat@plt+0x5d70>  // b.any
  407904:	bl	401b50 <__errno_location@plt>
  407908:	ldr	w8, [x0]
  40790c:	str	w8, [x25, #64]
  407910:	ldrh	w8, [x25, #110]
  407914:	ldr	x0, [x25, #24]
  407918:	orr	w8, w8, #0x1
  40791c:	strh	w8, [x25, #110]
  407920:	bl	401960 <closedir@plt>
  407924:	str	xzr, [x25, #24]
  407928:	ldrb	w8, [x20, #73]
  40792c:	tbz	w8, #1, 40793c <__fxstatat@plt+0x5d9c>
  407930:	ldur	w0, [x29, #-4]
  407934:	tbnz	w0, #31, 40793c <__fxstatat@plt+0x5d9c>
  407938:	bl	401970 <close@plt>
  40793c:	str	xzr, [x25, #24]
  407940:	mov	w8, #0x1                   	// #1
  407944:	str	w8, [sp]
  407948:	ldr	x8, [x25, #72]
  40794c:	ldr	x9, [x25, #56]
  407950:	ldrb	w11, [x20, #72]
  407954:	str	w24, [sp, #4]
  407958:	sub	x10, x8, #0x1
  40795c:	ldrb	w9, [x9, x10]
  407960:	cmp	w9, #0x2f
  407964:	csel	x8, x10, x8, eq  // eq = none
  407968:	tbnz	w11, #2, 407c78 <__fxstatat@plt+0x60d8>
  40796c:	str	xzr, [sp, #48]
  407970:	ldr	x21, [x25, #24]
  407974:	add	x19, x8, #0x1
  407978:	str	x23, [sp, #8]
  40797c:	cbz	x21, 407c9c <__fxstatat@plt+0x60fc>
  407980:	ldr	x8, [x25, #88]
  407984:	ldr	x9, [x20, #48]
  407988:	add	x8, x8, #0x1
  40798c:	str	x8, [sp, #32]
  407990:	sub	x8, x9, x19
  407994:	stur	x8, [x29, #-24]
  407998:	bl	401b50 <__errno_location@plt>
  40799c:	mov	x26, xzr
  4079a0:	mov	x22, xzr
  4079a4:	mov	x27, xzr
  4079a8:	stur	x0, [x29, #-40]
  4079ac:	str	xzr, [sp, #16]
  4079b0:	ldur	x8, [x29, #-40]
  4079b4:	mov	x0, x21
  4079b8:	str	wzr, [x8]
  4079bc:	bl	401940 <readdir@plt>
  4079c0:	cbz	x0, 407cac <__fxstatat@plt+0x610c>
  4079c4:	ldrb	w8, [x20, #72]
  4079c8:	mov	x28, x0
  4079cc:	tbnz	w8, #5, 4079f4 <__fxstatat@plt+0x5e54>
  4079d0:	ldrb	w8, [x28, #19]
  4079d4:	cmp	w8, #0x2e
  4079d8:	b.ne	4079f4 <__fxstatat@plt+0x5e54>  // b.any
  4079dc:	ldrb	w8, [x28, #20]
  4079e0:	cbz	w8, 407c20 <__fxstatat@plt+0x6080>
  4079e4:	cmp	w8, #0x2e
  4079e8:	b.ne	4079f4 <__fxstatat@plt+0x5e54>  // b.any
  4079ec:	ldrb	w8, [x28, #21]
  4079f0:	cbz	w8, 407c20 <__fxstatat@plt+0x6080>
  4079f4:	mov	x24, x25
  4079f8:	add	x25, x28, #0x13
  4079fc:	mov	x0, x25
  407a00:	stur	x22, [x29, #-16]
  407a04:	mov	x23, x20
  407a08:	stur	x27, [x29, #-32]
  407a0c:	bl	4017b0 <strlen@plt>
  407a10:	add	x8, x0, #0x100
  407a14:	mov	x22, x0
  407a18:	and	x0, x8, #0xfffffffffffffff8
  407a1c:	bl	401890 <malloc@plt>
  407a20:	mov	x27, x0
  407a24:	cbz	x0, 407f70 <__fxstatat@plt+0x63d0>
  407a28:	add	x21, x27, #0xf8
  407a2c:	mov	x0, x21
  407a30:	mov	x1, x25
  407a34:	mov	x2, x22
  407a38:	bl	401770 <memcpy@plt>
  407a3c:	strb	wzr, [x21, x22]
  407a40:	str	x22, [x27, #96]
  407a44:	str	x23, [x27, #80]
  407a48:	ldur	x8, [x29, #-24]
  407a4c:	ldr	x25, [x23, #32]
  407a50:	mov	x20, x23
  407a54:	str	wzr, [x27, #64]
  407a58:	cmp	x22, x8
  407a5c:	mov	w8, #0x30000               	// #196608
  407a60:	add	x22, x22, x19
  407a64:	stur	w8, [x27, #110]
  407a68:	stp	xzr, xzr, [x27, #24]
  407a6c:	str	xzr, [x27, #40]
  407a70:	str	x25, [x27, #56]
  407a74:	b.cs	407a88 <__fxstatat@plt+0x5ee8>  // b.hs, b.nlast
  407a78:	mov	x25, x24
  407a7c:	cmp	x22, x19
  407a80:	b.cs	407aec <__fxstatat@plt+0x5f4c>  // b.hs, b.nlast
  407a84:	b	407e98 <__fxstatat@plt+0x62f8>
  407a88:	ldr	x8, [x20, #48]
  407a8c:	add	x9, x22, #0x101
  407a90:	adds	x1, x9, x8
  407a94:	b.cs	407f48 <__fxstatat@plt+0x63a8>  // b.hs, b.nlast
  407a98:	mov	x0, x25
  407a9c:	str	x1, [x20, #48]
  407aa0:	bl	401950 <realloc@plt>
  407aa4:	cbz	x0, 407f64 <__fxstatat@plt+0x63c4>
  407aa8:	cmp	x0, x25
  407aac:	str	x0, [x20, #32]
  407ab0:	b.eq	407ad4 <__fxstatat@plt+0x5f34>  // b.none
  407ab4:	ldrb	w8, [x20, #72]
  407ab8:	add	x9, x0, x19
  407abc:	tst	w8, #0x4
  407ac0:	ldr	x8, [sp, #48]
  407ac4:	csel	x8, x8, x9, eq  // eq = none
  407ac8:	str	x8, [sp, #48]
  407acc:	mov	w8, #0x1                   	// #1
  407ad0:	str	w8, [sp, #16]
  407ad4:	ldr	x8, [x20, #48]
  407ad8:	mov	x25, x24
  407adc:	sub	x8, x8, x19
  407ae0:	stur	x8, [x29, #-24]
  407ae4:	cmp	x22, x19
  407ae8:	b.cc	407e98 <__fxstatat@plt+0x62f8>  // b.lo, b.ul, b.last
  407aec:	ldr	x8, [sp, #32]
  407af0:	str	x8, [x27, #88]
  407af4:	ldr	x8, [x20]
  407af8:	str	x22, [x27, #72]
  407afc:	str	x8, [x27, #8]
  407b00:	ldr	x8, [x28]
  407b04:	str	x8, [x27, #128]
  407b08:	ldrb	w8, [x20, #72]
  407b0c:	tbnz	w8, #2, 407b28 <__fxstatat@plt+0x5f88>
  407b10:	str	x21, [x27, #48]
  407b14:	ldur	x22, [x29, #-16]
  407b18:	ldr	x9, [x20, #64]
  407b1c:	ldr	w8, [x20, #72]
  407b20:	cbnz	x9, 407b54 <__fxstatat@plt+0x5fb4>
  407b24:	b	407b8c <__fxstatat@plt+0x5fec>
  407b28:	ldr	x9, [x27, #96]
  407b2c:	ldr	x8, [x27, #56]
  407b30:	ldr	x0, [sp, #48]
  407b34:	mov	x1, x21
  407b38:	add	x2, x9, #0x1
  407b3c:	str	x8, [x27, #48]
  407b40:	bl	401780 <memmove@plt>
  407b44:	ldur	x22, [x29, #-16]
  407b48:	ldr	x9, [x20, #64]
  407b4c:	ldr	w8, [x20, #72]
  407b50:	cbz	x9, 407b8c <__fxstatat@plt+0x5fec>
  407b54:	tbnz	w8, #10, 407b8c <__fxstatat@plt+0x5fec>
  407b58:	mov	x0, x20
  407b5c:	mov	x1, x27
  407b60:	mov	w2, wzr
  407b64:	bl	406760 <__fxstatat@plt+0x4bc0>
  407b68:	strh	w0, [x27, #108]
  407b6c:	str	xzr, [x27, #16]
  407b70:	cbz	x26, 407bf4 <__fxstatat@plt+0x6054>
  407b74:	ldur	x8, [x29, #-32]
  407b78:	str	x27, [x8, #16]
  407b7c:	mov	w8, #0x2710                	// #10000
  407b80:	cmp	x22, x8
  407b84:	b.eq	407c04 <__fxstatat@plt+0x6064>  // b.none
  407b88:	b	407c10 <__fxstatat@plt+0x6070>
  407b8c:	ldrb	w9, [x28, #18]
  407b90:	mov	w10, #0x18                  	// #24
  407b94:	bics	wzr, w10, w8
  407b98:	mov	w10, #0xfb                  	// #251
  407b9c:	cset	w8, eq  // eq = none
  407ba0:	tst	w9, w10
  407ba4:	sub	w9, w9, #0x1
  407ba8:	cset	w10, ne  // ne = any
  407bac:	cmp	w9, #0xb
  407bb0:	and	w8, w8, w10
  407bb4:	mov	w10, #0xb                   	// #11
  407bb8:	strh	w10, [x27, #108]
  407bbc:	b.hi	407bd4 <__fxstatat@plt+0x6034>  // b.pmore
  407bc0:	adrp	x10, 40b000 <__fxstatat@plt+0x9460>
  407bc4:	sxtb	x9, w9
  407bc8:	add	x10, x10, #0x86c
  407bcc:	ldr	w9, [x10, x9, lsl #2]
  407bd0:	b	407bd8 <__fxstatat@plt+0x6038>
  407bd4:	mov	w9, wzr
  407bd8:	cmp	w8, #0x0
  407bdc:	mov	w8, #0x1                   	// #1
  407be0:	cinc	x8, x8, eq  // eq = none
  407be4:	str	w9, [x27, #136]
  407be8:	str	x8, [x27, #168]
  407bec:	str	xzr, [x27, #16]
  407bf0:	cbnz	x26, 407b74 <__fxstatat@plt+0x5fd4>
  407bf4:	mov	x26, x27
  407bf8:	mov	w8, #0x2710                	// #10000
  407bfc:	cmp	x22, x8
  407c00:	b.ne	407c10 <__fxstatat@plt+0x6070>  // b.any
  407c04:	ldr	x8, [sp, #24]
  407c08:	ldr	x8, [x8]
  407c0c:	cbz	x8, 407c2c <__fxstatat@plt+0x608c>
  407c10:	ldr	x8, [sp, #40]
  407c14:	add	x22, x22, #0x1
  407c18:	cmp	x8, x22
  407c1c:	b.ls	407ce8 <__fxstatat@plt+0x6148>  // b.plast
  407c20:	ldr	x21, [x25, #24]
  407c24:	cbnz	x21, 4079b0 <__fxstatat@plt+0x5e10>
  407c28:	b	407ce8 <__fxstatat@plt+0x6148>
  407c2c:	ldur	w1, [x29, #-4]
  407c30:	mov	x0, x25
  407c34:	bl	4082c8 <__fxstatat@plt+0x6728>
  407c38:	mov	w8, #0x6969                	// #26985
  407c3c:	cmp	x0, x8
  407c40:	mov	w8, wzr
  407c44:	str	wzr, [sp, #20]
  407c48:	b.eq	407c10 <__fxstatat@plt+0x6070>  // b.none
  407c4c:	mov	w9, #0x1994                	// #6548
  407c50:	movk	w9, #0x102, lsl #16
  407c54:	cmp	x0, x9
  407c58:	b.eq	407c10 <__fxstatat@plt+0x6070>  // b.none
  407c5c:	mov	w8, #0x4d42                	// #19778
  407c60:	movk	w8, #0xff53, lsl #16
  407c64:	cmp	x0, x8
  407c68:	b.eq	407c10 <__fxstatat@plt+0x6070>  // b.none
  407c6c:	mov	w8, #0x1                   	// #1
  407c70:	str	w8, [sp, #20]
  407c74:	b	407c10 <__fxstatat@plt+0x6070>
  407c78:	ldr	x9, [x20, #32]
  407c7c:	add	x10, x9, x8
  407c80:	mov	w9, #0x2f                  	// #47
  407c84:	strb	w9, [x10], #1
  407c88:	str	x10, [sp, #48]
  407c8c:	ldr	x21, [x25, #24]
  407c90:	add	x19, x8, #0x1
  407c94:	str	x23, [sp, #8]
  407c98:	cbnz	x21, 407980 <__fxstatat@plt+0x5de0>
  407c9c:	mov	x26, xzr
  407ca0:	mov	x22, xzr
  407ca4:	str	wzr, [sp, #20]
  407ca8:	b	407d7c <__fxstatat@plt+0x61dc>
  407cac:	ldur	x8, [x29, #-40]
  407cb0:	ldr	w8, [x8]
  407cb4:	cbz	w8, 407cd8 <__fxstatat@plt+0x6138>
  407cb8:	ldr	x9, [sp, #8]
  407cbc:	str	w8, [x25, #64]
  407cc0:	mov	w8, #0x4                   	// #4
  407cc4:	orr	x9, x9, x22
  407cc8:	cmp	x9, #0x0
  407ccc:	mov	w9, #0x7                   	// #7
  407cd0:	csel	w8, w9, w8, ne  // ne = any
  407cd4:	strh	w8, [x25, #108]
  407cd8:	ldr	x0, [x25, #24]
  407cdc:	cbz	x0, 407ce8 <__fxstatat@plt+0x6148>
  407ce0:	bl	401960 <closedir@plt>
  407ce4:	str	xzr, [x25, #24]
  407ce8:	ldr	w8, [sp, #16]
  407cec:	tbz	w8, #0, 407d7c <__fxstatat@plt+0x61dc>
  407cf0:	ldr	x9, [x20, #8]
  407cf4:	ldr	x8, [x20, #32]
  407cf8:	cbnz	x9, 407d18 <__fxstatat@plt+0x6178>
  407cfc:	ldr	x9, [x26, #88]
  407d00:	tbnz	x9, #63, 407d7c <__fxstatat@plt+0x61dc>
  407d04:	mov	x9, x26
  407d08:	b	407d48 <__fxstatat@plt+0x61a8>
  407d0c:	str	x8, [x9, #56]
  407d10:	ldr	x9, [x9, #16]
  407d14:	cbz	x9, 407cfc <__fxstatat@plt+0x615c>
  407d18:	ldr	x10, [x9, #48]
  407d1c:	add	x11, x9, #0xf8
  407d20:	cmp	x10, x11
  407d24:	b.eq	407d0c <__fxstatat@plt+0x616c>  // b.none
  407d28:	ldr	x11, [x9, #56]
  407d2c:	sub	x10, x10, x11
  407d30:	add	x10, x8, x10
  407d34:	str	x10, [x9, #48]
  407d38:	b	407d0c <__fxstatat@plt+0x616c>
  407d3c:	ldr	x11, [x10, #88]
  407d40:	mov	x9, x10
  407d44:	tbnz	x11, #63, 407d7c <__fxstatat@plt+0x61dc>
  407d48:	ldr	x10, [x9, #48]
  407d4c:	add	x11, x9, #0xf8
  407d50:	cmp	x10, x11
  407d54:	b.eq	407d68 <__fxstatat@plt+0x61c8>  // b.none
  407d58:	ldr	x11, [x9, #56]
  407d5c:	sub	x10, x10, x11
  407d60:	add	x10, x8, x10
  407d64:	str	x10, [x9, #48]
  407d68:	ldr	x10, [x9, #16]
  407d6c:	str	x8, [x9, #56]
  407d70:	cbnz	x10, 407d3c <__fxstatat@plt+0x619c>
  407d74:	ldr	x10, [x9, #8]
  407d78:	b	407d3c <__fxstatat@plt+0x619c>
  407d7c:	ldrb	w8, [x20, #72]
  407d80:	tbz	w8, #2, 407da0 <__fxstatat@plt+0x6200>
  407d84:	ldr	x8, [x20, #48]
  407d88:	ldr	x10, [sp, #48]
  407d8c:	cmp	x19, x8
  407d90:	sub	x9, x10, #0x1
  407d94:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  407d98:	csel	x8, x9, x10, eq  // eq = none
  407d9c:	strb	wzr, [x8]
  407da0:	ldr	x8, [sp, #8]
  407da4:	ldp	w9, w19, [sp]
  407da8:	cmp	x8, #0x0
  407dac:	cset	w8, ne  // ne = any
  407db0:	orr	w8, w8, w9
  407db4:	tbz	w8, #0, 407e08 <__fxstatat@plt+0x6268>
  407db8:	cbnz	x22, 407e14 <__fxstatat@plt+0x6274>
  407dbc:	cmp	w19, #0x3
  407dc0:	b.ne	407de0 <__fxstatat@plt+0x6240>  // b.any
  407dc4:	ldrh	w8, [x25, #108]
  407dc8:	cmp	w8, #0x4
  407dcc:	b.eq	407de0 <__fxstatat@plt+0x6240>  // b.none
  407dd0:	cmp	w8, #0x7
  407dd4:	b.eq	407de0 <__fxstatat@plt+0x6240>  // b.none
  407dd8:	mov	w8, #0x6                   	// #6
  407ddc:	strh	w8, [x25, #108]
  407de0:	cbnz	x26, 407df8 <__fxstatat@plt+0x6258>
  407de4:	b	407fb0 <__fxstatat@plt+0x6410>
  407de8:	mov	x0, x26
  407dec:	bl	401a40 <free@plt>
  407df0:	mov	x26, x19
  407df4:	cbz	x19, 407fb0 <__fxstatat@plt+0x6410>
  407df8:	ldp	x19, x0, [x26, #16]
  407dfc:	cbz	x0, 407de8 <__fxstatat@plt+0x6248>
  407e00:	bl	401960 <closedir@plt>
  407e04:	b	407de8 <__fxstatat@plt+0x6248>
  407e08:	cmp	w19, #0x1
  407e0c:	b.eq	407e70 <__fxstatat@plt+0x62d0>  // b.none
  407e10:	cbz	x22, 407e70 <__fxstatat@plt+0x62d0>
  407e14:	ldr	w8, [sp, #20]
  407e18:	tbz	w8, #0, 407e44 <__fxstatat@plt+0x62a4>
  407e1c:	adrp	x8, 408000 <__fxstatat@plt+0x6460>
  407e20:	add	x8, x8, #0x3f4
  407e24:	mov	x0, x20
  407e28:	mov	x1, x26
  407e2c:	mov	x2, x22
  407e30:	str	x8, [x20, #64]
  407e34:	bl	406948 <__fxstatat@plt+0x4da8>
  407e38:	mov	x26, x0
  407e3c:	str	xzr, [x20, #64]
  407e40:	b	407fb0 <__fxstatat@plt+0x6410>
  407e44:	cmp	x22, #0x2
  407e48:	b.cc	407fb0 <__fxstatat@plt+0x6410>  // b.lo, b.ul, b.last
  407e4c:	ldr	x8, [sp, #24]
  407e50:	ldr	x8, [x8]
  407e54:	cbz	x8, 407fb0 <__fxstatat@plt+0x6410>
  407e58:	mov	x0, x20
  407e5c:	mov	x1, x26
  407e60:	mov	x2, x22
  407e64:	bl	406948 <__fxstatat@plt+0x4da8>
  407e68:	mov	x26, x0
  407e6c:	b	407fb0 <__fxstatat@plt+0x6410>
  407e70:	ldr	x8, [x25, #88]
  407e74:	cbz	x8, 407ef8 <__fxstatat@plt+0x6358>
  407e78:	ldr	x1, [x25, #8]
  407e7c:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  407e80:	add	x3, x3, #0x867
  407e84:	mov	w2, #0xffffffff            	// #-1
  407e88:	mov	x0, x20
  407e8c:	bl	4073cc <__fxstatat@plt+0x582c>
  407e90:	cbnz	w0, 407f04 <__fxstatat@plt+0x6364>
  407e94:	b	407db8 <__fxstatat@plt+0x6218>
  407e98:	mov	x0, x27
  407e9c:	bl	401a40 <free@plt>
  407ea0:	cbnz	x26, 407ee8 <__fxstatat@plt+0x6348>
  407ea4:	ldr	x0, [x25, #24]
  407ea8:	bl	401960 <closedir@plt>
  407eac:	mov	w8, #0x7                   	// #7
  407eb0:	str	xzr, [x25, #24]
  407eb4:	strh	w8, [x25, #108]
  407eb8:	ldr	w8, [x20, #72]
  407ebc:	mov	w9, #0x24                  	// #36
  407ec0:	mov	x26, xzr
  407ec4:	orr	w8, w8, #0x2000
  407ec8:	str	w8, [x20, #72]
  407ecc:	ldur	x8, [x29, #-40]
  407ed0:	str	w9, [x8]
  407ed4:	b	407fb0 <__fxstatat@plt+0x6410>
  407ed8:	mov	x0, x26
  407edc:	bl	401a40 <free@plt>
  407ee0:	mov	x26, x19
  407ee4:	cbz	x19, 407ea4 <__fxstatat@plt+0x6304>
  407ee8:	ldp	x19, x0, [x26, #16]
  407eec:	cbz	x0, 407ed8 <__fxstatat@plt+0x6338>
  407ef0:	bl	401960 <closedir@plt>
  407ef4:	b	407ed8 <__fxstatat@plt+0x6338>
  407ef8:	mov	x0, x20
  407efc:	bl	407ff4 <__fxstatat@plt+0x6454>
  407f00:	cbz	w0, 407db8 <__fxstatat@plt+0x6218>
  407f04:	mov	w8, #0x7                   	// #7
  407f08:	strh	w8, [x25, #108]
  407f0c:	ldr	w8, [x20, #72]
  407f10:	orr	w8, w8, #0x2000
  407f14:	str	w8, [x20, #72]
  407f18:	cbnz	x26, 407f30 <__fxstatat@plt+0x6390>
  407f1c:	b	407fb0 <__fxstatat@plt+0x6410>
  407f20:	mov	x0, x26
  407f24:	bl	401a40 <free@plt>
  407f28:	mov	x26, x19
  407f2c:	cbz	x19, 407fb0 <__fxstatat@plt+0x6410>
  407f30:	ldp	x19, x0, [x26, #16]
  407f34:	cbz	x0, 407f20 <__fxstatat@plt+0x6380>
  407f38:	bl	401960 <closedir@plt>
  407f3c:	b	407f20 <__fxstatat@plt+0x6380>
  407f40:	str	wzr, [sp]
  407f44:	b	407948 <__fxstatat@plt+0x5da8>
  407f48:	mov	x0, x25
  407f4c:	bl	401a40 <free@plt>
  407f50:	ldur	x9, [x29, #-40]
  407f54:	mov	w8, #0x24                  	// #36
  407f58:	str	xzr, [x20, #32]
  407f5c:	str	w8, [x9]
  407f60:	b	407f70 <__fxstatat@plt+0x63d0>
  407f64:	ldr	x0, [x20, #32]
  407f68:	bl	401a40 <free@plt>
  407f6c:	str	xzr, [x20, #32]
  407f70:	ldur	x8, [x29, #-40]
  407f74:	mov	x0, x27
  407f78:	ldr	w22, [x8]
  407f7c:	bl	401a40 <free@plt>
  407f80:	cbnz	x26, 407fe4 <__fxstatat@plt+0x6444>
  407f84:	ldr	x0, [x24, #24]
  407f88:	bl	401960 <closedir@plt>
  407f8c:	mov	w8, #0x7                   	// #7
  407f90:	str	xzr, [x24, #24]
  407f94:	strh	w8, [x24, #108]
  407f98:	ldr	w8, [x23, #72]
  407f9c:	mov	x26, xzr
  407fa0:	orr	w8, w8, #0x2000
  407fa4:	str	w8, [x23, #72]
  407fa8:	ldur	x8, [x29, #-40]
  407fac:	str	w22, [x8]
  407fb0:	mov	x0, x26
  407fb4:	ldp	x20, x19, [sp, #176]
  407fb8:	ldp	x22, x21, [sp, #160]
  407fbc:	ldp	x24, x23, [sp, #144]
  407fc0:	ldp	x26, x25, [sp, #128]
  407fc4:	ldp	x28, x27, [sp, #112]
  407fc8:	ldp	x29, x30, [sp, #96]
  407fcc:	add	sp, sp, #0xc0
  407fd0:	ret
  407fd4:	mov	x0, x26
  407fd8:	bl	401a40 <free@plt>
  407fdc:	mov	x26, x21
  407fe0:	cbz	x21, 407f84 <__fxstatat@plt+0x63e4>
  407fe4:	ldp	x21, x0, [x26, #16]
  407fe8:	cbz	x0, 407fd4 <__fxstatat@plt+0x6434>
  407fec:	bl	401960 <closedir@plt>
  407ff0:	b	407fd4 <__fxstatat@plt+0x6434>
  407ff4:	stp	x29, x30, [sp, #-32]!
  407ff8:	stp	x20, x19, [sp, #16]
  407ffc:	ldr	w8, [x0, #72]
  408000:	mov	x19, x0
  408004:	mov	x29, sp
  408008:	tbnz	w8, #2, 408024 <__fxstatat@plt+0x6484>
  40800c:	tbnz	w8, #9, 40802c <__fxstatat@plt+0x648c>
  408010:	ldr	w0, [x19, #40]
  408014:	bl	4017e0 <fchdir@plt>
  408018:	cmp	w0, #0x0
  40801c:	cset	w20, ne  // ne = any
  408020:	b	40804c <__fxstatat@plt+0x64ac>
  408024:	mov	w20, wzr
  408028:	b	40804c <__fxstatat@plt+0x64ac>
  40802c:	ldr	w1, [x19, #44]
  408030:	add	x0, x19, #0x60
  408034:	bl	4098cc <__fxstatat@plt+0x7d2c>
  408038:	tbnz	w0, #31, 408040 <__fxstatat@plt+0x64a0>
  40803c:	bl	401970 <close@plt>
  408040:	mov	w8, #0xffffff9c            	// #-100
  408044:	mov	w20, wzr
  408048:	str	w8, [x19, #44]
  40804c:	add	x19, x19, #0x60
  408050:	mov	x0, x19
  408054:	bl	4098c4 <__fxstatat@plt+0x7d24>
  408058:	tbnz	w0, #0, 408070 <__fxstatat@plt+0x64d0>
  40805c:	mov	x0, x19
  408060:	bl	409914 <__fxstatat@plt+0x7d74>
  408064:	tbnz	w0, #31, 408050 <__fxstatat@plt+0x64b0>
  408068:	bl	401970 <close@plt>
  40806c:	b	408050 <__fxstatat@plt+0x64b0>
  408070:	mov	w0, w20
  408074:	ldp	x20, x19, [sp, #16]
  408078:	ldp	x29, x30, [sp], #32
  40807c:	ret
  408080:	stp	x29, x30, [sp, #-16]!
  408084:	cmp	w2, #0x5
  408088:	mov	x29, sp
  40808c:	b.cc	4080a8 <__fxstatat@plt+0x6508>  // b.lo, b.ul, b.last
  408090:	bl	401b50 <__errno_location@plt>
  408094:	mov	w8, #0x16                  	// #22
  408098:	str	w8, [x0]
  40809c:	mov	w0, #0x1                   	// #1
  4080a0:	ldp	x29, x30, [sp], #16
  4080a4:	ret
  4080a8:	mov	w0, wzr
  4080ac:	strh	w2, [x1, #112]
  4080b0:	ldp	x29, x30, [sp], #16
  4080b4:	ret
  4080b8:	stp	x29, x30, [sp, #-64]!
  4080bc:	tst	w1, #0xffffefff
  4080c0:	stp	x24, x23, [sp, #16]
  4080c4:	stp	x22, x21, [sp, #32]
  4080c8:	stp	x20, x19, [sp, #48]
  4080cc:	mov	x29, sp
  4080d0:	b.eq	4080ec <__fxstatat@plt+0x654c>  // b.none
  4080d4:	bl	401b50 <__errno_location@plt>
  4080d8:	mov	x8, x0
  4080dc:	mov	w9, #0x16                  	// #22
  4080e0:	mov	x0, xzr
  4080e4:	str	w9, [x8]
  4080e8:	b	408128 <__fxstatat@plt+0x6588>
  4080ec:	ldr	x23, [x0]
  4080f0:	mov	w21, w1
  4080f4:	mov	x19, x0
  4080f8:	bl	401b50 <__errno_location@plt>
  4080fc:	str	wzr, [x0]
  408100:	ldrb	w8, [x19, #73]
  408104:	tbnz	w8, #5, 408124 <__fxstatat@plt+0x6584>
  408108:	ldrh	w8, [x23, #108]
  40810c:	cmp	w8, #0x1
  408110:	b.eq	40813c <__fxstatat@plt+0x659c>  // b.none
  408114:	cmp	w8, #0x9
  408118:	b.ne	408124 <__fxstatat@plt+0x6584>  // b.any
  40811c:	ldr	x0, [x23, #16]
  408120:	b	408128 <__fxstatat@plt+0x6588>
  408124:	mov	x0, xzr
  408128:	ldp	x20, x19, [sp, #48]
  40812c:	ldp	x22, x21, [sp, #32]
  408130:	ldp	x24, x23, [sp, #16]
  408134:	ldp	x29, x30, [sp], #64
  408138:	ret
  40813c:	ldr	x22, [x19, #8]
  408140:	mov	x20, x0
  408144:	cbnz	x22, 40817c <__fxstatat@plt+0x65dc>
  408148:	cmp	w21, #0x1, lsl #12
  40814c:	b.ne	40818c <__fxstatat@plt+0x65ec>  // b.any
  408150:	ldr	w8, [x19, #72]
  408154:	mov	w21, #0x2                   	// #2
  408158:	orr	w8, w8, #0x1000
  40815c:	str	w8, [x19, #72]
  408160:	ldr	x8, [x23, #88]
  408164:	cbnz	x8, 4081d8 <__fxstatat@plt+0x6638>
  408168:	b	408198 <__fxstatat@plt+0x65f8>
  40816c:	mov	x0, x22
  408170:	bl	401a40 <free@plt>
  408174:	mov	x22, x24
  408178:	cbz	x24, 408148 <__fxstatat@plt+0x65a8>
  40817c:	ldp	x24, x0, [x22, #16]
  408180:	cbz	x0, 40816c <__fxstatat@plt+0x65cc>
  408184:	bl	401960 <closedir@plt>
  408188:	b	40816c <__fxstatat@plt+0x65cc>
  40818c:	mov	w21, #0x1                   	// #1
  408190:	ldr	x8, [x23, #88]
  408194:	cbnz	x8, 4081d8 <__fxstatat@plt+0x6638>
  408198:	ldr	x8, [x23, #48]
  40819c:	ldrb	w8, [x8]
  4081a0:	cmp	w8, #0x2f
  4081a4:	b.eq	4081d8 <__fxstatat@plt+0x6638>  // b.none
  4081a8:	ldr	w8, [x19, #72]
  4081ac:	tbnz	w8, #2, 4081d8 <__fxstatat@plt+0x6638>
  4081b0:	mov	w2, #0x4900                	// #18688
  4081b4:	lsr	w9, w8, #4
  4081b8:	movk	w2, #0x8, lsl #16
  4081bc:	bfi	w2, w9, #15, #1
  4081c0:	tbnz	w8, #9, 4081ec <__fxstatat@plt+0x664c>
  4081c4:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  4081c8:	add	x0, x0, #0x868
  4081cc:	mov	w1, w2
  4081d0:	bl	4085d0 <__fxstatat@plt+0x6a30>
  4081d4:	b	4081fc <__fxstatat@plt+0x665c>
  4081d8:	mov	x0, x19
  4081dc:	mov	w1, w21
  4081e0:	bl	407600 <__fxstatat@plt+0x5a60>
  4081e4:	str	x0, [x19, #8]
  4081e8:	b	408128 <__fxstatat@plt+0x6588>
  4081ec:	ldr	w0, [x19, #44]
  4081f0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4081f4:	add	x1, x1, #0x868
  4081f8:	bl	4099ac <__fxstatat@plt+0x7e0c>
  4081fc:	mov	w22, w0
  408200:	tbnz	w0, #31, 408240 <__fxstatat@plt+0x66a0>
  408204:	mov	x0, x19
  408208:	mov	w1, w21
  40820c:	bl	407600 <__fxstatat@plt+0x5a60>
  408210:	ldrb	w8, [x19, #73]
  408214:	str	x0, [x19, #8]
  408218:	tbnz	w8, #1, 40824c <__fxstatat@plt+0x66ac>
  40821c:	mov	w0, w22
  408220:	bl	4017e0 <fchdir@plt>
  408224:	cbz	w0, 408278 <__fxstatat@plt+0x66d8>
  408228:	ldr	w19, [x20]
  40822c:	mov	w0, w22
  408230:	bl	401970 <close@plt>
  408234:	mov	x0, xzr
  408238:	str	w19, [x20]
  40823c:	b	408128 <__fxstatat@plt+0x6588>
  408240:	mov	x0, xzr
  408244:	str	xzr, [x19, #8]
  408248:	b	408128 <__fxstatat@plt+0x6588>
  40824c:	ldr	w1, [x19, #44]
  408250:	cmp	w1, w22
  408254:	b.ne	408260 <__fxstatat@plt+0x66c0>  // b.any
  408258:	cmn	w1, #0x64
  40825c:	b.ne	408288 <__fxstatat@plt+0x66e8>  // b.any
  408260:	add	x0, x19, #0x60
  408264:	bl	4098cc <__fxstatat@plt+0x7d2c>
  408268:	tbnz	w0, #31, 408270 <__fxstatat@plt+0x66d0>
  40826c:	bl	401970 <close@plt>
  408270:	str	w22, [x19, #44]
  408274:	b	408280 <__fxstatat@plt+0x66e0>
  408278:	mov	w0, w22
  40827c:	bl	401970 <close@plt>
  408280:	ldr	x0, [x19, #8]
  408284:	b	408128 <__fxstatat@plt+0x6588>
  408288:	bl	4019b0 <abort@plt>
  40828c:	ldr	x8, [x0, #8]
  408290:	udiv	x9, x8, x1
  408294:	msub	x0, x9, x1, x8
  408298:	ret
  40829c:	ldr	x8, [x0, #8]
  4082a0:	ldr	x9, [x1, #8]
  4082a4:	cmp	x8, x9
  4082a8:	b.ne	4082c0 <__fxstatat@plt+0x6720>  // b.any
  4082ac:	ldr	x8, [x0]
  4082b0:	ldr	x9, [x1]
  4082b4:	cmp	x8, x9
  4082b8:	cset	w0, eq  // eq = none
  4082bc:	ret
  4082c0:	mov	w0, wzr
  4082c4:	ret
  4082c8:	sub	sp, sp, #0xb0
  4082cc:	stp	x29, x30, [sp, #128]
  4082d0:	stp	x22, x21, [sp, #144]
  4082d4:	stp	x20, x19, [sp, #160]
  4082d8:	ldr	x22, [x0, #80]
  4082dc:	add	x29, sp, #0x80
  4082e0:	ldrb	w8, [x22, #73]
  4082e4:	tbnz	w8, #1, 4082f0 <__fxstatat@plt+0x6750>
  4082e8:	mov	x0, xzr
  4082ec:	b	40834c <__fxstatat@plt+0x67ac>
  4082f0:	ldr	x20, [x22, #80]
  4082f4:	mov	x19, x0
  4082f8:	mov	w21, w1
  4082fc:	cbnz	x20, 408330 <__fxstatat@plt+0x6790>
  408300:	adrp	x2, 408000 <__fxstatat@plt+0x6460>
  408304:	adrp	x3, 408000 <__fxstatat@plt+0x6460>
  408308:	adrp	x4, 401000 <mbrtowc@plt-0x760>
  40830c:	add	x2, x2, #0x3d0
  408310:	add	x3, x3, #0x3e0
  408314:	add	x4, x4, #0xa40
  408318:	mov	w0, #0xd                   	// #13
  40831c:	mov	x1, xzr
  408320:	bl	408b98 <__fxstatat@plt+0x6ff8>
  408324:	mov	x20, x0
  408328:	str	x0, [x22, #80]
  40832c:	cbz	x0, 40836c <__fxstatat@plt+0x67cc>
  408330:	ldr	x8, [x19, #120]
  408334:	add	x1, sp, #0x8
  408338:	mov	x0, x20
  40833c:	str	x8, [sp, #8]
  408340:	bl	408890 <__fxstatat@plt+0x6cf0>
  408344:	cbz	x0, 408360 <__fxstatat@plt+0x67c0>
  408348:	ldr	x0, [x0, #8]
  40834c:	ldp	x20, x19, [sp, #160]
  408350:	ldp	x22, x21, [sp, #144]
  408354:	ldp	x29, x30, [sp, #128]
  408358:	add	sp, sp, #0xb0
  40835c:	ret
  408360:	mov	w22, #0x1                   	// #1
  408364:	tbz	w21, #31, 408374 <__fxstatat@plt+0x67d4>
  408368:	b	4082e8 <__fxstatat@plt+0x6748>
  40836c:	mov	w22, wzr
  408370:	tbnz	w21, #31, 4082e8 <__fxstatat@plt+0x6748>
  408374:	add	x1, sp, #0x8
  408378:	mov	w0, w21
  40837c:	bl	4018f0 <fstatfs@plt>
  408380:	cbnz	w0, 4082e8 <__fxstatat@plt+0x6748>
  408384:	cbz	w22, 4083c8 <__fxstatat@plt+0x6828>
  408388:	mov	w0, #0x10                  	// #16
  40838c:	bl	401890 <malloc@plt>
  408390:	cbz	x0, 4083c8 <__fxstatat@plt+0x6828>
  408394:	ldr	x8, [x19, #120]
  408398:	ldr	x9, [sp, #8]
  40839c:	mov	x21, x0
  4083a0:	mov	x1, x21
  4083a4:	stp	x8, x9, [x0]
  4083a8:	mov	x0, x20
  4083ac:	bl	409638 <__fxstatat@plt+0x7a98>
  4083b0:	cbz	x0, 4083c0 <__fxstatat@plt+0x6820>
  4083b4:	cmp	x0, x21
  4083b8:	b.eq	4083c8 <__fxstatat@plt+0x6828>  // b.none
  4083bc:	bl	4019b0 <abort@plt>
  4083c0:	mov	x0, x21
  4083c4:	bl	401a40 <free@plt>
  4083c8:	ldr	x0, [sp, #8]
  4083cc:	b	40834c <__fxstatat@plt+0x67ac>
  4083d0:	ldr	x8, [x0]
  4083d4:	udiv	x9, x8, x1
  4083d8:	msub	x0, x9, x1, x8
  4083dc:	ret
  4083e0:	ldr	x8, [x0]
  4083e4:	ldr	x9, [x1]
  4083e8:	cmp	x8, x9
  4083ec:	cset	w0, eq  // eq = none
  4083f0:	ret
  4083f4:	ldr	x8, [x0]
  4083f8:	ldr	x9, [x1]
  4083fc:	ldr	x8, [x8, #128]
  408400:	ldr	x9, [x9, #128]
  408404:	cmp	x9, x8
  408408:	cset	w10, cc  // cc = lo, ul, last
  40840c:	cmp	x8, x9
  408410:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  408414:	ret
  408418:	sub	sp, sp, #0x40
  40841c:	stp	x29, x30, [sp, #16]
  408420:	add	x29, sp, #0x10
  408424:	cmp	x0, #0x0
  408428:	sub	x8, x29, #0x4
  40842c:	stp	x20, x19, [sp, #48]
  408430:	csel	x20, x8, x0, eq  // eq = none
  408434:	mov	x0, x20
  408438:	stp	x22, x21, [sp, #32]
  40843c:	mov	x22, x2
  408440:	mov	x19, x1
  408444:	bl	401760 <mbrtowc@plt>
  408448:	mov	x21, x0
  40844c:	cbz	x22, 408470 <__fxstatat@plt+0x68d0>
  408450:	cmn	x21, #0x2
  408454:	b.cc	408470 <__fxstatat@plt+0x68d0>  // b.lo, b.ul, b.last
  408458:	mov	w0, wzr
  40845c:	bl	408674 <__fxstatat@plt+0x6ad4>
  408460:	tbnz	w0, #0, 408470 <__fxstatat@plt+0x68d0>
  408464:	ldrb	w8, [x19]
  408468:	mov	w21, #0x1                   	// #1
  40846c:	str	w8, [x20]
  408470:	mov	x0, x21
  408474:	ldp	x20, x19, [sp, #48]
  408478:	ldp	x22, x21, [sp, #32]
  40847c:	ldp	x29, x30, [sp, #16]
  408480:	add	sp, sp, #0x40
  408484:	ret
  408488:	stp	x29, x30, [sp, #-48]!
  40848c:	str	x21, [sp, #16]
  408490:	stp	x20, x19, [sp, #32]
  408494:	mov	x29, sp
  408498:	mov	x20, x0
  40849c:	bl	401840 <__fpending@plt>
  4084a0:	ldr	w21, [x20]
  4084a4:	mov	x19, x0
  4084a8:	mov	x0, x20
  4084ac:	bl	409b40 <__fxstatat@plt+0x7fa0>
  4084b0:	mov	w8, w0
  4084b4:	tbnz	w21, #5, 4084e8 <__fxstatat@plt+0x6948>
  4084b8:	cmp	w8, #0x0
  4084bc:	csetm	w0, ne  // ne = any
  4084c0:	cbnz	x19, 4084d8 <__fxstatat@plt+0x6938>
  4084c4:	cbz	w8, 4084d8 <__fxstatat@plt+0x6938>
  4084c8:	bl	401b50 <__errno_location@plt>
  4084cc:	ldr	w8, [x0]
  4084d0:	cmp	w8, #0x9
  4084d4:	csetm	w0, ne  // ne = any
  4084d8:	ldp	x20, x19, [sp, #32]
  4084dc:	ldr	x21, [sp, #16]
  4084e0:	ldp	x29, x30, [sp], #48
  4084e4:	ret
  4084e8:	cbnz	w8, 4084f4 <__fxstatat@plt+0x6954>
  4084ec:	bl	401b50 <__errno_location@plt>
  4084f0:	str	wzr, [x0]
  4084f4:	mov	w0, #0xffffffff            	// #-1
  4084f8:	ldp	x20, x19, [sp, #32]
  4084fc:	ldr	x21, [sp, #16]
  408500:	ldp	x29, x30, [sp], #48
  408504:	ret
  408508:	mov	w8, #0xf616                	// #62998
  40850c:	movk	w8, #0x95, lsl #16
  408510:	str	xzr, [x0, #16]
  408514:	str	w8, [x0, #24]
  408518:	ret
  40851c:	stp	x29, x30, [sp, #-16]!
  408520:	ldr	w8, [x0, #24]
  408524:	mov	w9, #0xf616                	// #62998
  408528:	movk	w9, #0x95, lsl #16
  40852c:	mov	x29, sp
  408530:	cmp	w8, w9
  408534:	b.ne	4085b0 <__fxstatat@plt+0x6a10>  // b.any
  408538:	ldr	x8, [x0, #16]
  40853c:	cbz	x8, 408560 <__fxstatat@plt+0x69c0>
  408540:	ldr	x9, [x1, #8]
  408544:	ldr	x10, [x0]
  408548:	cmp	x9, x10
  40854c:	b.ne	408560 <__fxstatat@plt+0x69c0>  // b.any
  408550:	ldr	x9, [x1]
  408554:	ldr	x10, [x0, #8]
  408558:	cmp	x9, x10
  40855c:	b.eq	4085a0 <__fxstatat@plt+0x6a00>  // b.none
  408560:	add	x9, x8, #0x1
  408564:	tst	x9, x8
  408568:	str	x9, [x0, #16]
  40856c:	b.ne	408590 <__fxstatat@plt+0x69f0>  // b.any
  408570:	cbz	x9, 4085a0 <__fxstatat@plt+0x6a00>
  408574:	ldr	q0, [x1]
  408578:	mov	w8, wzr
  40857c:	ext	v0.16b, v0.16b, v0.16b, #8
  408580:	str	q0, [x0]
  408584:	mov	w0, w8
  408588:	ldp	x29, x30, [sp], #16
  40858c:	ret
  408590:	mov	w8, wzr
  408594:	mov	w0, w8
  408598:	ldp	x29, x30, [sp], #16
  40859c:	ret
  4085a0:	mov	w8, #0x1                   	// #1
  4085a4:	mov	w0, w8
  4085a8:	ldp	x29, x30, [sp], #16
  4085ac:	ret
  4085b0:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  4085b4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4085b8:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  4085bc:	add	x0, x0, #0x89c
  4085c0:	add	x1, x1, #0x8b4
  4085c4:	add	x3, x3, #0x8c6
  4085c8:	mov	w2, #0x3c                  	// #60
  4085cc:	bl	401b40 <__assert_fail@plt>
  4085d0:	sub	sp, sp, #0xe0
  4085d4:	stp	x29, x30, [sp, #208]
  4085d8:	add	x29, sp, #0xd0
  4085dc:	stp	x2, x3, [x29, #-80]
  4085e0:	stp	x4, x5, [x29, #-64]
  4085e4:	stp	x6, x7, [x29, #-48]
  4085e8:	stp	q1, q2, [sp, #16]
  4085ec:	stp	q3, q4, [sp, #48]
  4085f0:	str	q0, [sp]
  4085f4:	stp	q5, q6, [sp, #80]
  4085f8:	str	q7, [sp, #112]
  4085fc:	tbnz	w1, #6, 408608 <__fxstatat@plt+0x6a68>
  408600:	mov	w2, wzr
  408604:	b	408660 <__fxstatat@plt+0x6ac0>
  408608:	mov	x9, #0xffffffffffffffd0    	// #-48
  40860c:	mov	x11, sp
  408610:	sub	x12, x29, #0x50
  408614:	movk	x9, #0xff80, lsl #32
  408618:	add	x10, x29, #0x10
  40861c:	mov	x8, #0xffffffffffffffd0    	// #-48
  408620:	add	x11, x11, #0x80
  408624:	add	x12, x12, #0x30
  408628:	stp	x11, x9, [x29, #-16]
  40862c:	stp	x10, x12, [x29, #-32]
  408630:	tbz	w8, #31, 408650 <__fxstatat@plt+0x6ab0>
  408634:	add	w9, w8, #0x8
  408638:	cmn	w8, #0x8
  40863c:	stur	w9, [x29, #-8]
  408640:	b.gt	408650 <__fxstatat@plt+0x6ab0>
  408644:	ldur	x9, [x29, #-24]
  408648:	add	x8, x9, x8
  40864c:	b	40865c <__fxstatat@plt+0x6abc>
  408650:	ldur	x8, [x29, #-32]
  408654:	add	x9, x8, #0x8
  408658:	stur	x9, [x29, #-32]
  40865c:	ldr	w2, [x8]
  408660:	bl	4018a0 <open@plt>
  408664:	bl	409ad8 <__fxstatat@plt+0x7f38>
  408668:	ldp	x29, x30, [sp, #208]
  40866c:	add	sp, sp, #0xe0
  408670:	ret
  408674:	stp	x29, x30, [sp, #-32]!
  408678:	mov	x1, xzr
  40867c:	str	x19, [sp, #16]
  408680:	mov	x29, sp
  408684:	bl	401b90 <setlocale@plt>
  408688:	cbz	x0, 4086b4 <__fxstatat@plt+0x6b14>
  40868c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408690:	add	x1, x1, #0x909
  408694:	mov	x19, x0
  408698:	bl	401a00 <strcmp@plt>
  40869c:	cbz	w0, 4086c4 <__fxstatat@plt+0x6b24>
  4086a0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4086a4:	add	x1, x1, #0x90b
  4086a8:	mov	x0, x19
  4086ac:	bl	401a00 <strcmp@plt>
  4086b0:	cbz	w0, 4086c4 <__fxstatat@plt+0x6b24>
  4086b4:	mov	w0, #0x1                   	// #1
  4086b8:	ldr	x19, [sp, #16]
  4086bc:	ldp	x29, x30, [sp], #32
  4086c0:	ret
  4086c4:	mov	w0, wzr
  4086c8:	ldr	x19, [sp, #16]
  4086cc:	ldp	x29, x30, [sp], #32
  4086d0:	ret
  4086d4:	ldr	x0, [x0, #16]
  4086d8:	ret
  4086dc:	ldr	x0, [x0, #24]
  4086e0:	ret
  4086e4:	ldr	x0, [x0, #32]
  4086e8:	ret
  4086ec:	ldp	x8, x9, [x0]
  4086f0:	cmp	x8, x9
  4086f4:	b.cs	408734 <__fxstatat@plt+0x6b94>  // b.hs, b.nlast
  4086f8:	mov	x0, xzr
  4086fc:	b	40870c <__fxstatat@plt+0x6b6c>
  408700:	add	x8, x8, #0x10
  408704:	cmp	x8, x9
  408708:	b.cs	408738 <__fxstatat@plt+0x6b98>  // b.hs, b.nlast
  40870c:	ldr	x10, [x8]
  408710:	cbz	x10, 408700 <__fxstatat@plt+0x6b60>
  408714:	mov	x10, xzr
  408718:	mov	x11, x8
  40871c:	ldr	x11, [x11, #8]
  408720:	add	x10, x10, #0x1
  408724:	cbnz	x11, 40871c <__fxstatat@plt+0x6b7c>
  408728:	cmp	x10, x0
  40872c:	csel	x0, x10, x0, hi  // hi = pmore
  408730:	b	408700 <__fxstatat@plt+0x6b60>
  408734:	mov	x0, xzr
  408738:	ret
  40873c:	ldp	x9, x10, [x0]
  408740:	cmp	x9, x10
  408744:	b.cs	408780 <__fxstatat@plt+0x6be0>  // b.hs, b.nlast
  408748:	mov	x8, xzr
  40874c:	mov	x11, xzr
  408750:	b	408760 <__fxstatat@plt+0x6bc0>
  408754:	add	x9, x9, #0x10
  408758:	cmp	x9, x10
  40875c:	b.cs	408788 <__fxstatat@plt+0x6be8>  // b.hs, b.nlast
  408760:	ldr	x12, [x9]
  408764:	cbz	x12, 408754 <__fxstatat@plt+0x6bb4>
  408768:	mov	x12, x9
  40876c:	ldr	x12, [x12, #8]
  408770:	add	x8, x8, #0x1
  408774:	cbnz	x12, 40876c <__fxstatat@plt+0x6bcc>
  408778:	add	x11, x11, #0x1
  40877c:	b	408754 <__fxstatat@plt+0x6bb4>
  408780:	mov	x11, xzr
  408784:	mov	x8, xzr
  408788:	ldr	x9, [x0, #24]
  40878c:	cmp	x11, x9
  408790:	b.ne	4087a8 <__fxstatat@plt+0x6c08>  // b.any
  408794:	ldr	x9, [x0, #32]
  408798:	cmp	x8, x9
  40879c:	b.ne	4087a8 <__fxstatat@plt+0x6c08>  // b.any
  4087a0:	mov	w0, #0x1                   	// #1
  4087a4:	ret
  4087a8:	mov	w0, wzr
  4087ac:	ret
  4087b0:	stp	x29, x30, [sp, #-48]!
  4087b4:	stp	x22, x21, [sp, #16]
  4087b8:	stp	x20, x19, [sp, #32]
  4087bc:	ldp	x8, x9, [x0]
  4087c0:	ldp	x20, x3, [x0, #24]
  4087c4:	ldr	x22, [x0, #16]
  4087c8:	mov	x19, x1
  4087cc:	cmp	x8, x9
  4087d0:	mov	x21, xzr
  4087d4:	mov	x29, sp
  4087d8:	b.cc	408868 <__fxstatat@plt+0x6cc8>  // b.lo, b.ul, b.last
  4087dc:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4087e0:	add	x2, x2, #0x911
  4087e4:	mov	w1, #0x1                   	// #1
  4087e8:	mov	x0, x19
  4087ec:	bl	4019f0 <__fprintf_chk@plt>
  4087f0:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4087f4:	add	x2, x2, #0x929
  4087f8:	mov	w1, #0x1                   	// #1
  4087fc:	mov	x0, x19
  408800:	mov	x3, x22
  408804:	bl	4019f0 <__fprintf_chk@plt>
  408808:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40880c:	ucvtf	d0, x20
  408810:	fmov	d1, x8
  408814:	fmul	d0, d0, d1
  408818:	ucvtf	d1, x22
  40881c:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  408820:	fdiv	d0, d0, d1
  408824:	add	x2, x2, #0x941
  408828:	mov	w1, #0x1                   	// #1
  40882c:	mov	x0, x19
  408830:	mov	x3, x20
  408834:	bl	4019f0 <__fprintf_chk@plt>
  408838:	mov	x0, x19
  40883c:	mov	x3, x21
  408840:	ldp	x20, x19, [sp, #32]
  408844:	ldp	x22, x21, [sp, #16]
  408848:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  40884c:	add	x2, x2, #0x962
  408850:	mov	w1, #0x1                   	// #1
  408854:	ldp	x29, x30, [sp], #48
  408858:	b	4019f0 <__fprintf_chk@plt>
  40885c:	add	x8, x8, #0x10
  408860:	cmp	x8, x9
  408864:	b.cs	4087dc <__fxstatat@plt+0x6c3c>  // b.hs, b.nlast
  408868:	ldr	x10, [x8]
  40886c:	cbz	x10, 40885c <__fxstatat@plt+0x6cbc>
  408870:	mov	x10, xzr
  408874:	mov	x11, x8
  408878:	ldr	x11, [x11, #8]
  40887c:	add	x10, x10, #0x1
  408880:	cbnz	x11, 408878 <__fxstatat@plt+0x6cd8>
  408884:	cmp	x10, x21
  408888:	csel	x21, x10, x21, hi  // hi = pmore
  40888c:	b	40885c <__fxstatat@plt+0x6cbc>
  408890:	stp	x29, x30, [sp, #-48]!
  408894:	stp	x20, x19, [sp, #32]
  408898:	ldr	x8, [x0, #16]
  40889c:	ldr	x9, [x0, #48]
  4088a0:	mov	x19, x0
  4088a4:	mov	x20, x1
  4088a8:	mov	x0, x1
  4088ac:	mov	x1, x8
  4088b0:	str	x21, [sp, #16]
  4088b4:	mov	x29, sp
  4088b8:	blr	x9
  4088bc:	ldr	x8, [x19, #16]
  4088c0:	cmp	x0, x8
  4088c4:	b.cs	408948 <__fxstatat@plt+0x6da8>  // b.hs, b.nlast
  4088c8:	ldr	x8, [x19]
  4088cc:	add	x21, x8, x0, lsl #4
  4088d0:	ldr	x1, [x21]
  4088d4:	mov	x0, xzr
  4088d8:	cbz	x1, 408910 <__fxstatat@plt+0x6d70>
  4088dc:	cbz	x8, 408910 <__fxstatat@plt+0x6d70>
  4088e0:	cmp	x1, x20
  4088e4:	b.eq	40890c <__fxstatat@plt+0x6d6c>  // b.none
  4088e8:	ldr	x8, [x19, #56]
  4088ec:	mov	x0, x20
  4088f0:	blr	x8
  4088f4:	tbnz	w0, #0, 408920 <__fxstatat@plt+0x6d80>
  4088f8:	ldr	x21, [x21, #8]
  4088fc:	cbz	x21, 408934 <__fxstatat@plt+0x6d94>
  408900:	ldr	x1, [x21]
  408904:	cmp	x1, x20
  408908:	b.ne	4088e8 <__fxstatat@plt+0x6d48>  // b.any
  40890c:	mov	x0, x20
  408910:	ldp	x20, x19, [sp, #32]
  408914:	ldr	x21, [sp, #16]
  408918:	ldp	x29, x30, [sp], #48
  40891c:	ret
  408920:	ldr	x0, [x21]
  408924:	ldp	x20, x19, [sp, #32]
  408928:	ldr	x21, [sp, #16]
  40892c:	ldp	x29, x30, [sp], #48
  408930:	ret
  408934:	mov	x0, xzr
  408938:	ldp	x20, x19, [sp, #32]
  40893c:	ldr	x21, [sp, #16]
  408940:	ldp	x29, x30, [sp], #48
  408944:	ret
  408948:	bl	4019b0 <abort@plt>
  40894c:	stp	x29, x30, [sp, #-16]!
  408950:	ldr	x8, [x0, #32]
  408954:	mov	x29, sp
  408958:	cbz	x8, 408978 <__fxstatat@plt+0x6dd8>
  40895c:	ldp	x8, x9, [x0]
  408960:	cmp	x8, x9
  408964:	b.cs	408984 <__fxstatat@plt+0x6de4>  // b.hs, b.nlast
  408968:	ldr	x0, [x8], #16
  40896c:	cbz	x0, 408960 <__fxstatat@plt+0x6dc0>
  408970:	ldp	x29, x30, [sp], #16
  408974:	ret
  408978:	mov	x0, xzr
  40897c:	ldp	x29, x30, [sp], #16
  408980:	ret
  408984:	bl	4019b0 <abort@plt>
  408988:	stp	x29, x30, [sp, #-32]!
  40898c:	stp	x20, x19, [sp, #16]
  408990:	ldr	x8, [x0, #16]
  408994:	ldr	x9, [x0, #48]
  408998:	mov	x19, x0
  40899c:	mov	x20, x1
  4089a0:	mov	x0, x1
  4089a4:	mov	x1, x8
  4089a8:	mov	x29, sp
  4089ac:	blr	x9
  4089b0:	ldr	x8, [x19, #16]
  4089b4:	cmp	x0, x8
  4089b8:	b.cs	408a1c <__fxstatat@plt+0x6e7c>  // b.hs, b.nlast
  4089bc:	ldr	x8, [x19]
  4089c0:	add	x9, x8, x0, lsl #4
  4089c4:	ldp	x10, x9, [x9]
  4089c8:	cmp	x10, x20
  4089cc:	b.eq	4089d8 <__fxstatat@plt+0x6e38>  // b.none
  4089d0:	cbnz	x9, 4089c4 <__fxstatat@plt+0x6e24>
  4089d4:	b	4089ec <__fxstatat@plt+0x6e4c>
  4089d8:	cbz	x9, 4089ec <__fxstatat@plt+0x6e4c>
  4089dc:	ldr	x0, [x9]
  4089e0:	ldp	x20, x19, [sp, #16]
  4089e4:	ldp	x29, x30, [sp], #32
  4089e8:	ret
  4089ec:	ldr	x9, [x19, #8]
  4089f0:	add	x8, x8, x0, lsl #4
  4089f4:	add	x8, x8, #0x10
  4089f8:	cmp	x8, x9
  4089fc:	b.cs	408a0c <__fxstatat@plt+0x6e6c>  // b.hs, b.nlast
  408a00:	ldr	x0, [x8], #16
  408a04:	cbz	x0, 4089f8 <__fxstatat@plt+0x6e58>
  408a08:	b	4089e0 <__fxstatat@plt+0x6e40>
  408a0c:	mov	x0, xzr
  408a10:	ldp	x20, x19, [sp, #16]
  408a14:	ldp	x29, x30, [sp], #32
  408a18:	ret
  408a1c:	bl	4019b0 <abort@plt>
  408a20:	ldp	x9, x10, [x0]
  408a24:	cmp	x9, x10
  408a28:	b.cs	408a94 <__fxstatat@plt+0x6ef4>  // b.hs, b.nlast
  408a2c:	mov	x11, xzr
  408a30:	ldr	x8, [x9]
  408a34:	cbz	x8, 408a78 <__fxstatat@plt+0x6ed8>
  408a38:	cbz	x9, 408a78 <__fxstatat@plt+0x6ed8>
  408a3c:	mov	x10, x9
  408a40:	cmp	x11, x2
  408a44:	b.cs	408a9c <__fxstatat@plt+0x6efc>  // b.hs, b.nlast
  408a48:	ldr	x8, [x10]
  408a4c:	str	x8, [x1, x11, lsl #3]
  408a50:	ldr	x10, [x10, #8]
  408a54:	add	x8, x11, #0x1
  408a58:	mov	x11, x8
  408a5c:	cbnz	x10, 408a40 <__fxstatat@plt+0x6ea0>
  408a60:	ldr	x10, [x0, #8]
  408a64:	add	x9, x9, #0x10
  408a68:	cmp	x9, x10
  408a6c:	mov	x11, x8
  408a70:	b.cc	408a30 <__fxstatat@plt+0x6e90>  // b.lo, b.ul, b.last
  408a74:	b	408a8c <__fxstatat@plt+0x6eec>
  408a78:	mov	x8, x11
  408a7c:	add	x9, x9, #0x10
  408a80:	cmp	x9, x10
  408a84:	mov	x11, x8
  408a88:	b.cc	408a30 <__fxstatat@plt+0x6e90>  // b.lo, b.ul, b.last
  408a8c:	mov	x0, x8
  408a90:	ret
  408a94:	mov	x0, xzr
  408a98:	ret
  408a9c:	mov	x0, x11
  408aa0:	ret
  408aa4:	stp	x29, x30, [sp, #-64]!
  408aa8:	stp	x24, x23, [sp, #16]
  408aac:	stp	x22, x21, [sp, #32]
  408ab0:	stp	x20, x19, [sp, #48]
  408ab4:	ldp	x23, x8, [x0]
  408ab8:	mov	x29, sp
  408abc:	cmp	x23, x8
  408ac0:	b.cs	408ad8 <__fxstatat@plt+0x6f38>  // b.hs, b.nlast
  408ac4:	mov	x19, x2
  408ac8:	mov	x20, x0
  408acc:	mov	x21, x1
  408ad0:	mov	x22, xzr
  408ad4:	b	408af0 <__fxstatat@plt+0x6f50>
  408ad8:	mov	x22, xzr
  408adc:	b	408b28 <__fxstatat@plt+0x6f88>
  408ae0:	ldr	x8, [x20, #8]
  408ae4:	add	x23, x23, #0x10
  408ae8:	cmp	x23, x8
  408aec:	b.cs	408b28 <__fxstatat@plt+0x6f88>  // b.hs, b.nlast
  408af0:	ldr	x0, [x23]
  408af4:	cbz	x0, 408ae4 <__fxstatat@plt+0x6f44>
  408af8:	cbz	x23, 408ae4 <__fxstatat@plt+0x6f44>
  408afc:	mov	x1, x19
  408b00:	blr	x21
  408b04:	tbz	w0, #0, 408b28 <__fxstatat@plt+0x6f88>
  408b08:	mov	x24, x23
  408b0c:	ldr	x24, [x24, #8]
  408b10:	add	x22, x22, #0x1
  408b14:	cbz	x24, 408ae0 <__fxstatat@plt+0x6f40>
  408b18:	ldr	x0, [x24]
  408b1c:	mov	x1, x19
  408b20:	blr	x21
  408b24:	tbnz	w0, #0, 408b0c <__fxstatat@plt+0x6f6c>
  408b28:	mov	x0, x22
  408b2c:	ldp	x20, x19, [sp, #48]
  408b30:	ldp	x22, x21, [sp, #32]
  408b34:	ldp	x24, x23, [sp, #16]
  408b38:	ldp	x29, x30, [sp], #64
  408b3c:	ret
  408b40:	ldrb	w9, [x0]
  408b44:	cbz	w9, 408b74 <__fxstatat@plt+0x6fd4>
  408b48:	mov	x8, x0
  408b4c:	mov	x0, xzr
  408b50:	add	x8, x8, #0x1
  408b54:	lsl	x10, x0, #5
  408b58:	sub	x10, x10, x0
  408b5c:	add	x10, x10, w9, uxtb
  408b60:	ldrb	w9, [x8], #1
  408b64:	udiv	x11, x10, x1
  408b68:	msub	x0, x11, x1, x10
  408b6c:	cbnz	w9, 408b54 <__fxstatat@plt+0x6fb4>
  408b70:	ret
  408b74:	mov	x0, xzr
  408b78:	ret
  408b7c:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  408b80:	add	x8, x8, #0x97c
  408b84:	ldr	w9, [x8, #16]
  408b88:	ldr	q0, [x8]
  408b8c:	str	w9, [x0, #16]
  408b90:	str	q0, [x0]
  408b94:	ret
  408b98:	stp	x29, x30, [sp, #-64]!
  408b9c:	adrp	x8, 408000 <__fxstatat@plt+0x6460>
  408ba0:	add	x8, x8, #0xd80
  408ba4:	cmp	x2, #0x0
  408ba8:	adrp	x9, 408000 <__fxstatat@plt+0x6460>
  408bac:	stp	x24, x23, [sp, #16]
  408bb0:	stp	x22, x21, [sp, #32]
  408bb4:	mov	x21, x0
  408bb8:	add	x9, x9, #0xd90
  408bbc:	csel	x23, x8, x2, eq  // eq = none
  408bc0:	cmp	x3, #0x0
  408bc4:	mov	w0, #0x50                  	// #80
  408bc8:	stp	x20, x19, [sp, #48]
  408bcc:	mov	x29, sp
  408bd0:	mov	x19, x4
  408bd4:	mov	x22, x1
  408bd8:	csel	x24, x9, x3, eq  // eq = none
  408bdc:	bl	401890 <malloc@plt>
  408be0:	mov	x20, x0
  408be4:	cbz	x0, 408d68 <__fxstatat@plt+0x71c8>
  408be8:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  408bec:	add	x9, x9, #0x97c
  408bf0:	cmp	x22, #0x0
  408bf4:	csel	x8, x9, x22, eq  // eq = none
  408bf8:	cmp	x8, x9
  408bfc:	str	x8, [x20, #40]
  408c00:	b.eq	408c84 <__fxstatat@plt+0x70e4>  // b.none
  408c04:	ldr	s0, [x8, #8]
  408c08:	mov	w9, #0xcccd                	// #52429
  408c0c:	movk	w9, #0x3dcc, lsl #16
  408c10:	fmov	s1, w9
  408c14:	fcmp	s0, s1
  408c18:	b.le	408d5c <__fxstatat@plt+0x71bc>
  408c1c:	mov	w9, #0x6666                	// #26214
  408c20:	movk	w9, #0x3f66, lsl #16
  408c24:	fmov	s1, w9
  408c28:	fcmp	s0, s1
  408c2c:	b.pl	408d5c <__fxstatat@plt+0x71bc>  // b.nfrst
  408c30:	ldr	s1, [x8, #12]
  408c34:	mov	w9, #0xcccd                	// #52429
  408c38:	movk	w9, #0x3f8c, lsl #16
  408c3c:	fmov	s2, w9
  408c40:	fcmp	s1, s2
  408c44:	b.le	408d5c <__fxstatat@plt+0x71bc>
  408c48:	ldr	s1, [x8]
  408c4c:	fcmp	s1, #0.0
  408c50:	b.lt	408d5c <__fxstatat@plt+0x71bc>  // b.tstop
  408c54:	mov	w9, #0xcccd                	// #52429
  408c58:	movk	w9, #0x3dcc, lsl #16
  408c5c:	fmov	s2, w9
  408c60:	fadd	s1, s1, s2
  408c64:	fcmp	s1, s0
  408c68:	b.pl	408d5c <__fxstatat@plt+0x71bc>  // b.nfrst
  408c6c:	ldr	s0, [x8, #4]
  408c70:	fmov	s2, #1.000000000000000000e+00
  408c74:	fcmp	s0, s2
  408c78:	b.hi	408d5c <__fxstatat@plt+0x71bc>  // b.pmore
  408c7c:	fcmp	s1, s0
  408c80:	b.pl	408d5c <__fxstatat@plt+0x71bc>  // b.nfrst
  408c84:	ldrb	w9, [x8, #16]
  408c88:	cbnz	w9, 408cac <__fxstatat@plt+0x710c>
  408c8c:	ldr	s0, [x8, #8]
  408c90:	ucvtf	s1, x21
  408c94:	mov	w8, #0x5f800000            	// #1602224128
  408c98:	fdiv	s0, s1, s0
  408c9c:	fmov	s1, w8
  408ca0:	fcmp	s0, s1
  408ca4:	b.ge	408d5c <__fxstatat@plt+0x71bc>  // b.tcont
  408ca8:	fcvtzu	x21, s0
  408cac:	cmp	x21, #0xa
  408cb0:	mov	w8, #0xa                   	// #10
  408cb4:	csel	x8, x21, x8, hi  // hi = pmore
  408cb8:	orr	x21, x8, #0x1
  408cbc:	cmn	x21, #0x1
  408cc0:	b.eq	408d5c <__fxstatat@plt+0x71bc>  // b.none
  408cc4:	cmp	x21, #0xa
  408cc8:	b.cc	408d00 <__fxstatat@plt+0x7160>  // b.lo, b.ul, b.last
  408ccc:	mov	w9, #0xc                   	// #12
  408cd0:	mov	w10, #0x9                   	// #9
  408cd4:	mov	w8, #0x3                   	// #3
  408cd8:	udiv	x11, x21, x8
  408cdc:	msub	x11, x11, x8, x21
  408ce0:	cbz	x11, 408d04 <__fxstatat@plt+0x7164>
  408ce4:	add	x10, x10, x9
  408ce8:	add	x10, x10, #0x4
  408cec:	add	x8, x8, #0x2
  408cf0:	cmp	x10, x21
  408cf4:	add	x9, x9, #0x8
  408cf8:	b.cc	408cd8 <__fxstatat@plt+0x7138>  // b.lo, b.ul, b.last
  408cfc:	b	408d04 <__fxstatat@plt+0x7164>
  408d00:	mov	w8, #0x3                   	// #3
  408d04:	udiv	x9, x21, x8
  408d08:	msub	x8, x9, x8, x21
  408d0c:	cbnz	x8, 408d20 <__fxstatat@plt+0x7180>
  408d10:	add	x21, x21, #0x2
  408d14:	cmn	x21, #0x1
  408d18:	b.ne	408cc4 <__fxstatat@plt+0x7124>  // b.any
  408d1c:	b	408d5c <__fxstatat@plt+0x71bc>
  408d20:	lsr	x8, x21, #60
  408d24:	cbnz	x8, 408d5c <__fxstatat@plt+0x71bc>
  408d28:	str	x21, [x20, #16]
  408d2c:	cbz	x21, 408d5c <__fxstatat@plt+0x71bc>
  408d30:	mov	w1, #0x10                  	// #16
  408d34:	mov	x0, x21
  408d38:	bl	4061c8 <__fxstatat@plt+0x4628>
  408d3c:	str	x0, [x20]
  408d40:	cbz	x0, 408d5c <__fxstatat@plt+0x71bc>
  408d44:	add	x8, x0, x21, lsl #4
  408d48:	stp	xzr, xzr, [x20, #24]
  408d4c:	stp	x23, x24, [x20, #48]
  408d50:	str	x8, [x20, #8]
  408d54:	stp	x19, xzr, [x20, #64]
  408d58:	b	408d68 <__fxstatat@plt+0x71c8>
  408d5c:	mov	x0, x20
  408d60:	bl	401a40 <free@plt>
  408d64:	mov	x20, xzr
  408d68:	mov	x0, x20
  408d6c:	ldp	x20, x19, [sp, #48]
  408d70:	ldp	x22, x21, [sp, #32]
  408d74:	ldp	x24, x23, [sp, #16]
  408d78:	ldp	x29, x30, [sp], #64
  408d7c:	ret
  408d80:	ror	x8, x0, #3
  408d84:	udiv	x9, x8, x1
  408d88:	msub	x0, x9, x1, x8
  408d8c:	ret
  408d90:	cmp	x0, x1
  408d94:	cset	w0, eq  // eq = none
  408d98:	ret
  408d9c:	stp	x29, x30, [sp, #-48]!
  408da0:	str	x21, [sp, #16]
  408da4:	stp	x20, x19, [sp, #32]
  408da8:	ldp	x20, x8, [x0]
  408dac:	mov	x19, x0
  408db0:	mov	x29, sp
  408db4:	b	408dc4 <__fxstatat@plt+0x7224>
  408db8:	stp	xzr, xzr, [x20]
  408dbc:	ldr	x8, [x19, #8]
  408dc0:	add	x20, x20, #0x10
  408dc4:	cmp	x20, x8
  408dc8:	b.cs	408e30 <__fxstatat@plt+0x7290>  // b.hs, b.nlast
  408dcc:	ldr	x9, [x20]
  408dd0:	cbz	x9, 408dc0 <__fxstatat@plt+0x7220>
  408dd4:	ldr	x8, [x19, #64]
  408dd8:	ldr	x21, [x20, #8]
  408ddc:	cmp	x8, #0x0
  408de0:	cset	w9, ne  // ne = any
  408de4:	cbnz	x21, 408e1c <__fxstatat@plt+0x727c>
  408de8:	cbz	w9, 408db8 <__fxstatat@plt+0x7218>
  408dec:	ldr	x0, [x20]
  408df0:	blr	x8
  408df4:	b	408db8 <__fxstatat@plt+0x7218>
  408df8:	str	xzr, [x21]
  408dfc:	ldr	x9, [x19, #72]
  408e00:	ldr	x10, [x21, #8]
  408e04:	cmp	x8, #0x0
  408e08:	str	x9, [x21, #8]
  408e0c:	str	x21, [x19, #72]
  408e10:	cset	w9, ne  // ne = any
  408e14:	mov	x21, x10
  408e18:	cbz	x10, 408de8 <__fxstatat@plt+0x7248>
  408e1c:	tbz	w9, #0, 408df8 <__fxstatat@plt+0x7258>
  408e20:	ldr	x0, [x21]
  408e24:	blr	x8
  408e28:	ldr	x8, [x19, #64]
  408e2c:	b	408df8 <__fxstatat@plt+0x7258>
  408e30:	stp	xzr, xzr, [x19, #24]
  408e34:	ldp	x20, x19, [sp, #32]
  408e38:	ldr	x21, [sp, #16]
  408e3c:	ldp	x29, x30, [sp], #48
  408e40:	ret
  408e44:	stp	x29, x30, [sp, #-48]!
  408e48:	stp	x20, x19, [sp, #32]
  408e4c:	ldr	x8, [x0, #64]
  408e50:	mov	x19, x0
  408e54:	str	x21, [sp, #16]
  408e58:	mov	x29, sp
  408e5c:	cbz	x8, 408eb4 <__fxstatat@plt+0x7314>
  408e60:	ldr	x8, [x19, #32]
  408e64:	cbz	x8, 408eb4 <__fxstatat@plt+0x7314>
  408e68:	ldp	x20, x8, [x19]
  408e6c:	b	408e78 <__fxstatat@plt+0x72d8>
  408e70:	ldr	x8, [x19, #8]
  408e74:	add	x20, x20, #0x10
  408e78:	cmp	x20, x8
  408e7c:	b.cs	408eb4 <__fxstatat@plt+0x7314>  // b.hs, b.nlast
  408e80:	ldr	x0, [x20]
  408e84:	cbz	x0, 408e74 <__fxstatat@plt+0x72d4>
  408e88:	cbz	x20, 408e74 <__fxstatat@plt+0x72d4>
  408e8c:	ldr	x8, [x19, #64]
  408e90:	blr	x8
  408e94:	ldr	x21, [x20, #8]
  408e98:	cbz	x21, 408e70 <__fxstatat@plt+0x72d0>
  408e9c:	ldr	x0, [x21]
  408ea0:	ldr	x8, [x19, #64]
  408ea4:	blr	x8
  408ea8:	ldr	x21, [x21, #8]
  408eac:	cbnz	x21, 408e9c <__fxstatat@plt+0x72fc>
  408eb0:	b	408e70 <__fxstatat@plt+0x72d0>
  408eb4:	ldp	x20, x8, [x19]
  408eb8:	b	408ec0 <__fxstatat@plt+0x7320>
  408ebc:	add	x20, x20, #0x10
  408ec0:	cmp	x20, x8
  408ec4:	b.cs	408ee8 <__fxstatat@plt+0x7348>  // b.hs, b.nlast
  408ec8:	ldr	x0, [x20, #8]
  408ecc:	cbz	x0, 408ebc <__fxstatat@plt+0x731c>
  408ed0:	ldr	x21, [x0, #8]
  408ed4:	bl	401a40 <free@plt>
  408ed8:	mov	x0, x21
  408edc:	cbnz	x21, 408ed0 <__fxstatat@plt+0x7330>
  408ee0:	ldr	x8, [x19, #8]
  408ee4:	b	408ebc <__fxstatat@plt+0x731c>
  408ee8:	ldr	x0, [x19, #72]
  408eec:	cbz	x0, 408f00 <__fxstatat@plt+0x7360>
  408ef0:	ldr	x20, [x0, #8]
  408ef4:	bl	401a40 <free@plt>
  408ef8:	mov	x0, x20
  408efc:	cbnz	x20, 408ef0 <__fxstatat@plt+0x7350>
  408f00:	ldr	x0, [x19]
  408f04:	bl	401a40 <free@plt>
  408f08:	mov	x0, x19
  408f0c:	ldp	x20, x19, [sp, #32]
  408f10:	ldr	x21, [sp, #16]
  408f14:	ldp	x29, x30, [sp], #48
  408f18:	b	401a40 <free@plt>
  408f1c:	sub	sp, sp, #0x90
  408f20:	stp	x29, x30, [sp, #80]
  408f24:	stp	x24, x23, [sp, #96]
  408f28:	stp	x22, x21, [sp, #112]
  408f2c:	stp	x20, x19, [sp, #128]
  408f30:	ldr	x8, [x0, #40]
  408f34:	mov	x19, x0
  408f38:	add	x29, sp, #0x50
  408f3c:	ldrb	w9, [x8, #16]
  408f40:	cbnz	w9, 408f64 <__fxstatat@plt+0x73c4>
  408f44:	ldr	s0, [x8, #8]
  408f48:	ucvtf	s1, x1
  408f4c:	mov	w8, #0x5f800000            	// #1602224128
  408f50:	fdiv	s0, s1, s0
  408f54:	fmov	s1, w8
  408f58:	fcmp	s0, s1
  408f5c:	b.ge	408fe8 <__fxstatat@plt+0x7448>  // b.tcont
  408f60:	fcvtzu	x1, s0
  408f64:	cmp	x1, #0xa
  408f68:	mov	w8, #0xa                   	// #10
  408f6c:	csel	x8, x1, x8, hi  // hi = pmore
  408f70:	orr	x20, x8, #0x1
  408f74:	cmn	x20, #0x1
  408f78:	b.eq	408fe8 <__fxstatat@plt+0x7448>  // b.none
  408f7c:	cmp	x20, #0xa
  408f80:	b.cc	408fb8 <__fxstatat@plt+0x7418>  // b.lo, b.ul, b.last
  408f84:	mov	w9, #0xc                   	// #12
  408f88:	mov	w10, #0x9                   	// #9
  408f8c:	mov	w8, #0x3                   	// #3
  408f90:	udiv	x11, x20, x8
  408f94:	msub	x11, x11, x8, x20
  408f98:	cbz	x11, 408fbc <__fxstatat@plt+0x741c>
  408f9c:	add	x10, x10, x9
  408fa0:	add	x10, x10, #0x4
  408fa4:	add	x8, x8, #0x2
  408fa8:	cmp	x10, x20
  408fac:	add	x9, x9, #0x8
  408fb0:	b.cc	408f90 <__fxstatat@plt+0x73f0>  // b.lo, b.ul, b.last
  408fb4:	b	408fbc <__fxstatat@plt+0x741c>
  408fb8:	mov	w8, #0x3                   	// #3
  408fbc:	udiv	x9, x20, x8
  408fc0:	msub	x8, x9, x8, x20
  408fc4:	cbnz	x8, 408fd8 <__fxstatat@plt+0x7438>
  408fc8:	add	x20, x20, #0x2
  408fcc:	cmn	x20, #0x1
  408fd0:	b.ne	408f7c <__fxstatat@plt+0x73dc>  // b.any
  408fd4:	b	408fe8 <__fxstatat@plt+0x7448>
  408fd8:	sub	x8, x20, #0x1
  408fdc:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  408fe0:	cmp	x8, x9
  408fe4:	b.ls	409004 <__fxstatat@plt+0x7464>  // b.plast
  408fe8:	mov	w0, wzr
  408fec:	ldp	x20, x19, [sp, #128]
  408ff0:	ldp	x22, x21, [sp, #112]
  408ff4:	ldp	x24, x23, [sp, #96]
  408ff8:	ldp	x29, x30, [sp, #80]
  408ffc:	add	sp, sp, #0x90
  409000:	ret
  409004:	ldr	x8, [x19, #16]
  409008:	cmp	x20, x8
  40900c:	b.ne	409018 <__fxstatat@plt+0x7478>  // b.any
  409010:	mov	w0, #0x1                   	// #1
  409014:	b	408fec <__fxstatat@plt+0x744c>
  409018:	mov	w1, #0x10                  	// #16
  40901c:	mov	x0, x20
  409020:	bl	4061c8 <__fxstatat@plt+0x4628>
  409024:	str	x0, [sp]
  409028:	cbz	x0, 408fec <__fxstatat@plt+0x744c>
  40902c:	add	x8, x0, x20, lsl #4
  409030:	stp	x8, x20, [sp, #8]
  409034:	stp	xzr, xzr, [sp, #24]
  409038:	ldur	q0, [x19, #40]
  40903c:	mov	x21, x19
  409040:	mov	x0, sp
  409044:	mov	x1, x19
  409048:	stur	q0, [sp, #40]
  40904c:	ldur	q0, [x19, #56]
  409050:	mov	w2, wzr
  409054:	stur	q0, [sp, #56]
  409058:	ldr	x8, [x21, #72]!
  40905c:	str	x8, [sp, #72]
  409060:	bl	409150 <__fxstatat@plt+0x75b0>
  409064:	tbz	w0, #0, 409090 <__fxstatat@plt+0x74f0>
  409068:	ldr	x0, [x19]
  40906c:	bl	401a40 <free@plt>
  409070:	ldr	q0, [sp]
  409074:	mov	w0, #0x1                   	// #1
  409078:	str	q0, [x19]
  40907c:	ldr	q0, [sp, #16]
  409080:	str	q0, [x19, #16]
  409084:	ldr	x8, [sp, #72]
  409088:	str	x8, [x19, #72]
  40908c:	b	408fec <__fxstatat@plt+0x744c>
  409090:	ldr	x8, [sp, #72]
  409094:	str	x8, [x21]
  409098:	ldp	x22, x23, [sp]
  40909c:	b	4090a8 <__fxstatat@plt+0x7508>
  4090a0:	str	xzr, [x22, #8]
  4090a4:	add	x22, x22, #0x10
  4090a8:	cmp	x22, x23
  4090ac:	b.cs	40912c <__fxstatat@plt+0x758c>  // b.hs, b.nlast
  4090b0:	ldr	x8, [x22]
  4090b4:	cbz	x8, 4090a4 <__fxstatat@plt+0x7504>
  4090b8:	ldr	x24, [x22, #8]
  4090bc:	cbz	x24, 4090a0 <__fxstatat@plt+0x7500>
  4090c0:	ldr	x1, [x19, #16]
  4090c4:	b	4090f4 <__fxstatat@plt+0x7554>
  4090c8:	str	x20, [x9]
  4090cc:	ldr	x9, [x19, #24]
  4090d0:	add	x9, x9, #0x1
  4090d4:	str	x9, [x19, #24]
  4090d8:	mov	x9, x21
  4090dc:	str	xzr, [x24]
  4090e0:	ldr	x10, [x9]
  4090e4:	str	x10, [x24, #8]
  4090e8:	str	x24, [x9]
  4090ec:	mov	x24, x8
  4090f0:	cbz	x8, 4090a0 <__fxstatat@plt+0x7500>
  4090f4:	ldr	x20, [x24]
  4090f8:	ldr	x8, [x19, #48]
  4090fc:	mov	x0, x20
  409100:	blr	x8
  409104:	ldr	x1, [x19, #16]
  409108:	cmp	x0, x1
  40910c:	b.cs	40914c <__fxstatat@plt+0x75ac>  // b.hs, b.nlast
  409110:	ldr	x8, [x19]
  409114:	add	x9, x8, x0, lsl #4
  409118:	ldr	x10, [x9]
  40911c:	ldr	x8, [x24, #8]
  409120:	cbz	x10, 4090c8 <__fxstatat@plt+0x7528>
  409124:	add	x9, x9, #0x8
  409128:	b	4090e0 <__fxstatat@plt+0x7540>
  40912c:	mov	x1, sp
  409130:	mov	x0, x19
  409134:	mov	w2, wzr
  409138:	bl	409150 <__fxstatat@plt+0x75b0>
  40913c:	tbz	w0, #0, 40914c <__fxstatat@plt+0x75ac>
  409140:	ldr	x0, [sp]
  409144:	bl	401a40 <free@plt>
  409148:	b	408fe8 <__fxstatat@plt+0x7448>
  40914c:	bl	4019b0 <abort@plt>
  409150:	stp	x29, x30, [sp, #-80]!
  409154:	str	x25, [sp, #16]
  409158:	stp	x24, x23, [sp, #32]
  40915c:	stp	x22, x21, [sp, #48]
  409160:	stp	x20, x19, [sp, #64]
  409164:	ldp	x23, x8, [x1]
  409168:	mov	x29, sp
  40916c:	cmp	x23, x8
  409170:	b.cs	409330 <__fxstatat@plt+0x7790>  // b.hs, b.nlast
  409174:	mov	x19, x1
  409178:	mov	x20, x0
  40917c:	add	x24, x0, #0x48
  409180:	tbz	w2, #0, 409248 <__fxstatat@plt+0x76a8>
  409184:	b	40919c <__fxstatat@plt+0x75fc>
  409188:	ldr	x8, [x19, #8]
  40918c:	str	xzr, [x23, #8]
  409190:	add	x23, x23, #0x10
  409194:	cmp	x23, x8
  409198:	b.cs	409330 <__fxstatat@plt+0x7790>  // b.hs, b.nlast
  40919c:	ldr	x9, [x23]
  4091a0:	cbz	x9, 409190 <__fxstatat@plt+0x75f0>
  4091a4:	ldr	x22, [x23, #8]
  4091a8:	cbz	x22, 40918c <__fxstatat@plt+0x75ec>
  4091ac:	ldr	x1, [x20, #16]
  4091b0:	b	4091e0 <__fxstatat@plt+0x7640>
  4091b4:	str	x21, [x9]
  4091b8:	ldr	x9, [x20, #24]
  4091bc:	add	x9, x9, #0x1
  4091c0:	str	x9, [x20, #24]
  4091c4:	mov	x9, x24
  4091c8:	str	xzr, [x22]
  4091cc:	ldr	x10, [x9]
  4091d0:	str	x10, [x22, #8]
  4091d4:	str	x22, [x9]
  4091d8:	mov	x22, x8
  4091dc:	cbz	x8, 409188 <__fxstatat@plt+0x75e8>
  4091e0:	ldr	x21, [x22]
  4091e4:	ldr	x8, [x20, #48]
  4091e8:	mov	x0, x21
  4091ec:	blr	x8
  4091f0:	ldr	x1, [x20, #16]
  4091f4:	cmp	x0, x1
  4091f8:	b.cs	40934c <__fxstatat@plt+0x77ac>  // b.hs, b.nlast
  4091fc:	ldr	x8, [x20]
  409200:	add	x9, x8, x0, lsl #4
  409204:	ldr	x10, [x9]
  409208:	ldr	x8, [x22, #8]
  40920c:	cbz	x10, 4091b4 <__fxstatat@plt+0x7614>
  409210:	add	x9, x9, #0x8
  409214:	b	4091cc <__fxstatat@plt+0x762c>
  409218:	str	x21, [x8]
  40921c:	ldr	x8, [x20, #24]
  409220:	add	x8, x8, #0x1
  409224:	str	x8, [x20, #24]
  409228:	str	xzr, [x23]
  40922c:	ldr	x9, [x19, #24]
  409230:	ldr	x8, [x19, #8]
  409234:	sub	x9, x9, #0x1
  409238:	str	x9, [x19, #24]
  40923c:	add	x23, x23, #0x10
  409240:	cmp	x23, x8
  409244:	b.cs	409330 <__fxstatat@plt+0x7790>  // b.hs, b.nlast
  409248:	ldr	x21, [x23]
  40924c:	cbz	x21, 40923c <__fxstatat@plt+0x769c>
  409250:	ldr	x22, [x23, #8]
  409254:	ldr	x1, [x20, #16]
  409258:	cbnz	x22, 409278 <__fxstatat@plt+0x76d8>
  40925c:	b	4092c8 <__fxstatat@plt+0x7728>
  409260:	add	x9, x9, #0x8
  409264:	ldr	x10, [x9]
  409268:	str	x10, [x22, #8]
  40926c:	str	x22, [x9]
  409270:	mov	x22, x8
  409274:	cbz	x8, 4092c4 <__fxstatat@plt+0x7724>
  409278:	ldr	x21, [x22]
  40927c:	ldr	x8, [x20, #48]
  409280:	mov	x0, x21
  409284:	blr	x8
  409288:	ldr	x1, [x20, #16]
  40928c:	cmp	x0, x1
  409290:	b.cs	40934c <__fxstatat@plt+0x77ac>  // b.hs, b.nlast
  409294:	ldr	x8, [x20]
  409298:	add	x9, x8, x0, lsl #4
  40929c:	ldr	x10, [x9]
  4092a0:	ldr	x8, [x22, #8]
  4092a4:	cbnz	x10, 409260 <__fxstatat@plt+0x76c0>
  4092a8:	str	x21, [x9]
  4092ac:	ldr	x9, [x20, #24]
  4092b0:	add	x9, x9, #0x1
  4092b4:	str	x9, [x20, #24]
  4092b8:	mov	x9, x24
  4092bc:	str	xzr, [x22]
  4092c0:	b	409264 <__fxstatat@plt+0x76c4>
  4092c4:	ldr	x21, [x23]
  4092c8:	str	xzr, [x23, #8]
  4092cc:	ldr	x8, [x20, #48]
  4092d0:	mov	x0, x21
  4092d4:	blr	x8
  4092d8:	ldr	x8, [x20, #16]
  4092dc:	cmp	x0, x8
  4092e0:	b.cs	40934c <__fxstatat@plt+0x77ac>  // b.hs, b.nlast
  4092e4:	ldr	x25, [x20]
  4092e8:	mov	x22, x0
  4092ec:	add	x8, x25, x0, lsl #4
  4092f0:	ldr	x9, [x8]
  4092f4:	cbz	x9, 409218 <__fxstatat@plt+0x7678>
  4092f8:	ldr	x0, [x24]
  4092fc:	cbz	x0, 40930c <__fxstatat@plt+0x776c>
  409300:	ldr	x8, [x0, #8]
  409304:	str	x8, [x24]
  409308:	b	409318 <__fxstatat@plt+0x7778>
  40930c:	mov	w0, #0x10                  	// #16
  409310:	bl	401890 <malloc@plt>
  409314:	cbz	x0, 409334 <__fxstatat@plt+0x7794>
  409318:	str	x21, [x0]
  40931c:	add	x8, x25, x22, lsl #4
  409320:	ldr	x9, [x8, #8]
  409324:	str	x9, [x0, #8]
  409328:	str	x0, [x8, #8]
  40932c:	b	409228 <__fxstatat@plt+0x7688>
  409330:	mov	w0, #0x1                   	// #1
  409334:	ldp	x20, x19, [sp, #64]
  409338:	ldp	x22, x21, [sp, #48]
  40933c:	ldp	x24, x23, [sp, #32]
  409340:	ldr	x25, [sp, #16]
  409344:	ldp	x29, x30, [sp], #80
  409348:	ret
  40934c:	bl	4019b0 <abort@plt>
  409350:	stp	x29, x30, [sp, #-80]!
  409354:	str	x25, [sp, #16]
  409358:	stp	x24, x23, [sp, #32]
  40935c:	stp	x22, x21, [sp, #48]
  409360:	stp	x20, x19, [sp, #64]
  409364:	mov	x29, sp
  409368:	cbz	x1, 409634 <__fxstatat@plt+0x7a94>
  40936c:	mov	x20, x1
  409370:	ldr	x8, [x0, #48]
  409374:	ldr	x1, [x0, #16]
  409378:	mov	x19, x0
  40937c:	mov	x0, x20
  409380:	mov	x21, x2
  409384:	blr	x8
  409388:	ldr	x8, [x19, #16]
  40938c:	cmp	x0, x8
  409390:	b.cs	409634 <__fxstatat@plt+0x7a94>  // b.hs, b.nlast
  409394:	ldr	x25, [x19]
  409398:	mov	x22, x0
  40939c:	add	x23, x25, x0, lsl #4
  4093a0:	ldr	x1, [x23]
  4093a4:	cbz	x1, 4093cc <__fxstatat@plt+0x782c>
  4093a8:	cmp	x1, x20
  4093ac:	b.eq	409540 <__fxstatat@plt+0x79a0>  // b.none
  4093b0:	ldr	x8, [x19, #56]
  4093b4:	mov	x0, x20
  4093b8:	blr	x8
  4093bc:	mov	x24, x23
  4093c0:	tbz	w0, #0, 409554 <__fxstatat@plt+0x79b4>
  4093c4:	ldr	x8, [x24]
  4093c8:	cbnz	x8, 409544 <__fxstatat@plt+0x79a4>
  4093cc:	ldr	x8, [x19, #40]
  4093d0:	ldp	x10, x9, [x19, #16]
  4093d4:	ldr	s1, [x8, #8]
  4093d8:	ucvtf	s0, x10
  4093dc:	ucvtf	s2, x9
  4093e0:	fmul	s3, s1, s0
  4093e4:	fcmp	s3, s2
  4093e8:	b.pl	409524 <__fxstatat@plt+0x7984>  // b.nfrst
  4093ec:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  4093f0:	add	x9, x9, #0x97c
  4093f4:	cmp	x8, x9
  4093f8:	b.eq	409488 <__fxstatat@plt+0x78e8>  // b.none
  4093fc:	mov	w10, #0xcccd                	// #52429
  409400:	movk	w10, #0x3dcc, lsl #16
  409404:	fmov	s3, w10
  409408:	fcmp	s1, s3
  40940c:	b.le	409478 <__fxstatat@plt+0x78d8>
  409410:	mov	w10, #0x6666                	// #26214
  409414:	movk	w10, #0x3f66, lsl #16
  409418:	fmov	s3, w10
  40941c:	fcmp	s1, s3
  409420:	b.pl	409478 <__fxstatat@plt+0x78d8>  // b.nfrst
  409424:	ldr	s3, [x8, #12]
  409428:	mov	w10, #0xcccd                	// #52429
  40942c:	movk	w10, #0x3f8c, lsl #16
  409430:	fmov	s4, w10
  409434:	fcmp	s3, s4
  409438:	b.le	409478 <__fxstatat@plt+0x78d8>
  40943c:	ldr	s3, [x8]
  409440:	fcmp	s3, #0.0
  409444:	b.lt	409478 <__fxstatat@plt+0x78d8>  // b.tstop
  409448:	mov	w10, #0xcccd                	// #52429
  40944c:	movk	w10, #0x3dcc, lsl #16
  409450:	fmov	s4, w10
  409454:	fadd	s3, s3, s4
  409458:	fcmp	s3, s1
  40945c:	b.pl	409478 <__fxstatat@plt+0x78d8>  // b.nfrst
  409460:	ldr	s4, [x8, #4]
  409464:	fmov	s5, #1.000000000000000000e+00
  409468:	fcmp	s4, s5
  40946c:	b.hi	409478 <__fxstatat@plt+0x78d8>  // b.pmore
  409470:	fcmp	s3, s4
  409474:	b.mi	40948c <__fxstatat@plt+0x78ec>  // b.first
  409478:	mov	w8, #0xcccd                	// #52429
  40947c:	movk	w8, #0x3f4c, lsl #16
  409480:	fmov	s1, w8
  409484:	str	x9, [x19, #40]
  409488:	mov	x8, x9
  40948c:	fmul	s3, s1, s0
  409490:	fcmp	s3, s2
  409494:	b.pl	409524 <__fxstatat@plt+0x7984>  // b.nfrst
  409498:	ldr	s2, [x8, #12]
  40949c:	ldrb	w8, [x8, #16]
  4094a0:	fmul	s0, s2, s0
  4094a4:	cmp	w8, #0x0
  4094a8:	fmul	s1, s1, s0
  4094ac:	mov	w8, #0x5f800000            	// #1602224128
  4094b0:	fcsel	s0, s1, s0, eq  // eq = none
  4094b4:	fmov	s1, w8
  4094b8:	fcmp	s0, s1
  4094bc:	b.ge	4095d0 <__fxstatat@plt+0x7a30>  // b.tcont
  4094c0:	fcvtzu	x1, s0
  4094c4:	mov	x0, x19
  4094c8:	bl	408f1c <__fxstatat@plt+0x737c>
  4094cc:	tbz	w0, #0, 4095d0 <__fxstatat@plt+0x7a30>
  4094d0:	ldr	x8, [x19, #48]
  4094d4:	ldr	x1, [x19, #16]
  4094d8:	mov	x0, x20
  4094dc:	blr	x8
  4094e0:	ldr	x8, [x19, #16]
  4094e4:	cmp	x0, x8
  4094e8:	b.cs	409634 <__fxstatat@plt+0x7a94>  // b.hs, b.nlast
  4094ec:	ldr	x22, [x19]
  4094f0:	mov	x21, x0
  4094f4:	add	x23, x22, x0, lsl #4
  4094f8:	ldr	x1, [x23]
  4094fc:	cbz	x1, 409524 <__fxstatat@plt+0x7984>
  409500:	cmp	x1, x20
  409504:	mov	x8, x20
  409508:	b.eq	409520 <__fxstatat@plt+0x7980>  // b.none
  40950c:	ldr	x8, [x19, #56]
  409510:	mov	x0, x20
  409514:	blr	x8
  409518:	tbz	w0, #0, 4095f8 <__fxstatat@plt+0x7a58>
  40951c:	ldr	x8, [x23]
  409520:	cbnz	x8, 409634 <__fxstatat@plt+0x7a94>
  409524:	ldr	x8, [x23]
  409528:	cbz	x8, 409584 <__fxstatat@plt+0x79e4>
  40952c:	ldr	x0, [x19, #72]
  409530:	cbz	x0, 4095a0 <__fxstatat@plt+0x7a00>
  409534:	ldr	x8, [x0, #8]
  409538:	str	x8, [x19, #72]
  40953c:	b	4095ac <__fxstatat@plt+0x7a0c>
  409540:	mov	x8, x20
  409544:	mov	w0, wzr
  409548:	cbz	x21, 4095d4 <__fxstatat@plt+0x7a34>
  40954c:	str	x8, [x21]
  409550:	b	4095d4 <__fxstatat@plt+0x7a34>
  409554:	add	x24, x25, x22, lsl #4
  409558:	ldr	x8, [x24, #8]!
  40955c:	cbz	x8, 4093cc <__fxstatat@plt+0x782c>
  409560:	ldr	x1, [x8]
  409564:	cmp	x1, x20
  409568:	b.eq	4095ec <__fxstatat@plt+0x7a4c>  // b.none
  40956c:	ldr	x8, [x19, #56]
  409570:	mov	x0, x20
  409574:	blr	x8
  409578:	ldr	x24, [x24]
  40957c:	tbz	w0, #0, 409558 <__fxstatat@plt+0x79b8>
  409580:	b	4093c4 <__fxstatat@plt+0x7824>
  409584:	str	x20, [x23]
  409588:	ldur	q0, [x19, #24]
  40958c:	mov	w0, #0x1                   	// #1
  409590:	dup	v1.2d, x0
  409594:	add	v0.2d, v0.2d, v1.2d
  409598:	stur	q0, [x19, #24]
  40959c:	b	4095d4 <__fxstatat@plt+0x7a34>
  4095a0:	mov	w0, #0x10                  	// #16
  4095a4:	bl	401890 <malloc@plt>
  4095a8:	cbz	x0, 4095d0 <__fxstatat@plt+0x7a30>
  4095ac:	str	x20, [x0]
  4095b0:	ldr	x8, [x23, #8]
  4095b4:	str	x8, [x0, #8]
  4095b8:	str	x0, [x23, #8]
  4095bc:	ldr	x8, [x19, #32]
  4095c0:	mov	w0, #0x1                   	// #1
  4095c4:	add	x8, x8, #0x1
  4095c8:	str	x8, [x19, #32]
  4095cc:	b	4095d4 <__fxstatat@plt+0x7a34>
  4095d0:	mov	w0, #0xffffffff            	// #-1
  4095d4:	ldp	x20, x19, [sp, #64]
  4095d8:	ldp	x22, x21, [sp, #48]
  4095dc:	ldp	x24, x23, [sp, #32]
  4095e0:	ldr	x25, [sp, #16]
  4095e4:	ldp	x29, x30, [sp], #80
  4095e8:	ret
  4095ec:	mov	x8, x20
  4095f0:	cbnz	x8, 409544 <__fxstatat@plt+0x79a4>
  4095f4:	b	4093cc <__fxstatat@plt+0x782c>
  4095f8:	add	x21, x22, x21, lsl #4
  4095fc:	ldr	x8, [x21, #8]!
  409600:	cbz	x8, 409524 <__fxstatat@plt+0x7984>
  409604:	ldr	x1, [x8]
  409608:	cmp	x1, x20
  40960c:	b.eq	40962c <__fxstatat@plt+0x7a8c>  // b.none
  409610:	ldr	x8, [x19, #56]
  409614:	mov	x0, x20
  409618:	blr	x8
  40961c:	ldr	x21, [x21]
  409620:	tbz	w0, #0, 4095fc <__fxstatat@plt+0x7a5c>
  409624:	ldr	x8, [x21]
  409628:	b	409520 <__fxstatat@plt+0x7980>
  40962c:	mov	x8, x20
  409630:	b	409520 <__fxstatat@plt+0x7980>
  409634:	bl	4019b0 <abort@plt>
  409638:	stp	x29, x30, [sp, #-32]!
  40963c:	mov	x29, sp
  409640:	add	x2, x29, #0x18
  409644:	str	x19, [sp, #16]
  409648:	mov	x19, x1
  40964c:	bl	409350 <__fxstatat@plt+0x77b0>
  409650:	ldr	x8, [x29, #24]
  409654:	cmp	w0, #0x0
  409658:	csel	x8, x8, x19, eq  // eq = none
  40965c:	ldr	x19, [sp, #16]
  409660:	cmn	w0, #0x1
  409664:	csel	x0, xzr, x8, eq  // eq = none
  409668:	ldp	x29, x30, [sp], #32
  40966c:	ret
  409670:	stp	x29, x30, [sp, #-64]!
  409674:	stp	x22, x21, [sp, #32]
  409678:	stp	x20, x19, [sp, #48]
  40967c:	ldr	x8, [x0, #16]
  409680:	ldr	x9, [x0, #48]
  409684:	mov	x20, x0
  409688:	mov	x19, x1
  40968c:	mov	x0, x1
  409690:	mov	x1, x8
  409694:	str	x23, [sp, #16]
  409698:	mov	x29, sp
  40969c:	blr	x9
  4096a0:	ldr	x8, [x20, #16]
  4096a4:	cmp	x0, x8
  4096a8:	b.cs	4098a4 <__fxstatat@plt+0x7d04>  // b.hs, b.nlast
  4096ac:	ldr	x23, [x20]
  4096b0:	mov	x21, x0
  4096b4:	add	x22, x23, x0, lsl #4
  4096b8:	ldr	x1, [x22]
  4096bc:	cbz	x1, 40972c <__fxstatat@plt+0x7b8c>
  4096c0:	cmp	x1, x19
  4096c4:	b.eq	4096dc <__fxstatat@plt+0x7b3c>  // b.none
  4096c8:	ldr	x8, [x20, #56]
  4096cc:	mov	x0, x19
  4096d0:	blr	x8
  4096d4:	tbz	w0, #0, 4096f4 <__fxstatat@plt+0x7b54>
  4096d8:	ldr	x19, [x22]
  4096dc:	add	x8, x23, x21, lsl #4
  4096e0:	ldr	x8, [x8, #8]
  4096e4:	cbz	x8, 409734 <__fxstatat@plt+0x7b94>
  4096e8:	ldr	q0, [x8]
  4096ec:	str	q0, [x22]
  4096f0:	b	409754 <__fxstatat@plt+0x7bb4>
  4096f4:	add	x21, x23, x21, lsl #4
  4096f8:	ldr	x9, [x21, #8]!
  4096fc:	cbz	x9, 40972c <__fxstatat@plt+0x7b8c>
  409700:	ldr	x1, [x9]
  409704:	cmp	x1, x19
  409708:	b.eq	409740 <__fxstatat@plt+0x7ba0>  // b.none
  40970c:	ldr	x8, [x20, #56]
  409710:	mov	x0, x19
  409714:	blr	x8
  409718:	ldr	x8, [x21]
  40971c:	tbnz	w0, #0, 409748 <__fxstatat@plt+0x7ba8>
  409720:	ldr	x9, [x8, #8]!
  409724:	mov	x21, x8
  409728:	cbnz	x9, 409700 <__fxstatat@plt+0x7b60>
  40972c:	mov	x19, xzr
  409730:	b	40988c <__fxstatat@plt+0x7cec>
  409734:	str	xzr, [x22]
  409738:	cbnz	x19, 409768 <__fxstatat@plt+0x7bc8>
  40973c:	b	40988c <__fxstatat@plt+0x7cec>
  409740:	mov	x8, x9
  409744:	b	40974c <__fxstatat@plt+0x7bac>
  409748:	ldr	x19, [x8]
  40974c:	ldr	x9, [x8, #8]
  409750:	str	x9, [x21]
  409754:	str	xzr, [x8]
  409758:	ldr	x9, [x20, #72]
  40975c:	str	x9, [x8, #8]
  409760:	str	x8, [x20, #72]
  409764:	cbz	x19, 40988c <__fxstatat@plt+0x7cec>
  409768:	ldr	x8, [x20, #32]
  40976c:	sub	x8, x8, #0x1
  409770:	str	x8, [x20, #32]
  409774:	ldr	x8, [x22]
  409778:	cbnz	x8, 40988c <__fxstatat@plt+0x7cec>
  40977c:	ldp	x10, x9, [x20, #16]
  409780:	ldr	x8, [x20, #40]
  409784:	sub	x9, x9, #0x1
  409788:	str	x9, [x20, #24]
  40978c:	ldr	s2, [x8]
  409790:	ucvtf	s0, x10
  409794:	ucvtf	s1, x9
  409798:	fmul	s3, s2, s0
  40979c:	fcmp	s3, s1
  4097a0:	b.le	40988c <__fxstatat@plt+0x7cec>
  4097a4:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  4097a8:	add	x9, x9, #0x97c
  4097ac:	cmp	x8, x9
  4097b0:	b.eq	409838 <__fxstatat@plt+0x7c98>  // b.none
  4097b4:	ldr	s3, [x8, #8]
  4097b8:	mov	w10, #0xcccd                	// #52429
  4097bc:	movk	w10, #0x3dcc, lsl #16
  4097c0:	fmov	s4, w10
  4097c4:	fcmp	s3, s4
  4097c8:	b.le	409830 <__fxstatat@plt+0x7c90>
  4097cc:	mov	w10, #0x6666                	// #26214
  4097d0:	movk	w10, #0x3f66, lsl #16
  4097d4:	fmov	s4, w10
  4097d8:	fcmp	s3, s4
  4097dc:	b.pl	409830 <__fxstatat@plt+0x7c90>  // b.nfrst
  4097e0:	fcmp	s2, #0.0
  4097e4:	b.lt	409830 <__fxstatat@plt+0x7c90>  // b.tstop
  4097e8:	ldr	s4, [x8, #12]
  4097ec:	mov	w10, #0xcccd                	// #52429
  4097f0:	movk	w10, #0x3f8c, lsl #16
  4097f4:	fmov	s5, w10
  4097f8:	fcmp	s4, s5
  4097fc:	b.le	409830 <__fxstatat@plt+0x7c90>
  409800:	mov	w10, #0xcccd                	// #52429
  409804:	movk	w10, #0x3dcc, lsl #16
  409808:	fmov	s4, w10
  40980c:	fadd	s4, s2, s4
  409810:	fcmp	s4, s3
  409814:	b.pl	409830 <__fxstatat@plt+0x7c90>  // b.nfrst
  409818:	ldr	s3, [x8, #4]
  40981c:	fmov	s5, #1.000000000000000000e+00
  409820:	fcmp	s3, s5
  409824:	b.hi	409830 <__fxstatat@plt+0x7c90>  // b.pmore
  409828:	fcmp	s4, s3
  40982c:	b.mi	40983c <__fxstatat@plt+0x7c9c>  // b.first
  409830:	fmov	s2, wzr
  409834:	str	x9, [x20, #40]
  409838:	mov	x8, x9
  40983c:	fmul	s2, s2, s0
  409840:	fcmp	s2, s1
  409844:	b.le	40988c <__fxstatat@plt+0x7cec>
  409848:	ldr	s1, [x8, #4]
  40984c:	ldrb	w9, [x8, #16]
  409850:	fmul	s0, s1, s0
  409854:	cbnz	w9, 409860 <__fxstatat@plt+0x7cc0>
  409858:	ldr	s1, [x8, #8]
  40985c:	fmul	s0, s0, s1
  409860:	fcvtzu	x1, s0
  409864:	mov	x0, x20
  409868:	bl	408f1c <__fxstatat@plt+0x737c>
  40986c:	tbnz	w0, #0, 40988c <__fxstatat@plt+0x7cec>
  409870:	ldr	x0, [x20, #72]
  409874:	cbz	x0, 409888 <__fxstatat@plt+0x7ce8>
  409878:	ldr	x21, [x0, #8]
  40987c:	bl	401a40 <free@plt>
  409880:	mov	x0, x21
  409884:	cbnz	x21, 409878 <__fxstatat@plt+0x7cd8>
  409888:	str	xzr, [x20, #72]
  40988c:	mov	x0, x19
  409890:	ldp	x20, x19, [sp, #48]
  409894:	ldp	x22, x21, [sp, #32]
  409898:	ldr	x23, [sp, #16]
  40989c:	ldp	x29, x30, [sp], #64
  4098a0:	ret
  4098a4:	bl	4019b0 <abort@plt>
  4098a8:	mov	w8, #0x1                   	// #1
  4098ac:	dup	v0.4s, w1
  4098b0:	stp	wzr, wzr, [x0, #20]
  4098b4:	strb	w8, [x0, #28]
  4098b8:	str	q0, [x0]
  4098bc:	str	w1, [x0, #16]
  4098c0:	ret
  4098c4:	ldrb	w0, [x0, #28]
  4098c8:	ret
  4098cc:	ldrb	w8, [x0, #28]
  4098d0:	ldr	w10, [x0, #20]
  4098d4:	eor	w9, w8, #0x1
  4098d8:	add	w10, w10, w9
  4098dc:	and	w11, w10, #0x3
  4098e0:	lsl	x12, x11, #2
  4098e4:	ldr	w8, [x0, x12]
  4098e8:	str	w1, [x0, x12]
  4098ec:	ldr	w12, [x0, #24]
  4098f0:	str	w11, [x0, #20]
  4098f4:	cmp	w11, w12
  4098f8:	b.ne	409908 <__fxstatat@plt+0x7d68>  // b.any
  4098fc:	add	w9, w10, w9
  409900:	and	w9, w9, #0x3
  409904:	str	w9, [x0, #24]
  409908:	strb	wzr, [x0, #28]
  40990c:	mov	w0, w8
  409910:	ret
  409914:	stp	x29, x30, [sp, #-16]!
  409918:	ldrb	w8, [x0, #28]
  40991c:	mov	x29, sp
  409920:	cbnz	w8, 40996c <__fxstatat@plt+0x7dcc>
  409924:	ldp	w9, w8, [x0, #16]
  409928:	lsl	x10, x8, #2
  40992c:	ldr	w8, [x0, x10]
  409930:	str	w9, [x0, x10]
  409934:	ldp	w9, w10, [x0, #20]
  409938:	cmp	w9, w10
  40993c:	b.ne	409954 <__fxstatat@plt+0x7db4>  // b.any
  409940:	mov	w9, #0x1                   	// #1
  409944:	strb	w9, [x0, #28]
  409948:	mov	w0, w8
  40994c:	ldp	x29, x30, [sp], #16
  409950:	ret
  409954:	sub	w9, w9, #0x1
  409958:	and	w9, w9, #0x3
  40995c:	str	w9, [x0, #20]
  409960:	mov	w0, w8
  409964:	ldp	x29, x30, [sp], #16
  409968:	ret
  40996c:	bl	4019b0 <abort@plt>
  409970:	stp	x29, x30, [sp, #-16]!
  409974:	mov	w0, #0xe                   	// #14
  409978:	mov	x29, sp
  40997c:	bl	401880 <nl_langinfo@plt>
  409980:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  409984:	add	x8, x8, #0xa3c
  409988:	cmp	x0, #0x0
  40998c:	csel	x8, x8, x0, eq  // eq = none
  409990:	ldrb	w9, [x8]
  409994:	adrp	x10, 40b000 <__fxstatat@plt+0x9460>
  409998:	add	x10, x10, #0x990
  40999c:	cmp	w9, #0x0
  4099a0:	csel	x0, x10, x8, eq  // eq = none
  4099a4:	ldp	x29, x30, [sp], #16
  4099a8:	ret
  4099ac:	sub	sp, sp, #0xe0
  4099b0:	stp	x29, x30, [sp, #208]
  4099b4:	add	x29, sp, #0xd0
  4099b8:	stp	x3, x4, [x29, #-72]
  4099bc:	stp	x5, x6, [x29, #-56]
  4099c0:	stur	x7, [x29, #-40]
  4099c4:	stp	q1, q2, [sp, #16]
  4099c8:	stp	q3, q4, [sp, #48]
  4099cc:	str	q0, [sp]
  4099d0:	stp	q5, q6, [sp, #80]
  4099d4:	str	q7, [sp, #112]
  4099d8:	tbnz	w2, #6, 4099e4 <__fxstatat@plt+0x7e44>
  4099dc:	mov	w3, wzr
  4099e0:	b	409a3c <__fxstatat@plt+0x7e9c>
  4099e4:	mov	x9, #0xffffffffffffffd8    	// #-40
  4099e8:	mov	x11, sp
  4099ec:	sub	x12, x29, #0x48
  4099f0:	movk	x9, #0xff80, lsl #32
  4099f4:	add	x10, x29, #0x10
  4099f8:	mov	x8, #0xffffffffffffffd8    	// #-40
  4099fc:	add	x11, x11, #0x80
  409a00:	add	x12, x12, #0x28
  409a04:	stp	x11, x9, [x29, #-16]
  409a08:	stp	x10, x12, [x29, #-32]
  409a0c:	tbz	w8, #31, 409a2c <__fxstatat@plt+0x7e8c>
  409a10:	add	w9, w8, #0x8
  409a14:	cmn	w8, #0x8
  409a18:	stur	w9, [x29, #-8]
  409a1c:	b.gt	409a2c <__fxstatat@plt+0x7e8c>
  409a20:	ldur	x9, [x29, #-24]
  409a24:	add	x8, x9, x8
  409a28:	b	409a38 <__fxstatat@plt+0x7e98>
  409a2c:	ldur	x8, [x29, #-32]
  409a30:	add	x9, x8, #0x8
  409a34:	stur	x9, [x29, #-32]
  409a38:	ldr	w3, [x8]
  409a3c:	bl	401b30 <openat@plt>
  409a40:	bl	409ad8 <__fxstatat@plt+0x7f38>
  409a44:	ldp	x29, x30, [sp, #208]
  409a48:	add	sp, sp, #0xe0
  409a4c:	ret
  409a50:	stp	x29, x30, [sp, #-48]!
  409a54:	mov	w8, #0x4900                	// #18688
  409a58:	movk	w8, #0x8, lsl #16
  409a5c:	orr	w2, w2, w8
  409a60:	str	x21, [sp, #16]
  409a64:	stp	x20, x19, [sp, #32]
  409a68:	mov	x29, sp
  409a6c:	mov	x19, x3
  409a70:	bl	4099ac <__fxstatat@plt+0x7e0c>
  409a74:	tbnz	w0, #31, 409a98 <__fxstatat@plt+0x7ef8>
  409a78:	mov	w20, w0
  409a7c:	bl	4019a0 <fdopendir@plt>
  409a80:	cbz	x0, 409aac <__fxstatat@plt+0x7f0c>
  409a84:	str	w20, [x19]
  409a88:	ldp	x20, x19, [sp, #32]
  409a8c:	ldr	x21, [sp, #16]
  409a90:	ldp	x29, x30, [sp], #48
  409a94:	ret
  409a98:	mov	x0, xzr
  409a9c:	ldp	x20, x19, [sp, #32]
  409aa0:	ldr	x21, [sp, #16]
  409aa4:	ldp	x29, x30, [sp], #48
  409aa8:	ret
  409aac:	bl	401b50 <__errno_location@plt>
  409ab0:	ldr	w21, [x0]
  409ab4:	mov	x19, x0
  409ab8:	mov	w0, w20
  409abc:	bl	401970 <close@plt>
  409ac0:	mov	x0, xzr
  409ac4:	str	w21, [x19]
  409ac8:	ldp	x20, x19, [sp, #32]
  409acc:	ldr	x21, [sp, #16]
  409ad0:	ldp	x29, x30, [sp], #48
  409ad4:	ret
  409ad8:	stp	x29, x30, [sp, #-48]!
  409adc:	stp	x20, x19, [sp, #32]
  409ae0:	mov	w19, w0
  409ae4:	cmp	w0, #0x2
  409ae8:	stp	x22, x21, [sp, #16]
  409aec:	mov	x29, sp
  409af0:	b.hi	409b2c <__fxstatat@plt+0x7f8c>  // b.pmore
  409af4:	mov	w0, w19
  409af8:	bl	409f64 <__fxstatat@plt+0x83c4>
  409afc:	mov	w20, w0
  409b00:	bl	401b50 <__errno_location@plt>
  409b04:	ldr	w22, [x0]
  409b08:	mov	x21, x0
  409b0c:	mov	w0, w19
  409b10:	bl	401970 <close@plt>
  409b14:	str	w22, [x21]
  409b18:	mov	w0, w20
  409b1c:	ldp	x20, x19, [sp, #32]
  409b20:	ldp	x22, x21, [sp, #16]
  409b24:	ldp	x29, x30, [sp], #48
  409b28:	ret
  409b2c:	mov	w0, w19
  409b30:	ldp	x20, x19, [sp, #32]
  409b34:	ldp	x22, x21, [sp, #16]
  409b38:	ldp	x29, x30, [sp], #48
  409b3c:	ret
  409b40:	stp	x29, x30, [sp, #-48]!
  409b44:	str	x21, [sp, #16]
  409b48:	stp	x20, x19, [sp, #32]
  409b4c:	mov	x29, sp
  409b50:	mov	x19, x0
  409b54:	bl	401860 <fileno@plt>
  409b58:	tbnz	w0, #31, 409bc0 <__fxstatat@plt+0x8020>
  409b5c:	mov	x0, x19
  409b60:	bl	401b10 <__freading@plt>
  409b64:	cbz	w0, 409b84 <__fxstatat@plt+0x7fe4>
  409b68:	mov	x0, x19
  409b6c:	bl	401860 <fileno@plt>
  409b70:	mov	w2, #0x1                   	// #1
  409b74:	mov	x1, xzr
  409b78:	bl	401830 <lseek@plt>
  409b7c:	cmn	x0, #0x1
  409b80:	b.eq	409bc0 <__fxstatat@plt+0x8020>  // b.none
  409b84:	mov	x0, x19
  409b88:	bl	409e80 <__fxstatat@plt+0x82e0>
  409b8c:	cbz	w0, 409bc0 <__fxstatat@plt+0x8020>
  409b90:	bl	401b50 <__errno_location@plt>
  409b94:	ldr	w21, [x0]
  409b98:	mov	x20, x0
  409b9c:	mov	x0, x19
  409ba0:	bl	401870 <fclose@plt>
  409ba4:	cbz	w21, 409bb0 <__fxstatat@plt+0x8010>
  409ba8:	mov	w0, #0xffffffff            	// #-1
  409bac:	str	w21, [x20]
  409bb0:	ldp	x20, x19, [sp, #32]
  409bb4:	ldr	x21, [sp, #16]
  409bb8:	ldp	x29, x30, [sp], #48
  409bbc:	ret
  409bc0:	mov	x0, x19
  409bc4:	ldp	x20, x19, [sp, #32]
  409bc8:	ldr	x21, [sp, #16]
  409bcc:	ldp	x29, x30, [sp], #48
  409bd0:	b	401870 <fclose@plt>
  409bd4:	sub	sp, sp, #0x100
  409bd8:	stp	x29, x30, [sp, #208]
  409bdc:	add	x29, sp, #0xd0
  409be0:	mov	x8, #0xffffffffffffffd0    	// #-48
  409be4:	mov	x9, sp
  409be8:	sub	x10, x29, #0x50
  409bec:	stp	x20, x19, [sp, #240]
  409bf0:	mov	w19, w0
  409bf4:	movk	x8, #0xff80, lsl #32
  409bf8:	add	x11, x29, #0x30
  409bfc:	cmp	w1, #0xb
  409c00:	add	x9, x9, #0x80
  409c04:	add	x10, x10, #0x30
  409c08:	stp	x22, x21, [sp, #224]
  409c0c:	stp	x2, x3, [x29, #-80]
  409c10:	stp	x4, x5, [x29, #-64]
  409c14:	stp	x6, x7, [x29, #-48]
  409c18:	stp	q1, q2, [sp, #16]
  409c1c:	stp	q3, q4, [sp, #48]
  409c20:	str	q0, [sp]
  409c24:	stp	q5, q6, [sp, #80]
  409c28:	str	q7, [sp, #112]
  409c2c:	stp	x9, x8, [x29, #-16]
  409c30:	stp	x11, x10, [x29, #-32]
  409c34:	b.hi	409c80 <__fxstatat@plt+0x80e0>  // b.pmore
  409c38:	mov	w8, #0x1                   	// #1
  409c3c:	lsl	w8, w8, w1
  409c40:	mov	w9, #0x514                 	// #1300
  409c44:	tst	w8, w9
  409c48:	b.ne	409cb8 <__fxstatat@plt+0x8118>  // b.any
  409c4c:	mov	w9, #0xa0a                 	// #2570
  409c50:	tst	w8, w9
  409c54:	b.ne	409cac <__fxstatat@plt+0x810c>  // b.any
  409c58:	cbnz	w1, 409c80 <__fxstatat@plt+0x80e0>
  409c5c:	ldursw	x8, [x29, #-8]
  409c60:	tbz	w8, #31, 409d60 <__fxstatat@plt+0x81c0>
  409c64:	add	w9, w8, #0x8
  409c68:	cmn	w8, #0x8
  409c6c:	stur	w9, [x29, #-8]
  409c70:	b.gt	409d60 <__fxstatat@plt+0x81c0>
  409c74:	ldur	x9, [x29, #-24]
  409c78:	add	x8, x9, x8
  409c7c:	b	409d6c <__fxstatat@plt+0x81cc>
  409c80:	sub	w8, w1, #0x400
  409c84:	cmp	w8, #0xa
  409c88:	b.hi	409d3c <__fxstatat@plt+0x819c>  // b.pmore
  409c8c:	mov	w9, #0x1                   	// #1
  409c90:	lsl	w9, w9, w8
  409c94:	mov	w10, #0x285                 	// #645
  409c98:	tst	w9, w10
  409c9c:	b.ne	409cb8 <__fxstatat@plt+0x8118>  // b.any
  409ca0:	mov	w10, #0x502                 	// #1282
  409ca4:	tst	w9, w10
  409ca8:	b.eq	409d10 <__fxstatat@plt+0x8170>  // b.none
  409cac:	mov	w0, w19
  409cb0:	bl	401a90 <fcntl@plt>
  409cb4:	b	409cf4 <__fxstatat@plt+0x8154>
  409cb8:	ldursw	x8, [x29, #-8]
  409cbc:	tbz	w8, #31, 409cdc <__fxstatat@plt+0x813c>
  409cc0:	add	w9, w8, #0x8
  409cc4:	cmn	w8, #0x8
  409cc8:	stur	w9, [x29, #-8]
  409ccc:	b.gt	409cdc <__fxstatat@plt+0x813c>
  409cd0:	ldur	x9, [x29, #-24]
  409cd4:	add	x8, x9, x8
  409cd8:	b	409ce8 <__fxstatat@plt+0x8148>
  409cdc:	ldur	x8, [x29, #-32]
  409ce0:	add	x9, x8, #0x8
  409ce4:	stur	x9, [x29, #-32]
  409ce8:	ldr	w2, [x8]
  409cec:	mov	w0, w19
  409cf0:	bl	401a90 <fcntl@plt>
  409cf4:	mov	w20, w0
  409cf8:	mov	w0, w20
  409cfc:	ldp	x20, x19, [sp, #240]
  409d00:	ldp	x22, x21, [sp, #224]
  409d04:	ldp	x29, x30, [sp, #208]
  409d08:	add	sp, sp, #0x100
  409d0c:	ret
  409d10:	cmp	w8, #0x6
  409d14:	b.ne	409d3c <__fxstatat@plt+0x819c>  // b.any
  409d18:	ldursw	x8, [x29, #-8]
  409d1c:	tbz	w8, #31, 409d7c <__fxstatat@plt+0x81dc>
  409d20:	add	w9, w8, #0x8
  409d24:	cmn	w8, #0x8
  409d28:	stur	w9, [x29, #-8]
  409d2c:	b.gt	409d7c <__fxstatat@plt+0x81dc>
  409d30:	ldur	x9, [x29, #-24]
  409d34:	add	x8, x9, x8
  409d38:	b	409d88 <__fxstatat@plt+0x81e8>
  409d3c:	ldursw	x8, [x29, #-8]
  409d40:	tbz	w8, #31, 409de8 <__fxstatat@plt+0x8248>
  409d44:	add	w9, w8, #0x8
  409d48:	cmn	w8, #0x8
  409d4c:	stur	w9, [x29, #-8]
  409d50:	b.gt	409de8 <__fxstatat@plt+0x8248>
  409d54:	ldur	x9, [x29, #-24]
  409d58:	add	x8, x9, x8
  409d5c:	b	409df4 <__fxstatat@plt+0x8254>
  409d60:	ldur	x8, [x29, #-32]
  409d64:	add	x9, x8, #0x8
  409d68:	stur	x9, [x29, #-32]
  409d6c:	ldr	w2, [x8]
  409d70:	mov	w0, w19
  409d74:	mov	w1, wzr
  409d78:	b	409cf0 <__fxstatat@plt+0x8150>
  409d7c:	ldur	x8, [x29, #-32]
  409d80:	add	x9, x8, #0x8
  409d84:	stur	x9, [x29, #-32]
  409d88:	adrp	x22, 41c000 <__fxstatat@plt+0x1a460>
  409d8c:	ldr	w9, [x22, #1088]
  409d90:	ldr	w21, [x8]
  409d94:	tbnz	w9, #31, 409e10 <__fxstatat@plt+0x8270>
  409d98:	mov	w1, #0x406                 	// #1030
  409d9c:	mov	w0, w19
  409da0:	mov	w2, w21
  409da4:	bl	401a90 <fcntl@plt>
  409da8:	mov	w20, w0
  409dac:	tbz	w0, #31, 409e04 <__fxstatat@plt+0x8264>
  409db0:	bl	401b50 <__errno_location@plt>
  409db4:	ldr	w8, [x0]
  409db8:	cmp	w8, #0x16
  409dbc:	b.ne	409e04 <__fxstatat@plt+0x8264>  // b.any
  409dc0:	mov	w0, w19
  409dc4:	mov	w1, wzr
  409dc8:	mov	w2, w21
  409dcc:	bl	401a90 <fcntl@plt>
  409dd0:	mov	w20, w0
  409dd4:	tbnz	w0, #31, 409cf8 <__fxstatat@plt+0x8158>
  409dd8:	mov	w8, #0xffffffff            	// #-1
  409ddc:	str	w8, [x22, #1088]
  409de0:	mov	w8, #0x1                   	// #1
  409de4:	b	409e30 <__fxstatat@plt+0x8290>
  409de8:	ldur	x8, [x29, #-32]
  409dec:	add	x9, x8, #0x8
  409df0:	stur	x9, [x29, #-32]
  409df4:	ldr	x2, [x8]
  409df8:	mov	w0, w19
  409dfc:	bl	401a90 <fcntl@plt>
  409e00:	b	409cf4 <__fxstatat@plt+0x8154>
  409e04:	mov	w8, #0x1                   	// #1
  409e08:	str	w8, [x22, #1088]
  409e0c:	b	409cf8 <__fxstatat@plt+0x8158>
  409e10:	mov	w0, w19
  409e14:	mov	w1, wzr
  409e18:	mov	w2, w21
  409e1c:	bl	401a90 <fcntl@plt>
  409e20:	ldr	w8, [x22, #1088]
  409e24:	mov	w20, w0
  409e28:	cmn	w8, #0x1
  409e2c:	cset	w8, eq  // eq = none
  409e30:	cbz	w8, 409cf8 <__fxstatat@plt+0x8158>
  409e34:	tbnz	w20, #31, 409cf8 <__fxstatat@plt+0x8158>
  409e38:	mov	w1, #0x1                   	// #1
  409e3c:	mov	w0, w20
  409e40:	bl	401a90 <fcntl@plt>
  409e44:	tbnz	w0, #31, 409e60 <__fxstatat@plt+0x82c0>
  409e48:	orr	w2, w0, #0x1
  409e4c:	mov	w1, #0x2                   	// #2
  409e50:	mov	w0, w20
  409e54:	bl	401a90 <fcntl@plt>
  409e58:	cmn	w0, #0x1
  409e5c:	b.ne	409cf8 <__fxstatat@plt+0x8158>  // b.any
  409e60:	bl	401b50 <__errno_location@plt>
  409e64:	ldr	w21, [x0]
  409e68:	mov	x19, x0
  409e6c:	mov	w0, w20
  409e70:	bl	401970 <close@plt>
  409e74:	str	w21, [x19]
  409e78:	mov	w20, #0xffffffff            	// #-1
  409e7c:	b	409cf8 <__fxstatat@plt+0x8158>
  409e80:	stp	x29, x30, [sp, #-32]!
  409e84:	str	x19, [sp, #16]
  409e88:	mov	x19, x0
  409e8c:	mov	x29, sp
  409e90:	cbz	x0, 409eb8 <__fxstatat@plt+0x8318>
  409e94:	mov	x0, x19
  409e98:	bl	401b10 <__freading@plt>
  409e9c:	cbz	w0, 409eb8 <__fxstatat@plt+0x8318>
  409ea0:	ldrb	w8, [x19, #1]
  409ea4:	tbz	w8, #0, 409eb8 <__fxstatat@plt+0x8318>
  409ea8:	mov	w2, #0x1                   	// #1
  409eac:	mov	x0, x19
  409eb0:	mov	x1, xzr
  409eb4:	bl	409ec8 <__fxstatat@plt+0x8328>
  409eb8:	mov	x0, x19
  409ebc:	ldr	x19, [sp, #16]
  409ec0:	ldp	x29, x30, [sp], #32
  409ec4:	b	401aa0 <fflush@plt>
  409ec8:	stp	x29, x30, [sp, #-48]!
  409ecc:	str	x21, [sp, #16]
  409ed0:	stp	x20, x19, [sp, #32]
  409ed4:	ldp	x9, x8, [x0, #8]
  409ed8:	mov	w20, w2
  409edc:	mov	x19, x0
  409ee0:	mov	x21, x1
  409ee4:	cmp	x8, x9
  409ee8:	mov	x29, sp
  409eec:	b.ne	409f04 <__fxstatat@plt+0x8364>  // b.any
  409ef0:	ldp	x9, x8, [x19, #32]
  409ef4:	cmp	x8, x9
  409ef8:	b.ne	409f04 <__fxstatat@plt+0x8364>  // b.any
  409efc:	ldr	x8, [x19, #72]
  409f00:	cbz	x8, 409f20 <__fxstatat@plt+0x8380>
  409f04:	mov	x0, x19
  409f08:	mov	x1, x21
  409f0c:	mov	w2, w20
  409f10:	ldp	x20, x19, [sp, #32]
  409f14:	ldr	x21, [sp, #16]
  409f18:	ldp	x29, x30, [sp], #48
  409f1c:	b	401a30 <fseeko@plt>
  409f20:	mov	x0, x19
  409f24:	bl	401860 <fileno@plt>
  409f28:	mov	x1, x21
  409f2c:	mov	w2, w20
  409f30:	bl	401830 <lseek@plt>
  409f34:	cmn	x0, #0x1
  409f38:	b.eq	409f54 <__fxstatat@plt+0x83b4>  // b.none
  409f3c:	ldr	w9, [x19]
  409f40:	mov	x8, x0
  409f44:	mov	w0, wzr
  409f48:	str	x8, [x19, #144]
  409f4c:	and	w9, w9, #0xffffffef
  409f50:	str	w9, [x19]
  409f54:	ldp	x20, x19, [sp, #32]
  409f58:	ldr	x21, [sp, #16]
  409f5c:	ldp	x29, x30, [sp], #48
  409f60:	ret
  409f64:	mov	w2, #0x3                   	// #3
  409f68:	mov	w1, wzr
  409f6c:	b	409bd4 <__fxstatat@plt+0x8034>
  409f70:	stp	x29, x30, [sp, #-64]!
  409f74:	mov	x29, sp
  409f78:	stp	x19, x20, [sp, #16]
  409f7c:	adrp	x20, 41b000 <__fxstatat@plt+0x19460>
  409f80:	add	x20, x20, #0xdf0
  409f84:	stp	x21, x22, [sp, #32]
  409f88:	adrp	x21, 41b000 <__fxstatat@plt+0x19460>
  409f8c:	add	x21, x21, #0xde8
  409f90:	sub	x20, x20, x21
  409f94:	mov	w22, w0
  409f98:	stp	x23, x24, [sp, #48]
  409f9c:	mov	x23, x1
  409fa0:	mov	x24, x2
  409fa4:	bl	401720 <mbrtowc@plt-0x40>
  409fa8:	cmp	xzr, x20, asr #3
  409fac:	b.eq	409fd8 <__fxstatat@plt+0x8438>  // b.none
  409fb0:	asr	x20, x20, #3
  409fb4:	mov	x19, #0x0                   	// #0
  409fb8:	ldr	x3, [x21, x19, lsl #3]
  409fbc:	mov	x2, x24
  409fc0:	add	x19, x19, #0x1
  409fc4:	mov	x1, x23
  409fc8:	mov	w0, w22
  409fcc:	blr	x3
  409fd0:	cmp	x20, x19
  409fd4:	b.ne	409fb8 <__fxstatat@plt+0x8418>  // b.any
  409fd8:	ldp	x19, x20, [sp, #16]
  409fdc:	ldp	x21, x22, [sp, #32]
  409fe0:	ldp	x23, x24, [sp, #48]
  409fe4:	ldp	x29, x30, [sp], #64
  409fe8:	ret
  409fec:	nop
  409ff0:	ret
  409ff4:	nop
  409ff8:	adrp	x2, 41c000 <__fxstatat@plt+0x1a460>
  409ffc:	mov	x1, #0x0                   	// #0
  40a000:	ldr	x2, [x2, #560]
  40a004:	b	401800 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a008 <.fini>:
  40a008:	stp	x29, x30, [sp, #-16]!
  40a00c:	mov	x29, sp
  40a010:	ldp	x29, x30, [sp], #16
  40a014:	ret
