###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Fri Mar 21 23:14:56 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[91]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[91] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.801
= Slack Time                   -1.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
     +----------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                  |              |       |  Time   |   Time   | 
     |-------------------+------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |              |       |   1.313 |    0.312 | 
     | psum_mem_instance | CLK ^ -> Q[91] ^ | sram_w16_160 | 0.486 |   1.800 |    0.798 | 
     |                   | out[91] ^        |              | 0.002 |   1.801 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[124]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[124] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.794
= Slack Time                   -0.994
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.313 |    0.320 | 
     | psum_mem_instance | CLK ^ -> Q[124] ^ | sram_w16_160 | 0.479 |   1.793 |    0.799 | 
     |                   | out[124] ^        |              | 0.001 |   1.794 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[117]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[117] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.762
= Slack Time                   -0.962
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.313 |    0.351 | 
     | psum_mem_instance | CLK ^ -> Q[117] ^ | sram_w16_160 | 0.446 |   1.760 |    0.798 | 
     |                   | out[117] ^        |              | 0.002 |   1.762 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[146]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[146] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.752
= Slack Time                   -0.952
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.313 |    0.361 | 
     | psum_mem_instance | CLK ^ -> Q[146] ^ | sram_w16_160 | 0.432 |   1.745 |    0.793 | 
     |                   | out[146] ^        |              | 0.007 |   1.752 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[129]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[129] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.752
= Slack Time                   -0.952
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.313
     = Beginpoint Arrival Time       1.313
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.313 |    0.361 | 
     | psum_mem_instance | CLK ^ -> Q[129] ^ | sram_w16_160 | 0.439 |   1.752 |    0.800 | 
     |                   | out[129] ^        |              | 0.000 |   1.752 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 

