


ARM Macro Assembler    Page 1 


    1 00000000         ; This register controls the clock gating logic in norma
                       l Run mode
    2 00000000 400FE108 
                       SYSCTL_PERIPH_GPIO
                               EQU              0x400FE108  ; SYSCTL_RCGC2_R (p
                                                            291 datasheet de lm
                                                            3s9b92.pdf)
    3 00000000         
    4 00000000         ; configure the corresponding pin to be an output
    5 00000000         ; all GPIO pins are inputs by default
    6 00000000 00000400 
                       GPIO_O_DIR
                               EQU              0x00000400  ; GPIO Direction (p
                                                            417 datasheet de lm
                                                            3s9B92.pdf)
    7 00000000         
    8 00000000         ; To use the pin as a digital input or output, the corre
                       sponding GPIODEN bit must be set.
    9 00000000 0000051C 
                       GPIO_O_DEN
                               EQU              0x0000051C  ; GPIO Digital Enab
                                                            le (p437 datasheet 
                                                            de lm3s9B92.pdf)
   10 00000000         
   11 00000000         ; Pul_up
   12 00000000 00000510 
                       GPIO_I_PUR
                               EQU              0x00000510  ; GPIO Digital Enab
                                                            le (p432 datasheet 
                                                            de lm3s9B92.pdf)
   13 00000000         
   14 00000000         ; The GPIODATA register is the data register
   15 00000000 40007000 
                       GPIO_PORT_D_BASE
                               EQU              0x40007000  ; GPIO Port D (APB)
                                                             base: 0x4002.7000 
                                                            (p416 datasheet de 
                                                            lm3s9B92.pdf)
   16 00000000         
   17 00000000 00000040 
                       BROCHE_D_6
                               EQU              0x40        ; SW1
   18 00000000         
   19 00000000 00000080 
                       BROCHE_D_7
                               EQU              0x80        ; SW2
   20 00000000         
   21 00000000 000000C0 
                       BROCHE_D_6_7
                               EQU              0xC0        ; SW1_2
   22 00000000         
   23 00000000         
   24 00000000                 AREA             _CONFIG_SWITCH_, CODE, READONLY
   25 00000000                 ENTRY
   26 00000000         
   27 00000000                 EXPORT           __CONFIG_SW
   28 00000000                 EXPORT           __READ_STATE_SW_1
   29 00000000                 EXPORT           __READ_STATE_SW_2
   30 00000000         



ARM Macro Assembler    Page 2 


   31 00000000         ;----------------------------------------START SWITCH CO
                       NFIGURATION---------------------------------------------
                       ---;
   32 00000000         __CONFIG_SW
   33 00000000         ; ;; Enable the Port D peripheral clock   (p291 datashee
                       t de lm3s9B96.pdf)
   34 00000000         ; ;;
   35 00000000 4E12            LDR              R6, = SYSCTL_PERIPH_GPIO 
                                                            ;; RCGC2
   36 00000002 6830            LDR              R0, [R6]
   37 00000004 F040 0008       ORR              R0, R0, #0x08 ;; Enable clock o
                                                            n GPIO D (0x08 == 0
                                                            b0000 1000) where S
                                                            WITCH were connecte
                                                            d on (0xC0 == 0b110
                                                            0 0000)
   38 00000008         ; ;;              (GPIO::HGFE DCBA)
   39 00000008 6030            STR              R0, [R6]
   40 0000000A         
   41 0000000A         ; ;; "There must be a delay of 3 system clocks before an
                       y GPIO reg. access  (p413 datasheet de lm3s9B92.pdf)
   42 0000000A BF00            NOP
   43 0000000C BF00            NOP
   44 0000000E BF00            NOP
   45 00000010         
   46 00000010 4E0F            LDR              R6, = GPIO_PORT_D_BASE + GPIO_I
_PUR 
                                                            ;; Pul_up
   47 00000012 F04F 00C0       LDR              R0, = BROCHE_D_6_7
   48 00000016 6030            STR              R0, [R6]
   49 00000018         
   50 00000018 4E0E            LDR              R6, = GPIO_PORT_D_BASE + GPIO_O
_DEN 
                                                            ;; Enable Digital F
                                                            unction
   51 0000001A 6830            LDR              R0, [R6]
   52 0000001C F040 00C0       ORR              R0, R0, #BROCHE_D_6_7
   53 00000020 6030            STR              R0, [R6]
   54 00000022         
   55 00000022         
   56 00000022 4770            BX               LR
   57 00000024         
   58 00000024         ;----------------------------------------END SWITCH CONF
                       IGURATION-----------------------------------------------
                       -;
   59 00000024         
   60 00000024         ;----------------------------------------READ STATE OF S
                       W1------------------------------------------------;
   61 00000024         __READ_STATE_SW_1
   62 00000024 E92D 4C00       PUSH             { R10, R11, LR }
   63 00000028 F8DF B02C       LDR              R11, = GPIO_PORT_D_BASE + (BROC
HE_D_6<<2) 
                                                            ;; @data Register =
                                                             @base + (mask<<2) 
                                                            ==> SW1
   64 0000002C F8DB A000       LDR              R10, [R11]
   65 00000030 F1BA 0F00       CMP              R10, #0x00
   66 00000034 E8BD 8C00       POP              { R10, R11, PC }
   67 00000038         



ARM Macro Assembler    Page 3 


   68 00000038         ;----------------------------------------READ STATE OF S
                       W2------------------------------------------------;
   69 00000038         __READ_STATE_SW_2
   70 00000038 E92D 5400       PUSH             { R10, R12, LR }
   71 0000003C F8DF C01C       LDR              R12, = GPIO_PORT_D_BASE + (BROC
HE_D_7<<2) 
                                                            ;; @data Register =
                                                             @base + (mask<<2) 
                                                            ==> SW2
   72 00000040 F8DC A000       LDR              R10, [R12]
   73 00000044 F1BA 0F00       CMP              R10, #0x00
   74 00000048 E8BD 9400       POP              { R10, R12, PC }
   75 0000004C         
   76 0000004C                 END
              400FE108 
              40007510 
              4000751C 
              40007100 
              40007200 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\rd_bv_config_switch.d -o.\objects\rd_bv_config_switch.o 
-I.\RTE\_Target_1 -ID:\ProgramFiles\Armv52\ARM\CMSIS\5.5.1\CMSIS\Core\Include -
ID:\ProgramFiles\Armv52\ARM\CMSIS\5.5.1\Device\ARM\ARMCM3\Include --predefine="
__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 528" --predefine="_RTE_ SETA
 1" --predefine="ARMCM3 SETA 1" --list=.\listings\rd_bv_config_switch.lst RD_BV
_CONFIG_SWITCH.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

_CONFIG_SWITCH_ 00000000

Symbol: _CONFIG_SWITCH_
   Definitions
      At line 24 in file RD_BV_CONFIG_SWITCH.s
   Uses
      None
Comment: _CONFIG_SWITCH_ unused
__CONFIG_SW 00000000

Symbol: __CONFIG_SW
   Definitions
      At line 32 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 27 in file RD_BV_CONFIG_SWITCH.s
Comment: __CONFIG_SW used once
__READ_STATE_SW_1 00000024

Symbol: __READ_STATE_SW_1
   Definitions
      At line 61 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 28 in file RD_BV_CONFIG_SWITCH.s
Comment: __READ_STATE_SW_1 used once
__READ_STATE_SW_2 00000038

Symbol: __READ_STATE_SW_2
   Definitions
      At line 69 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 29 in file RD_BV_CONFIG_SWITCH.s
Comment: __READ_STATE_SW_2 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

BROCHE_D_6 00000040

Symbol: BROCHE_D_6
   Definitions
      At line 17 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 63 in file RD_BV_CONFIG_SWITCH.s
Comment: BROCHE_D_6 used once
BROCHE_D_6_7 000000C0

Symbol: BROCHE_D_6_7
   Definitions
      At line 21 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 47 in file RD_BV_CONFIG_SWITCH.s
      At line 52 in file RD_BV_CONFIG_SWITCH.s

BROCHE_D_7 00000080

Symbol: BROCHE_D_7
   Definitions
      At line 19 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 71 in file RD_BV_CONFIG_SWITCH.s
Comment: BROCHE_D_7 used once
GPIO_I_PUR 00000510

Symbol: GPIO_I_PUR
   Definitions
      At line 12 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 46 in file RD_BV_CONFIG_SWITCH.s
Comment: GPIO_I_PUR used once
GPIO_O_DEN 0000051C

Symbol: GPIO_O_DEN
   Definitions
      At line 9 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 50 in file RD_BV_CONFIG_SWITCH.s
Comment: GPIO_O_DEN used once
GPIO_O_DIR 00000400

Symbol: GPIO_O_DIR
   Definitions
      At line 6 in file RD_BV_CONFIG_SWITCH.s
   Uses
      None
Comment: GPIO_O_DIR unused
GPIO_PORT_D_BASE 40007000

Symbol: GPIO_PORT_D_BASE
   Definitions
      At line 15 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 46 in file RD_BV_CONFIG_SWITCH.s
      At line 50 in file RD_BV_CONFIG_SWITCH.s
      At line 63 in file RD_BV_CONFIG_SWITCH.s
      At line 71 in file RD_BV_CONFIG_SWITCH.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols


SYSCTL_PERIPH_GPIO 400FE108

Symbol: SYSCTL_PERIPH_GPIO
   Definitions
      At line 2 in file RD_BV_CONFIG_SWITCH.s
   Uses
      At line 35 in file RD_BV_CONFIG_SWITCH.s
Comment: SYSCTL_PERIPH_GPIO used once
8 symbols
348 symbols in table
