Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug  2 15:57:14 2021
| Host         : LAPTOP-9SUCMO01 running 64-bit major release  (build 9200)
| Command      : report_utilization -file LittleNetAccAxi_utilization_placed.rpt -pb LittleNetAccAxi_utilization_placed.pb
| Design       : LittleNetAccAxi
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 16578 |     0 |     70560 | 23.49 |
|   LUT as Logic             | 12635 |     0 |     70560 | 17.91 |
|   LUT as Memory            |  3943 |     0 |     28800 | 13.69 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |  3943 |     0 |           |       |
| CLB Registers              | 31746 |     0 |    141120 | 22.50 |
|   Register as Flip Flop    | 31746 |     0 |    141120 | 22.50 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |  1286 |     0 |      8820 | 14.58 |
| F7 Muxes                   |   709 |     0 |     35280 |  2.01 |
| F8 Muxes                   |   311 |     0 |     17640 |  1.76 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 973   |          Yes |         Set |            - |
| 30773 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4545 |     0 |      8820 | 51.53 |
|   CLBL                                     |  2497 |     0 |           |       |
|   CLBM                                     |  2048 |     0 |           |       |
| LUT as Logic                               | 12635 |     0 |     70560 | 17.91 |
|   using O5 output only                     |   172 |       |           |       |
|   using O6 output only                     |  5165 |       |           |       |
|   using O5 and O6                          |  7298 |       |           |       |
| LUT as Memory                              |  3943 |     0 |     28800 | 13.69 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |  3943 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  1399 |       |           |       |
|     using O5 and O6                        |  2544 |       |           |       |
| CLB Registers                              | 31746 |     0 |    141120 | 22.50 |
|   Register driven from within the CLB      | 12391 |       |           |       |
|   Register driven from outside the CLB     | 19355 |       |           |       |
|     LUT in front of the register is unused | 17051 |       |           |       |
|     LUT in front of the register is used   |  2304 |       |           |       |
| Unique Control Sets                        |   747 |       |     17640 |  4.23 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 207.5 |     0 |       216 | 96.06 |
|   RAMB36/FIFO*    |   198 |     0 |       216 | 91.67 |
|     RAMB36E2 only |   198 |       |           |       |
|   RAMB18          |    19 |     0 |       432 |  4.40 |
|     RAMB18E2 only |    19 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  269 |     0 |       360 | 74.72 |
|   DSP48E2 only |  269 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+--------+
|     Site Type    | Used | Fixed | Available |  Util% |
+------------------+------+-------+-----------+--------+
| Bonded IOB       |   77 |     0 |        82 |  93.90 |
| HPIOB_M          |   26 |     0 |        26 | 100.00 |
|   INPUT          |   18 |       |           |        |
|   OUTPUT         |    8 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOB_S          |   26 |     0 |        26 | 100.00 |
|   INPUT          |   19 |       |           |        |
|   OUTPUT         |    7 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HDIOB_M          |   12 |     0 |        12 | 100.00 |
|   INPUT          |    0 |       |           |        |
|   OUTPUT         |   12 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HDIOB_S          |   12 |     0 |        12 | 100.00 |
|   INPUT          |    0 |       |           |        |
|   OUTPUT         |   12 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOB_SNGL       |    1 |     0 |         6 |  16.67 |
|   INPUT          |    1 |       |           |        |
|   OUTPUT         |    0 |       |           |        |
|   BIDIR          |    0 |       |           |        |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |   0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |   0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |   0.00 |
| RIU_OR           |    0 |     0 |        12 |   0.00 |
+------------------+------+-------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 30773 |            Register |
| LUT2     | 11517 |                 CLB |
| SRL16E   |  5513 |                 CLB |
| LUT6     |  2969 |                 CLB |
| LUT3     |  2220 |                 CLB |
| LUT4     |  1667 |                 CLB |
| CARRY8   |  1286 |                 CLB |
| LUT5     |  1059 |                 CLB |
| SRLC32E  |   974 |                 CLB |
| FDSE     |   973 |            Register |
| MUXF7    |   709 |                 CLB |
| LUT1     |   501 |                 CLB |
| MUXF8    |   311 |                 CLB |
| DSP48E2  |   269 |          Arithmetic |
| RAMB36E2 |   198 |           Block Ram |
| OBUF     |    39 |                 I/O |
| INBUF    |    38 |                 I/O |
| IBUFCTRL |    38 |              Others |
| RAMB18E2 |    19 |           Block Ram |
| BUFGCE   |     3 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| DSP_A_mul_B_add_C          |  102 |
| DSP_A_mul_B_ACC            |  101 |
| DSP_A_mul_B_add_PCIN_PCOUT |   42 |
| DSP_STREAMER               |    7 |
| DSP_A_mul_B_add_PCIN       |    6 |
| DSP_A_mul_B_PCOUT          |    6 |
| DSP_A_add_C                |    5 |
| RAM_A32_5824e_13a_B8_15a   |    2 |
| RAM_A32_20000e_15a_B8_17a  |    2 |
| ROM_PW_5_0                 |    1 |
| ROM_PW_4_2                 |    1 |
| ROM_PW_4_0                 |    1 |
| ROM_PW_3_1                 |    1 |
| ROM_PW_2_2                 |    1 |
| ROM_PW_2_0                 |    1 |
| ROM_PW_1_1                 |    1 |
| ROM_DW_4_1                 |    1 |
| ROM_DW_3_2                 |    1 |
| ROM_DW_3_0                 |    1 |
| ROM_DW_2_1                 |    1 |
| ROM_DW_1_2                 |    1 |
| ROM_DW_1_0                 |    1 |
| RAM_A32_75000e_17a_B8_19a  |    1 |
| RAM_A32_2912e_12a_B8_14a   |    1 |
| RAM_A32_15000e_14a_B8_16a  |    1 |
| RAM_A32_10400e_14a_B8_16a  |    1 |
| RAM_A32_10000e_14a_B8_16a  |    1 |
+----------------------------+------+


