[2025-09-18 08:25:58] START suite=qualcomm_srv trace=srv638_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv638_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2748196 heartbeat IPC: 3.639 cumulative IPC: 3.639 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5188588 cumulative IPC: 3.855 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5188588 cumulative IPC: 3.855 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5188589 heartbeat IPC: 4.098 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14855733 heartbeat IPC: 1.034 cumulative IPC: 1.034 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24816371 heartbeat IPC: 1.004 cumulative IPC: 1.019 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 34399188 heartbeat IPC: 1.044 cumulative IPC: 1.027 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 44227643 heartbeat IPC: 1.017 cumulative IPC: 1.025 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 53916380 heartbeat IPC: 1.032 cumulative IPC: 1.026 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 63557951 heartbeat IPC: 1.037 cumulative IPC: 1.028 (Simulation time: 00 hr 08 min 28 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 73400561 heartbeat IPC: 1.016 cumulative IPC: 1.026 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 82944359 heartbeat IPC: 1.048 cumulative IPC: 1.029 (Simulation time: 00 hr 10 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv638_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 92614107 heartbeat IPC: 1.034 cumulative IPC: 1.029 (Simulation time: 00 hr 12 min 06 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 96903027 cumulative IPC: 1.032 (Simulation time: 00 hr 13 min 18 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 96903027 cumulative IPC: 1.032 (Simulation time: 00 hr 13 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv638_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.032 instructions: 100000003 cycles: 96903027
CPU 0 Branch Prediction Accuracy: 94.3% MPKI: 10.22 Average ROB Occupancy at Mispredict: 39.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1258
BRANCH_INDIRECT: 0.166
BRANCH_CONDITIONAL: 9.381
BRANCH_DIRECT_CALL: 0.234
BRANCH_INDIRECT_CALL: 0.07409
BRANCH_RETURN: 0.2378


====Backend Stall Breakdown====
ROB_STALL: 1826299
LQ_STALL: 0
SQ_STALL: 288838


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 215.89275
REPLAY_LOAD: 79.547585
NON_REPLAY_LOAD: 14.050577

== Total ==
ADDR_TRANS: 485111
REPLAY_LOAD: 268314
NON_REPLAY_LOAD: 1072874

== Counts ==
ADDR_TRANS: 2247
REPLAY_LOAD: 3373
NON_REPLAY_LOAD: 76358

cpu0->cpu0_STLB TOTAL        ACCESS:    1629717 HIT:    1469379 MISS:     160338 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1629717 HIT:    1469379 MISS:     160338 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 129.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4812774 HIT:    2858399 MISS:    1954375 MSHR_MERGE:       9454
cpu0->cpu0_L2C LOAD         ACCESS:    3665445 HIT:    2151227 MISS:    1514218 MSHR_MERGE:         50
cpu0->cpu0_L2C RFO          ACCESS:     172357 HIT:      82365 MISS:      89992 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     106105 HIT:      46297 MISS:      59808 MSHR_MERGE:       9404
cpu0->cpu0_L2C WRITE        ACCESS:     533525 HIT:     531070 MISS:       2455 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     335342 HIT:      47440 MISS:     287902 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      52822 ISSUED:      52822 USEFUL:      14121 USELESS:      10652
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14370709 HIT:   10786564 MISS:    3584145 MSHR_MERGE:    1021194
cpu0->cpu0_L1I LOAD         ACCESS:   14370709 HIT:   10786564 MISS:    3584145 MSHR_MERGE:    1021194
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.23 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24998329 HIT:   22690638 MISS:    2307691 MSHR_MERGE:     644202
cpu0->cpu0_L1D LOAD         ACCESS:   14479782 HIT:   13002481 MISS:    1477301 MSHR_MERGE:     374805
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     207754 HIT:     144739 MISS:      63015 MSHR_MERGE:       9731
cpu0->cpu0_L1D WRITE        ACCESS:    9942339 HIT:    9513368 MISS:     428971 MSHR_MERGE:     256604
cpu0->cpu0_L1D TRANSLATION  ACCESS:     368454 HIT:      30050 MISS:     338404 MSHR_MERGE:       3062
cpu0->cpu0_L1D PREFETCH REQUESTED:     248749 ISSUED:     207754 USEFUL:      25873 USELESS:      26908
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11786717 HIT:   10978776 MISS:     807941 MSHR_MERGE:     427557
cpu0->cpu0_ITLB LOAD         ACCESS:   11786717 HIT:   10978776 MISS:     807941 MSHR_MERGE:     427557
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.38 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23298702 HIT:   21644027 MISS:    1654675 MSHR_MERGE:     405342
cpu0->cpu0_DTLB LOAD         ACCESS:   23298702 HIT:   21644027 MISS:    1654675 MSHR_MERGE:     405342
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.9 cycles
cpu0->LLC TOTAL        ACCESS:    2230355 HIT:    2031462 MISS:     198893 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1514167 HIT:    1399071 MISS:     115096 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      89992 HIT:      66675 MISS:      23317 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50404 HIT:      25741 MISS:      24663 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     287890 HIT:     287589 MISS:        301 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     287902 HIT:     252386 MISS:      35516 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4948
  ROW_BUFFER_MISS:     193643
  AVG DBUS CONGESTED CYCLE: 6.786
Channel 0 WQ ROW_BUFFER_HIT:      16094
  ROW_BUFFER_MISS:      94683
  FULL:          0
Channel 0 REFRESHES ISSUED:       8075

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       905153       267079       148033         5558
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          518         7655        37563         6920
  STLB miss resolved @ L2C                0          815        13020        35011         3417
  STLB miss resolved @ LLC                0         1376        29044       132626        14032
  STLB miss resolved @ MEM                0          153         3865        16512        21288

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              99192        17068       350014       136569         1912
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          280         2408        11244          481
  STLB miss resolved @ L2C                0           92         4360        13610          257
  STLB miss resolved @ LLC                0          410        14629        87216          964
  STLB miss resolved @ MEM                0           42         1714         6839         2116
[2025-09-18 08:39:17] END   suite=qualcomm_srv trace=srv638_ap (rc=0)
