(
 (file_type "hdldirect.dat" "1.0" )
 (design_name "Plata1" )
 (view "sch_1" )
 (modtime "verilog.v" 1070611179 200 )
 (timescale "1ns/1ns" )
 (cells )
 (global_signals )
 (single_page )
 (multiple_pages ))
