================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Aug 06 20:47:44 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         GSM
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2660
FF:               1650
DSP:              40
BRAM:             4
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 3.518       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                         | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                         | 2660 | 1650 | 40  | 4    |      |     |        |      |         |          |        |
|   (inst)                                     | 10   | 22   |     |      |      |     |        |      |         |          |        |
|   L_ACF_U                                    | 192  |      |     | 4    |      |     |        |      |         |          |        |
|   bitoff_U                                   | 29   | 16   |     |      |      |     |        |      |         |          |        |
|   grp_Autocorrelation_fu_103                 | 1571 | 1178 | 34  |      |      |     |        |      |         |          |        |
|     (grp_Autocorrelation_fu_103)             | 904  | 1178 | 4   |      |      |     |        |      |         |          |        |
|     am_addmul_16s_16s_16s_33_4_1_U27         |      |      | 1   |      |      |     |        |      |         |          |        |
|     am_addmul_16s_16s_16s_33_4_1_U36         | 3    |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_32s_33_4_1_U25 |      |      | 2   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_32s_33_4_1_U26 |      |      | 2   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U35 |      |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U37 |      |      | 1   |      |      |     |        |      |         |          |        |
|     ama_addmuladd_16s_16s_16s_33s_34_4_1_U38 | 4    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_15ns_15ns_31_4_1_U24      | 3    |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U28        | 1    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U29        | 1    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U30        | 26   |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U31        | 68   |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U32        | 8    |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_32s_33_4_1_U39        | 63   |      | 2   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_33s_33_4_1_U33        | 36   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_33s_33_4_1_U34        | 5    |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U12                   | 5    |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U16                   | 68   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U17                   | 72   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U18                   | 132  |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U19                   | 193  |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U6                    | 42   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_Quantization_and_coding_fu_122         | 231  | 76   | 3   |      |      |     |        |      |         |          |        |
|     (grp_Quantization_and_coding_fu_122)     | 189  | 76   |     |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U60                  | 13   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U61                  | 14   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U62                  | 15   |      | 1   |      |      |     |        |      |         |          |        |
|   grp_Reflection_coefficients_fu_113         | 627  | 358  | 3   |      |      |     |        |      |         |          |        |
|     (grp_Reflection_coefficients_fu_113)     | 62   | 177  |     |      |      |     |        |      |         |          |        |
|     ACF_U                                    | 21   | 16   |     |      |      |     |        |      |         |          |        |
|     K_U                                      | 26   | 16   |     |      |      |     |        |      |         |          |        |
|     P_U                                      | 58   | 16   |     |      |      |     |        |      |         |          |        |
|     grp_gsm_div_fu_389                       | 298  | 133  |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U52       | 53   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U53       | 59   |      | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_15ns_31_4_1_U54       | 50   |      | 1   |      |      |     |        |      |         |          |        |
+----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.31%  | OK     |
| FD                                                        | 50%       | 0.09%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 0.13%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.67%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.15%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.41%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 70     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.07   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                      | ENDPOINT PIN                                         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                     |                                                      |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.482 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/D |           13 |         63 |          3.469 |          2.876 |        0.593 |
| Path2 | 4.483 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/D |           13 |         63 |          3.468 |          2.876 |        0.592 |
| Path3 | 4.495 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/D |           13 |         63 |          3.456 |          2.863 |        0.593 |
| Path4 | 4.509 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/D |           12 |         63 |          3.442 |          2.854 |        0.588 |
| Path5 | 4.510 | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/D |           12 |         63 |          3.441 |          2.854 |        0.587 |
+-------+-------+-------------------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/empty_88_fu_214[32]_i_8                                 | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[32]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]                                 | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/empty_88_fu_214[32]_i_8                                 | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[32]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]                                 | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/empty_88_fu_214[32]_i_8                                 | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[32]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]                                 | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/empty_88_fu_214[32]_i_8                                 | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[32]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]                                 | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+

    +------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                        | Primitive Type         |
    +------------------------------------------------------------------------------------+------------------------+
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | grp_Autocorrelation_fu_103/empty_88_fu_214[32]_i_8                                 | CLB.LUT.LUT4           |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[32]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1                             | CLB.CARRY.CARRY8       |
    | grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]                                 | REGISTER.SDR.FDRE      |
    +------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/Gsm_LPC_Analysis_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/Gsm_LPC_Analysis_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/Gsm_LPC_Analysis_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/Gsm_LPC_Analysis_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/Gsm_LPC_Analysis_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/Gsm_LPC_Analysis_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------------+


