verilog xil_defaultlib --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/e257/hdl" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" \
"../../../bd/design_1/ipshared/52b3/src/bram_bank.v" \
"../../../bd/design_1/ipshared/52b3/src/bram_tdp.v" \
"../../../bd/design_1/ipshared/52b3/src/count.v" \
"../../../bd/design_1/ipshared/52b3/src/data_ordering.v" \
"../../../bd/design_1/ipshared/52b3/src/data_shifter.v" \
"../../../bd/design_1/ipshared/52b3/src/decoder.v" \
"../../../bd/design_1/ipshared/52b3/src/dma_controller.v" \
"../../../bd/design_1/ipshared/52b3/src/load_input_module.v" \
"../../../bd/design_1/ipshared/52b3/src/load_instruction_module.v" \
"../../../bd/design_1/ipshared/52b3/src/mask_unit.v" \
"../../../bd/design_1/ipshared/52b3/src/radix_sort_accelerator_main_unit.v" \
"../../../bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXI_TO_DMA.v" \
"../../../bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXIS.v" \
"../../../bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v" \
"../../../bd/design_1/ipshared/52b3/src/radix_sorting_unit.v" \
"../../../bd/design_1/ipshared/52b3/src/rearrange_mux.v" \
"../../../bd/design_1/ipshared/52b3/src/scu_bram_bank.v" \
"../../../bd/design_1/ipshared/52b3/src/sorting_unit.v" \
"../../../bd/design_1/ipshared/52b3/src/status_and_control_unit.v" \
"../../../bd/design_1/ipshared/52b3/src/stream_out_module.v" \
"../../../bd/design_1/ipshared/52b3/src/stream_queue_in.v" \
"../../../bd/design_1/ipshared/52b3/src/stream_queue_out.v" \
"../../../bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v" \
"../../../bd/design_1/ip/design_1_radix_sort_accelerat_0_1/sim/design_1_radix_sort_accelerat_0_1.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/e257/hdl" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/e257/hdl" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
