Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1974 LCs used as LUT4 only
Info:      166 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      510 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 578)
Info: promoting processor.if_id_reg.data_out_SB_DFFSR_Q_R [reset] (fanout 40)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x2b43721b

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x71cfe8cd

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2654/ 5280    50%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2683 cells.
Info:   initial placement placed 500/2683 cells
Info:   initial placement placed 1000/2683 cells
Info:   initial placement placed 1500/2683 cells
Info:   initial placement placed 2000/2683 cells
Info:   initial placement placed 2500/2683 cells
Info:   initial placement placed 2683/2683 cells
Info: Initial placement time 2.58s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 3018, wirelen = 71690
Info:   at iteration #5: temp = 0.062500, timing cost = 3759, wirelen = 71013
Info:   at iteration #10: temp = 0.006328, timing cost = 3449, wirelen = 69430
Info:   at iteration #15: temp = 0.004152, timing cost = 3023, wirelen = 68819
Info:   at iteration #20: temp = 0.002724, timing cost = 3677, wirelen = 68561
Info:   at iteration #25: temp = 0.001609, timing cost = 3591, wirelen = 68115
Info:   at iteration #30: temp = 0.001055, timing cost = 2711, wirelen = 66213
Info:   at iteration #35: temp = 0.000692, timing cost = 3483, wirelen = 65492
Info:   at iteration #40: temp = 0.000505, timing cost = 2992, wirelen = 63582
Info:   at iteration #45: temp = 0.000433, timing cost = 3085, wirelen = 62693
Info:   at iteration #50: temp = 0.000353, timing cost = 3334, wirelen = 62750
Info:   at iteration #55: temp = 0.000302, timing cost = 3330, wirelen = 60492
Info:   at iteration #60: temp = 0.000259, timing cost = 3645, wirelen = 58991
Info:   at iteration #65: temp = 0.000222, timing cost = 3079, wirelen = 57768
Info:   at iteration #70: temp = 0.000201, timing cost = 2818, wirelen = 55113
Info:   at iteration #75: temp = 0.000181, timing cost = 2802, wirelen = 53555
Info:   at iteration #80: temp = 0.000163, timing cost = 3379, wirelen = 51244
Info:   at iteration #85: temp = 0.000147, timing cost = 3236, wirelen = 48565
Info:   at iteration #90: temp = 0.000133, timing cost = 2995, wirelen = 47264
Info:   at iteration #95: temp = 0.000126, timing cost = 2879, wirelen = 43702
Info:   at iteration #100: temp = 0.000120, timing cost = 2853, wirelen = 42289
Info:   at iteration #105: temp = 0.000114, timing cost = 3042, wirelen = 39079
Info:   at iteration #110: temp = 0.000108, timing cost = 3056, wirelen = 37209
Info:   at iteration #115: temp = 0.000103, timing cost = 2906, wirelen = 35684
Info:   at iteration #120: temp = 0.000103, timing cost = 2705, wirelen = 33136
Info:   at iteration #125: temp = 0.000093, timing cost = 2942, wirelen = 31973
Info:   at iteration #130: temp = 0.000093, timing cost = 2576, wirelen = 28951
Info:   at iteration #135: temp = 0.000088, timing cost = 2949, wirelen = 27269
Info:   at iteration #140: temp = 0.000080, timing cost = 2863, wirelen = 27105
Info:   at iteration #145: temp = 0.000080, timing cost = 2758, wirelen = 24509
Info: Legalising relative constraints...
Info:     moved 24 cells, 15 unplaced (after legalising chains)
Info:        average distance 0.992851
Info:        maximum distance 1.414214
Info:     moved 39 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 2.133837
Info:        maximum distance 11.000000
Info:   at iteration #150: temp = 0.000076, timing cost = 2712, wirelen = 24095
Info:   at iteration #155: temp = 0.000072, timing cost = 2362, wirelen = 22484
Info:   at iteration #160: temp = 0.000068, timing cost = 2466, wirelen = 21250
Info:   at iteration #165: temp = 0.000065, timing cost = 2490, wirelen = 20369
Info:   at iteration #170: temp = 0.000059, timing cost = 2399, wirelen = 19631
Info:   at iteration #175: temp = 0.000059, timing cost = 2464, wirelen = 18524
Info:   at iteration #180: temp = 0.000053, timing cost = 2234, wirelen = 17741
Info:   at iteration #185: temp = 0.000048, timing cost = 2354, wirelen = 16931
Info:   at iteration #190: temp = 0.000045, timing cost = 2404, wirelen = 16293
Info:   at iteration #195: temp = 0.000041, timing cost = 2303, wirelen = 15959
Info:   at iteration #200: temp = 0.000039, timing cost = 2174, wirelen = 15163
Info:   at iteration #205: temp = 0.000030, timing cost = 2186, wirelen = 14242
Info:   at iteration #210: temp = 0.000024, timing cost = 2119, wirelen = 13762
Info:   at iteration #215: temp = 0.000019, timing cost = 2112, wirelen = 13172
Info:   at iteration #220: temp = 0.000012, timing cost = 2102, wirelen = 12791
Info:   at iteration #225: temp = 0.000005, timing cost = 2077, wirelen = 12581
Info:   at iteration #230: temp = 0.000002, timing cost = 2063, wirelen = 12487
Info:   at iteration #235: temp = 0.000001, timing cost = 2053, wirelen = 12463
Info:   at iteration #240: temp = 0.000000, timing cost = 2049, wirelen = 12451
Info:   at iteration #245: temp = 0.000000, timing cost = 2047, wirelen = 12443
Info:   at iteration #250: temp = 0.000000, timing cost = 2048, wirelen = 12432
Info:   at iteration #255: temp = 0.000000, timing cost = 2048, wirelen = 12429
Info:   at iteration #260: temp = 0.000000, timing cost = 2049, wirelen = 12428
Info:   at iteration #260: temp = 0.000000, timing cost = 2049, wirelen = 12428 
Info: SA placement time 38.98s

Info: Max frequency for clock               'clk': 16.92 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 17.13 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 8.94 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 21.46 ns
Info: Max delay posedge clk               -> <async>                  : 5.21 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 52.46 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 27.01 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 65.02 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 24941,  31865) |+
Info: [ 31865,  38789) |***+
Info: [ 38789,  45713) |***+
Info: [ 45713,  52637) |********+
Info: [ 52637,  59561) |**************+
Info: [ 59561,  66485) |***********************+
Info: [ 66485,  73409) |********************************+
Info: [ 73409,  80333) |************************************************************ 
Info: [ 80333,  87257) | 
Info: [ 87257,  94181) | 
Info: [ 94181, 101105) | 
Info: [101105, 108029) |*+
Info: [108029, 114953) |+
Info: [114953, 121877) |*+
Info: [121877, 128801) |+
Info: [128801, 135725) |*+
Info: [135725, 142649) |*************+
Info: [142649, 149573) |*******+
Info: [149573, 156497) |******+
Info: [156497, 163421) |*****************+
Info: Checksum: 0xef04a3f8

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8575 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       28        971 |   28   971 |      7607|       0.16       0.16|
Info:       2000 |      162       1837 |  134   866 |      6790|       0.14       0.30|
Info:       3000 |      315       2684 |  153   847 |      6030|       0.16       0.46|
Info:       4000 |      646       3353 |  331   669 |      5486|       0.18       0.64|
Info:       5000 |      753       4246 |  107   893 |      4650|       0.20       0.84|
Info:       6000 |      952       5047 |  199   801 |      3927|       0.23       1.07|
Info:       7000 |     1161       5838 |  209   791 |      3189|       0.23       1.29|
Info:       8000 |     1368       6631 |  207   793 |      2480|       0.26       1.55|
Info:       9000 |     1581       7418 |  213   787 |      1854|       0.31       1.86|
Info:      10000 |     1898       8101 |  317   683 |      1371|       0.29       2.15|
Info:      11000 |     2354       8645 |  456   544 |      1095|       0.40       2.55|
Info:      12000 |     2799       9200 |  445   555 |       897|       0.38       2.92|
Info:      13000 |     3177       9822 |  378   622 |       492|       0.29       3.21|
Info:      13834 |     3394      10440 |  217   618 |         0|       0.61       3.82|
Info: Routing complete.
Info: Router1 time 3.82s
Info: Checksum: 0xf6ccbd41

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -0.669000 ns (7,17) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  4.0  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.6  7.6    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget -5.147000 ns (8,17) -> (13,19)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  8.9  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 10.6    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 budget -1.151000 ns (13,19) -> (13,19)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I2
Info:  1.2 11.8  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.4 16.2    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -0.180000 ns (13,19) -> (15,9)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 17.1  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.1 20.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget 0.246000 ns (15,9) -> (14,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 21.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 22.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.076000 ns (14,5) -> (14,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 24.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 25.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.387000 ns (14,4) -> (14,4)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 26.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 28.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.077000 ns (14,4) -> (13,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 29.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 31.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.020000 ns (13,3) -> (13,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 32.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 34.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.731000 ns (13,3) -> (14,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 35.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 38.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.672000 ns (14,4) -> (8,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 39.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4 42.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3 budget 4.629000 ns (8,7) -> (8,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I2
Info:  1.2 43.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.0 46.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget 4.107000 ns (8,9) -> (8,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.I3
Info:  0.9 47.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.O
Info:  1.8 48.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_O budget 4.629000 ns (8,13) -> (8,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I0_LC.I3
Info:  0.9 49.6  Source processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I0_LC.O
Info:  1.8 51.4    Net processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I0_O budget 4.629000 ns (8,13) -> (8,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I0_LC.I3
Info:  0.9 52.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I0_LC.O
Info:  1.8 54.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I0_O budget 3.926000 ns (8,12) -> (8,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I1_O_SB_LUT4_I3_LC.I1
Info:  1.2 55.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  4.3 59.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I1_O_SB_LUT4_I3_O budget 3.964000 ns (8,12) -> (5,21)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 59.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 17.8 ns logic, 41.8 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.id_ex_reg.data_out_SB_DFF_Q_1_DFFLC.O
Info:  1.8  3.2    Net processor.id_ex_out[139] budget -1.770000 ns (9,21) -> (9,21)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -2.056000 ns (9,21) -> (9,21)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  7.3  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  9.1    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2 budget -1.038000 ns (9,21) -> (9,22)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_LC.I2
Info:  1.2 10.3  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_LC.O
Info:  3.6 13.9    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 budget -1.315000 ns (9,22) -> (12,18)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.I1
Info:  1.2 15.1  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  1.8 16.9    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O budget -1.534000 ns (12,18) -> (13,19)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I3
Info:  0.9 17.8  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.4 22.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -0.180000 ns (13,19) -> (15,9)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 23.0  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.0 26.0    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget 0.603000 ns (15,9) -> (13,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 26.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 28.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.920000 ns (13,5) -> (12,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 29.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 31.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.299000 ns (12,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 32.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 34.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.218000 ns (11,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:  0.9 35.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  1.8 36.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.409000 ns (11,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 37.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 39.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.402000 ns (11,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 40.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.7 44.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.753000 ns (11,4) -> (11,13)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 45.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3 budget 0.790000 ns (11,13) -> (11,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.9 47.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.8 49.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O budget 0.451000 ns (11,12) -> (10,11)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I2
Info:  1.2 50.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 52.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_O budget -0.360000 ns (10,11) -> (9,10)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 53.8  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 55.6    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.753000 ns (9,10) -> (8,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 56.5  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 58.2    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 0.092000 ns (8,9) -> (7,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 59.0  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 19.7 ns logic, 39.3 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.pc_adder.dsp_inst.mac_inst_DSP.O_6
Info:  3.0  3.1    Net processor.fence_mux_out[6] budget 38.605000 ns (25,15) -> (22,16)
Info:                Sink processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.3  Source processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.1  8.5    Net processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3 budget 11.897000 ns (22,16) -> (13,18)
Info:                Sink processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_LC.I3
Info:  0.8  9.3  Setup processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_LC.I3
Info: 2.2 ns logic, 7.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[3] budget -0.700000 ns (7,17) -> (8,18)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  4.0  Source data_mem_inst.led_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5  7.5    Net data_mem_inst.led_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget -7.008000 ns (8,18) -> (15,14)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  8.7  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 11.8    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_I3 budget -2.320000 ns (15,14) -> (15,9)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_LC.I3
Info:  0.9 12.7  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_LC.O
Info:  3.1 15.7    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3 budget 7.566000 ns (15,9) -> (15,15)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_LC.I3
Info:  0.9 16.6  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_LC.O
Info:  3.9 20.5    Net processor.addr_adder_mux_out[3] budget 8.442000 ns (15,15) -> (0,15)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.D_3
Info:  0.1 20.6  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.D_3
Info: 5.3 ns logic, 15.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  3.7  5.1    Net led[4]$SB_IO_OUT budget 81.943001 ns (5,21) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -0.669000 ns (7,17) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  4.0  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.6  7.6    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget -5.147000 ns (8,17) -> (13,19)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  8.9  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 10.6    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 budget -1.151000 ns (13,19) -> (13,19)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I2
Info:  1.2 11.8  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.4 16.2    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -0.180000 ns (13,19) -> (15,9)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 17.1  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.0 20.0    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget 0.603000 ns (15,9) -> (13,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 22.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.920000 ns (13,5) -> (12,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 23.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 25.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.299000 ns (12,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 26.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 28.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.218000 ns (11,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:  0.9 29.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  1.8 30.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.409000 ns (11,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 31.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 33.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.402000 ns (11,4) -> (11,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 34.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.7 38.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.753000 ns (11,4) -> (11,13)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 39.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 41.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3 budget 0.790000 ns (11,13) -> (11,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.9 42.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.8 43.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O budget 0.451000 ns (11,12) -> (10,11)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I2
Info:  1.2 44.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 46.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_O budget -0.360000 ns (10,11) -> (9,10)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 47.9  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 49.6    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.753000 ns (9,10) -> (8,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 50.5  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 52.3    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 0.092000 ns (8,9) -> (7,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 53.1  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 17.3 ns logic, 35.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_13_DFFLC.O
Info:  2.3  3.7    Net processor.ex_mem_out[140] budget -1.409000 ns (15,21) -> (16,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I3
Info:  0.9  4.6  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.3    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget -1.936000 ns (16,21) -> (15,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.2  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  3.7 10.9    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget -1.540000 ns (15,21) -> (15,13)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 12.1  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.9    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -1.372000 ns (15,13) -> (15,14)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 14.7  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 17.8    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_I3 budget -2.320000 ns (15,14) -> (15,9)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_LC.I3
Info:  0.9 18.7  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3_SB_LUT4_O_LC.O
Info:  3.1 21.7    Net processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_I3 budget 7.566000 ns (15,9) -> (15,15)
Info:                Sink processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_LC.I3
Info:  0.9 22.6  Source processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6_LC.O
Info:  3.9 26.5    Net processor.addr_adder_mux_out[3] budget 8.442000 ns (15,15) -> (0,15)
Info:                Sink processor.addr_adder.dsp_inst.mac_inst_DSP.D_3
Info:  0.1 26.6  Setup processor.addr_adder.dsp_inst.mac_inst_DSP.D_3
Info: 7.1 ns logic, 19.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.id_ex_reg.data_out_SB_DFF_Q_1_DFFLC.O
Info:  1.8  3.2    Net processor.id_ex_out[139] budget -1.770000 ns (9,21) -> (9,21)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -2.056000 ns (9,21) -> (9,21)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  7.3  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  9.1    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I2 budget -1.038000 ns (9,21) -> (9,22)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_LC.I2
Info:  1.2 10.3  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_LC.O
Info:  3.6 13.9    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_I1 budget -1.315000 ns (9,22) -> (12,18)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.I1
Info:  1.2 15.1  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  1.8 16.9    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O budget -1.534000 ns (12,18) -> (13,19)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I3
Info:  0.9 17.8  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.4 22.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -0.180000 ns (13,19) -> (15,9)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 23.0  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.1 26.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget 0.246000 ns (15,9) -> (14,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 26.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 28.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.076000 ns (14,5) -> (14,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 29.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 31.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.387000 ns (14,4) -> (14,4)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 32.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 34.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.077000 ns (14,4) -> (13,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 35.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 37.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.020000 ns (13,3) -> (13,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 38.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 40.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.731000 ns (13,3) -> (14,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 41.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 44.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.672000 ns (14,4) -> (8,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 45.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4 47.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3 budget 4.629000 ns (8,7) -> (8,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I2
Info:  1.2 49.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.0 52.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget 4.107000 ns (8,9) -> (8,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.I3
Info:  0.9 52.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.O
Info:  1.8 54.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_O budget 4.629000 ns (8,13) -> (8,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I0_LC.I3
Info:  0.9 55.6  Source processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I0_LC.O
Info:  1.8 57.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I0_O budget 4.629000 ns (8,13) -> (8,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I0_LC.I3
Info:  0.9 58.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I0_LC.O
Info:  1.8 59.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I0_O budget 3.926000 ns (8,12) -> (8,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I1_O_SB_LUT4_I3_LC.I1
Info:  1.2 61.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  4.3 65.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_I1_O_SB_LUT4_I3_O budget 3.964000 ns (8,12) -> (5,21)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 65.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 20.3 ns logic, 45.3 ns routing

Info: Max frequency for clock               'clk': 16.77 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.94 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 9.30 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 20.62 ns
Info: Max delay posedge clk               -> <async>                  : 5.09 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 53.11 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 26.64 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 65.57 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 24294,  31251) |+
Info: [ 31251,  38208) |***+
Info: [ 38208,  45165) |***+
Info: [ 45165,  52122) |********+
Info: [ 52122,  59079) |*************+
Info: [ 59079,  66036) |******************+
Info: [ 66036,  72993) |********************************+
Info: [ 72993,  79950) |************************************************************ 
Info: [ 79950,  86907) |+
Info: [ 86907,  93864) | 
Info: [ 93864, 100821) | 
Info: [100821, 107778) |*+
Info: [107778, 114735) |+
Info: [114735, 121692) |*+
Info: [121692, 128649) |+
Info: [128649, 135606) | 
Info: [135606, 142563) |*********+
Info: [142563, 149520) |**********+
Info: [149520, 156477) |******+
Info: [156477, 163434) |****************+
