{"files":[{"patch":"@@ -1155,1 +1155,1 @@\n-instruct vand_notI_masked(vReg dst, vReg src2, vReg src1, immI_M1 m1, vRegMask_V0 v0) %{\n+instruct vand_notI_masked(vReg dst_src1, vReg src2, immI_M1 m1, vRegMask_V0 v0) %{\n@@ -1160,2 +1160,2 @@\n-  match(Set dst (AndV (Binary src2 (XorV (Binary src1 (Replicate m1)) v0)) v0));\n-  format %{ \"vand_notI_masked $dst, $src2, $src1, $v0\" %}\n+  match(Set dst_src1 (AndV (Binary dst_src1 (XorV src2 (Replicate m1))) v0));\n+  format %{ \"vand_notI_masked $dst_src1, $dst_src1, $src2, $v0\" %}\n@@ -1165,1 +1165,2 @@\n-    __ vandn_vv(as_VectorRegister($dst$$reg),\n+    __ vandn_vv(as_VectorRegister($dst_src1$$reg),\n+                as_VectorRegister($dst_src1$$reg),\n@@ -1167,1 +1168,0 @@\n-                as_VectorRegister($src1$$reg),\n@@ -1173,1 +1173,1 @@\n-instruct vand_notL_masked(vReg dst, vReg src2, vReg src1, immL_M1 m1, vRegMask_V0 v0) %{\n+instruct vand_notL_masked(vReg dst_src1, vReg src2, immL_M1 m1, vRegMask_V0 v0) %{\n@@ -1176,2 +1176,2 @@\n-  match(Set dst (AndV (Binary src2 (XorV (Binary src1 (Replicate m1)) v0)) v0));\n-  format %{ \"vand_notL_masked $dst, $src2, $src1, $v0\" %}\n+  match(Set dst_src1 (AndV (Binary dst_src1 (XorV src2 (Replicate m1))) v0));\n+  format %{ \"vand_notL_masked $dst_src1, $dst_src1, $src2, $v0\" %}\n@@ -1180,1 +1180,2 @@\n-    __ vandn_vv(as_VectorRegister($dst$$reg),\n+    __ vandn_vv(as_VectorRegister($dst_src1$$reg),\n+                as_VectorRegister($dst_src1$$reg),\n@@ -1182,1 +1183,0 @@\n-                as_VectorRegister($src1$$reg),\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"}]}