
*** Running vivado
    with args -log XADCdemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Users/Ben/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 711.203 ; gain = 176.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:23]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_FRAME_WAIT bound to: 1 - type: integer 
	Parameter S_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-5464-Ben-PC/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-5464-Ben-PC/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:113]
INFO: [Synth 8-6157] synthesizing module 'bin2dec' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:19]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_DONE bound to: 1 - type: integer 
	Parameter S_DIVIDE bound to: 2 - type: integer 
	Parameter S_NEXT_DIGIT bound to: 3 - type: integer 
	Parameter S_CONVERT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin2dec' (2#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:19]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:23]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 775.414 ; gain = 240.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 775.414 ; gain = 240.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 775.414 ; gain = 240.723
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [f:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 897.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 897.531 ; gain = 362.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 897.531 ; gain = 362.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.531 ; gain = 362.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 897.531 ; gain = 362.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADCdemo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module bin2dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module segClkDevider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[29]' (FDE) to 'm_b2d/data_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[30]' (FDE) to 'm_b2d/data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[31] )
INFO: [Synth 8-3886] merging instance 'Address_in_reg[1]' (FD) to 'Address_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'Address_in_reg[2]' (FD) to 'Address_in_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Address_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_reg[0] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[27]' (FDE) to 'm_b2d/div_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[28] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[27]' (FDE) to 'm_b2d/data_reg[28]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[31]' (FDE) to 'm_b2d/data_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[28] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[25]' (FDE) to 'm_b2d/div_reg[26]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[28]' (FDE) to 'm_b2d/div_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[26] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[25]' (FDE) to 'm_b2d/data_reg[26]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[28]' (FDE) to 'm_b2d/data_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[26] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[23]' (FDE) to 'm_b2d/div_reg[24]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[26]' (FDE) to 'm_b2d/div_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[24] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[23]' (FDE) to 'm_b2d/data_reg[24]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[26]' (FDE) to 'm_b2d/data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[24] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[21]' (FDE) to 'm_b2d/div_reg[22]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[24]' (FDE) to 'm_b2d/div_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[22] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[21]' (FDE) to 'm_b2d/data_reg[22]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[24]' (FDE) to 'm_b2d/data_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[22] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[19]' (FDE) to 'm_b2d/div_reg[20]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[22]' (FDE) to 'm_b2d/div_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[20] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[19]' (FDE) to 'm_b2d/data_reg[20]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[22]' (FDE) to 'm_b2d/data_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[20] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[17]' (FDE) to 'm_b2d/div_reg[18]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[20]' (FDE) to 'm_b2d/div_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[18] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[17]' (FDE) to 'm_b2d/data_reg[18]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[20]' (FDE) to 'm_b2d/data_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[18] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[15]' (FDE) to 'm_b2d/div_reg[16]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[18]' (FDE) to 'm_b2d/div_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[16] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[15]' (FDE) to 'm_b2d/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[18]' (FDE) to 'm_b2d/data_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[16] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[13]' (FDE) to 'm_b2d/div_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[16]' (FDE) to 'm_b2d/div_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[14] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[13]' (FDE) to 'm_b2d/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[16]' (FDE) to 'm_b2d/data_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[14] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[11]' (FDE) to 'm_b2d/div_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[14]' (FDE) to 'm_b2d/div_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[12] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[11]' (FDE) to 'm_b2d/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[14]' (FDE) to 'm_b2d/data_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[12] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[9]' (FDE) to 'm_b2d/div_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[12]' (FDE) to 'm_b2d/div_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[10] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[12]' (FDE) to 'm_b2d/data_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[10] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[10]' (FDE) to 'm_b2d/div_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 897.531 ; gain = 362.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 915.418 ; gain = 380.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 937.688 ; gain = 402.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 942.375 ; gain = 407.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 942.375 ; gain = 407.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 942.375 ; gain = 407.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    17|
|4     |DSP48E1    |     1|
|5     |LUT1       |     3|
|6     |LUT2       |    17|
|7     |LUT3       |    28|
|8     |LUT4       |    26|
|9     |LUT5       |    41|
|10    |LUT6       |    22|
|11    |FDRE       |   163|
|12    |IBUF       |    13|
|13    |OBUF       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |   386|
|2     |  m_b2d     |bin2dec         |    75|
|3     |  segment1  |DigitToSeg      |   107|
|4     |    XLXI_6  |sevensegdecoder |     7|
|5     |    XLXI_45 |mux4_4bus       |     8|
|6     |    XLXI_47 |segClkDevider   |    82|
|7     |    XLXI_49 |counter3bit     |     6|
|8     |    XLXI_50 |decoder_3_8     |     4|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 942.375 ; gain = 407.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 942.375 ; gain = 285.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 942.375 ; gain = 407.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 942.375 ; gain = 642.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 14:49:48 2019...
