; SMT-LIBv2 description generated by Yosys 0.8+106 (git sha1 245724a, clang 3.4-1ubuntu3 -fPIC -Os)
; yosys-smt2-module andgate
(declare-sort |andgate_s| 0)
(declare-fun |andgate_is| (|andgate_s|) Bool)
; yosys-smt2-input VL_TICK 1
; yosys-smt2-clock VL_TICK posedge
(declare-fun |andgate#0| (|andgate_s|) Bool) ; \VL_TICK
(define-fun |andgate_n VL_TICK| ((state |andgate_s|)) Bool (|andgate#0| state))
; yosys-smt2-input a 1
(declare-fun |andgate#1| (|andgate_s|) Bool) ; \a
(define-fun |andgate_n a| ((state |andgate_s|)) Bool (|andgate#1| state))
; yosys-smt2-input clk 1
(declare-fun |andgate#2| (|andgate_s|) Bool) ; \clk
(define-fun |andgate_n clk| ((state |andgate_s|)) Bool (|andgate#2| state))
; yosys-smt2-output x 1
; yosys-smt2-register x 1
(declare-fun |andgate#3| (|andgate_s|) (_ BitVec 1)) ; \x
(define-fun |andgate_n x| ((state |andgate_s|)) Bool (= ((_ extract 0 0) (|andgate#3| state)) #b1))
(define-fun |andgate#4| ((state |andgate_s|)) Bool (and (or  (= ((_ extract 0 0) (|andgate#3| state)) #b1) false) (or  (|andgate#1| state) false))) ; $logic_and$andgate.vl:19$2_Y
(define-fun |andgate#5| ((state |andgate_s|)) (_ BitVec 1) (ite (|andgate#2| state) (ite (|andgate#4| state) #b1 #b0) (|andgate#3| state))) ; $0\x[0:0]
(define-fun |andgate_a| ((state |andgate_s|)) Bool true)
(define-fun |andgate_u| ((state |andgate_s|)) Bool true)
(define-fun |andgate_i| ((state |andgate_s|)) Bool 
  (= (= ((_ extract 0 0) (|andgate#3| state)) #b1) false) ; x
)
(define-fun |andgate_h| ((state |andgate_s|)) Bool true)
(define-fun |andgate_t| ((state |andgate_s|) (next_state |andgate_s|)) Bool 
  (= (|andgate#5| state) (|andgate#3| next_state)) ; $procdff$7 \x
) ; end of module andgate
; yosys-smt2-topmod andgate
; end of yosys output
