# Verilog
- 학교에서 베릴로그 수업하면서 만든 코드들
- Codes I made during a Verilog class at school

# Tools
- [VIVADO](https://www.xilinx.com/products/design-tools/vivado.html)
- [Quartus](https://www.intel.co.kr/content/www/kr/ko/products/details/fpga/development-tools/quartus-prime.html)
- [Design Compiler](https://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test/dc-ultra.html)

# Hardware
- DE2-115
- ZYNQ 7000
