#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f9b168cea0 .scope module, "main" "main" 2 14;
 .timescale 0 0;
L_0x55f9b16bff10 .functor AND 1, v0x55f9b16b7b40_0, v0x55f9b16bac90_0, C4<1>, C4<1>;
v0x55f9b16bd4c0_0 .net "IMemOut", 31 0, v0x55f9b16b9db0_0;  1 drivers
v0x55f9b16bd580_0 .net "PCEnable", 0 0, v0x55f9b16b81d0_0;  1 drivers
v0x55f9b16bd670_0 .net "PCIn", 31 0, L_0x55f9b16c0520;  1 drivers
v0x55f9b16bd760_0 .net "PCOut", 31 0, v0x55f9b16bc040_0;  1 drivers
v0x55f9b16bd800_0 .net "PCplusFour", 31 0, v0x55f9b1698650_0;  1 drivers
v0x55f9b16bd910_0 .net *"_s16", 3 0, L_0x55f9b16c01a0;  1 drivers
v0x55f9b16bd9f0_0 .net *"_s21", 25 0, L_0x55f9b16c0330;  1 drivers
v0x55f9b16bdad0_0 .net *"_s22", 27 0, L_0x55f9b16c03d0;  1 drivers
L_0x7f63ae1e8018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f9b16bdbb0_0 .net *"_s25", 1 0, L_0x7f63ae1e8018;  1 drivers
v0x55f9b16bdd20_0 .net "aluControl3bit", 2 0, v0x55f9b16b6530_0;  1 drivers
v0x55f9b16bdde0_0 .net "aluOp", 1 0, v0x55f9b16b79e0_0;  1 drivers
v0x55f9b16bdef0_0 .net "aluOut", 31 0, v0x55f9b16bab80_0;  1 drivers
v0x55f9b16bdfb0_0 .net "aluSecondInput", 31 0, L_0x55f9b16bfb80;  1 drivers
v0x55f9b16be0c0_0 .net "aluSrc", 0 0, v0x55f9b16b7aa0_0;  1 drivers
v0x55f9b16be1b0_0 .net "aluZero", 0 0, v0x55f9b16bac90_0;  1 drivers
v0x55f9b16be250_0 .net "branchAndZero", 0 0, L_0x55f9b16bff10;  1 drivers
v0x55f9b16be2f0_0 .net "branchEnable", 0 0, v0x55f9b16b7b40_0;  1 drivers
v0x55f9b16be390_0 .net "branchMuxOut", 31 0, L_0x55f9b16c0030;  1 drivers
v0x55f9b16be480_0 .net "branchaddress", 31 0, v0x55f9b16b75e0_0;  1 drivers
v0x55f9b16be570_0 .net "branchpc", 31 0, L_0x55f9b16bfe70;  1 drivers
v0x55f9b16be660_0 .var "change", 31 0;
v0x55f9b16be720_0 .var "clk", 0 0;
v0x55f9b16be7c0_0 .net "dataMemOut", 31 0, v0x55f9b16b8c50_0;  1 drivers
v0x55f9b16be8b0_0 .net "dataMemReadEnable", 0 0, v0x55f9b16b7eb0_0;  1 drivers
v0x55f9b16be9a0_0 .net "dataMemWriteEnable", 0 0, v0x55f9b16b8030_0;  1 drivers
v0x55f9b16bea90_0 .net "jumpAddress", 31 0, L_0x55f9b16c0240;  1 drivers
v0x55f9b16beb50_0 .net "jumpEnable", 0 0, v0x55f9b16b7df0_0;  1 drivers
v0x55f9b16bec40_0 .net "memToReg", 0 0, v0x55f9b16b7f70_0;  1 drivers
v0x55f9b16bed30_0 .net "readData1", 31 0, v0x55f9b16bc870_0;  1 drivers
v0x55f9b16bee20_0 .net "readData2", 31 0, v0x55f9b16bc940_0;  1 drivers
v0x55f9b16beee0_0 .net "regDst", 0 0, v0x55f9b16b8290_0;  1 drivers
v0x55f9b16befd0_0 .net "regWriteAddress", 4 0, L_0x55f9b16bf5b0;  1 drivers
v0x55f9b16bf0e0_0 .net "regWriteData", 31 0, L_0x55f9b16bfd40;  1 drivers
v0x55f9b16bf400_0 .net "regWriteEnable", 0 0, v0x55f9b16b8350_0;  1 drivers
v0x55f9b16bf4f0_0 .net "signExtendOut", 31 0, v0x55f9b16bd350_0;  1 drivers
L_0x55f9b16bf690 .part v0x55f9b16b9db0_0, 16, 5;
L_0x55f9b16bf7d0 .part v0x55f9b16b9db0_0, 11, 5;
L_0x55f9b16bf8c0 .part v0x55f9b16b9db0_0, 21, 5;
L_0x55f9b16bf960 .part v0x55f9b16b9db0_0, 16, 5;
L_0x55f9b16bfa00 .part v0x55f9b16b9db0_0, 0, 16;
L_0x55f9b16bfaa0 .part v0x55f9b16b9db0_0, 0, 6;
L_0x55f9b16c01a0 .part v0x55f9b1698650_0, 28, 4;
L_0x55f9b16c0240 .concat8 [ 28 4 0 0], L_0x55f9b16c03d0, L_0x55f9b16c01a0;
L_0x55f9b16c0330 .part v0x55f9b16b9db0_0, 0, 26;
L_0x55f9b16c03d0 .concat [ 26 2 0 0], L_0x55f9b16c0330, L_0x7f63ae1e8018;
L_0x55f9b16c05c0 .part v0x55f9b16b9db0_0, 26, 6;
S_0x55f9b1687a80 .scope module, "PCPlusFourAdder" "syncAdder" 2 71, 3 3 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "out"
v0x55f9b1689510_0 .net "A", 31 0, v0x55f9b16bc040_0;  alias, 1 drivers
v0x55f9b168eb50_0 .net "B", 31 0, v0x55f9b16be660_0;  1 drivers
v0x55f9b1690e50_0 .net "clk", 0 0, v0x55f9b16be720_0;  1 drivers
v0x55f9b1698650_0 .var "out", 31 0;
E_0x55f9b165c670 .event posedge, v0x55f9b1690e50_0;
S_0x55f9b16b60d0 .scope module, "aluController" "alucontrol" 2 44, 4 5 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 6 "fn"
    .port_info 2 /OUTPUT 3 "out"
v0x55f9b16b6350_0 .net "aluop", 0 1, v0x55f9b16b79e0_0;  alias, 1 drivers
v0x55f9b16b6450_0 .net "fn", 0 5, L_0x55f9b16bfaa0;  1 drivers
v0x55f9b16b6530_0 .var "out", 0 2;
E_0x55f9b1659810 .event edge, v0x55f9b16b6450_0, v0x55f9b16b6350_0;
S_0x55f9b16b6670 .scope module, "branchAddressAdder" "adder" 2 79, 5 3 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "out"
v0x55f9b16b6890_0 .net "A", 31 0, v0x55f9b16b75e0_0;  alias, 1 drivers
v0x55f9b16b6970_0 .net "B", 31 0, v0x55f9b1698650_0;  alias, 1 drivers
v0x55f9b16b6a30_0 .net "out", 31 0, L_0x55f9b16bfe70;  alias, 1 drivers
L_0x55f9b16bfe70 .arith/sum 32, v0x55f9b16b75e0_0, v0x55f9b1698650_0;
S_0x55f9b16b6b80 .scope module, "branchMux" "mux" 2 86, 6 4 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x55f9b16b6d50 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55f9b16b6e50_0 .net "A", 31 0, v0x55f9b1698650_0;  alias, 1 drivers
v0x55f9b16b6f60_0 .net "B", 31 0, L_0x55f9b16bfe70;  alias, 1 drivers
v0x55f9b16b7020_0 .net "out", 31 0, L_0x55f9b16c0030;  alias, 1 drivers
v0x55f9b16b70f0_0 .net "select", 0 0, L_0x55f9b16bff10;  alias, 1 drivers
L_0x55f9b16c0030 .functor MUXZ 32, v0x55f9b1698650_0, L_0x55f9b16bfe70, L_0x55f9b16bff10, C4<>;
S_0x55f9b16b7260 .scope module, "branchleftshift" "leftshift" 2 75, 7 1 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
v0x55f9b16b74e0_0 .net "in", 31 0, v0x55f9b16bd350_0;  alias, 1 drivers
v0x55f9b16b75e0_0 .var "out", 31 0;
E_0x55f9b16590f0 .event edge, v0x55f9b16b74e0_0;
S_0x55f9b16b76e0 .scope module, "controlUnit" "control" 2 96, 8 15 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "branch"
    .port_info 5 /OUTPUT 1 "memread"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "regwrite"
    .port_info 11 /OUTPUT 1 "pcupdate"
v0x55f9b16b79e0_0 .var "aluop", 1 0;
v0x55f9b16b7aa0_0 .var "alusrc", 0 0;
v0x55f9b16b7b40_0 .var "branch", 0 0;
v0x55f9b16b7c10_0 .net "clk", 0 0, v0x55f9b16be720_0;  alias, 1 drivers
v0x55f9b16b7ce0_0 .var/i "counter", 31 0;
v0x55f9b16b7df0_0 .var "jump", 0 0;
v0x55f9b16b7eb0_0 .var "memread", 0 0;
v0x55f9b16b7f70_0 .var "memtoreg", 0 0;
v0x55f9b16b8030_0 .var "memwrite", 0 0;
v0x55f9b16b80f0_0 .net "opcode", 5 0, L_0x55f9b16c05c0;  1 drivers
v0x55f9b16b81d0_0 .var "pcupdate", 0 0;
v0x55f9b16b8290_0 .var "regdst", 0 0;
v0x55f9b16b8350_0 .var "regwrite", 0 0;
S_0x55f9b16b8590 .scope module, "dataMem" "dataMemory" 2 59, 9 5 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "adr"
    .port_info 2 /INPUT 32 "writeIn"
    .port_info 3 /OUTPUT 32 "readOut"
    .port_info 4 /INPUT 1 "writePin"
    .port_info 5 /INPUT 1 "readPin"
v0x55f9b16b87b0_0 .net "adr", 31 0, v0x55f9b16bab80_0;  alias, 1 drivers
v0x55f9b16b88b0_0 .net "clk", 0 0, v0x55f9b16be720_0;  alias, 1 drivers
v0x55f9b16b89c0_0 .var/i "file", 31 0;
v0x55f9b16b8a60_0 .var/i "i", 31 0;
v0x55f9b16b8b40 .array "memBlock", 7 0, 31 0;
v0x55f9b16b8c50_0 .var "readOut", 31 0;
v0x55f9b16b8d30_0 .net "readPin", 0 0, v0x55f9b16b7eb0_0;  alias, 1 drivers
v0x55f9b16b8dd0_0 .net "writeIn", 31 0, v0x55f9b16bc940_0;  alias, 1 drivers
v0x55f9b16b8e90_0 .net "writePin", 0 0, v0x55f9b16b8030_0;  alias, 1 drivers
S_0x55f9b16b8fd0 .scope module, "dataMemMux" "mux" 2 64, 6 4 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x55f9b16b9150 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55f9b16b92e0_0 .net "A", 31 0, v0x55f9b16bab80_0;  alias, 1 drivers
v0x55f9b16b93f0_0 .net "B", 31 0, v0x55f9b16b8c50_0;  alias, 1 drivers
v0x55f9b16b94c0_0 .net "out", 31 0, L_0x55f9b16bfd40;  alias, 1 drivers
v0x55f9b16b9590_0 .net "select", 0 0, v0x55f9b16b7f70_0;  alias, 1 drivers
L_0x55f9b16bfd40 .functor MUXZ 32, v0x55f9b16bab80_0, v0x55f9b16b8c50_0, v0x55f9b16b7f70_0, C4<>;
S_0x55f9b16b96f0 .scope module, "instructionMemory" "InstMem" 2 25, 10 10 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
P_0x55f9b16b98c0 .param/l "BASE_ADDR" 0 10 10, C4<0000000000000000000000000000000>;
P_0x55f9b16b9900 .param/l "MEM_SIZE" 0 10 10, +C4<00000000000000000000000000010001>;
v0x55f9b16b9b10 .array "InstructionMemory", 17 0, 31 0;
v0x55f9b16b9bf0_0 .net "address", 31 0, v0x55f9b16bc040_0;  alias, 1 drivers
v0x55f9b16b9ce0_0 .net "clk", 0 0, v0x55f9b16be720_0;  alias, 1 drivers
v0x55f9b16b9db0_0 .var "instruction", 31 0;
E_0x55f9b1659590 .event edge, v0x55f9b1689510_0;
S_0x55f9b16b9ed0 .scope module, "jumpMux" "mux" 2 93, 6 4 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x55f9b16ba0a0 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55f9b16ba1a0_0 .net "A", 31 0, L_0x55f9b16c0030;  alias, 1 drivers
v0x55f9b16ba290_0 .net "B", 31 0, L_0x55f9b16c0240;  alias, 1 drivers
v0x55f9b16ba350_0 .net "out", 31 0, L_0x55f9b16c0520;  alias, 1 drivers
v0x55f9b16ba440_0 .net "select", 0 0, v0x55f9b16b7df0_0;  alias, 1 drivers
L_0x55f9b16c0520 .functor MUXZ 32, L_0x55f9b16c0030, L_0x55f9b16c0240, v0x55f9b16b7df0_0, C4<>;
S_0x55f9b16ba5a0 .scope module, "mainALU" "alu" 2 54, 11 7 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "control"
    .port_info 4 /OUTPUT 32 "out"
    .port_info 5 /OUTPUT 1 "zero"
v0x55f9b16ba850_0 .net "clk", 0 0, v0x55f9b16be720_0;  alias, 1 drivers
v0x55f9b16ba910_0 .net "control", 0 2, v0x55f9b16b6530_0;  alias, 1 drivers
v0x55f9b16ba9d0_0 .net "in1", 0 31, v0x55f9b16bc870_0;  alias, 1 drivers
v0x55f9b16baaa0_0 .net "in2", 0 31, L_0x55f9b16bfb80;  alias, 1 drivers
v0x55f9b16bab80_0 .var "out", 0 31;
v0x55f9b16bac90_0 .var "zero", 0 0;
S_0x55f9b16bae50 .scope module, "postRegisterMux" "mux" 2 49, 6 4 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x55f9b16bb020 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55f9b16bb1c0_0 .net "A", 31 0, v0x55f9b16bc940_0;  alias, 1 drivers
v0x55f9b16bb2d0_0 .net "B", 31 0, v0x55f9b16bd350_0;  alias, 1 drivers
v0x55f9b16bb3a0_0 .net "out", 31 0, L_0x55f9b16bfb80;  alias, 1 drivers
v0x55f9b16bb4a0_0 .net "select", 0 0, v0x55f9b16b7aa0_0;  alias, 1 drivers
L_0x55f9b16bfb80 .functor MUXZ 32, v0x55f9b16bc940_0, v0x55f9b16bd350_0, v0x55f9b16b7aa0_0, C4<>;
S_0x55f9b16bb5c0 .scope module, "preRegisterMux" "mux" 2 34, 6 4 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A"
    .port_info 1 /INPUT 5 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
P_0x55f9b16bb790 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000000101>;
v0x55f9b16bb8d0_0 .net "A", 4 0, L_0x55f9b16bf690;  1 drivers
v0x55f9b16bb9d0_0 .net "B", 4 0, L_0x55f9b16bf7d0;  1 drivers
v0x55f9b16bbab0_0 .net "out", 4 0, L_0x55f9b16bf5b0;  alias, 1 drivers
v0x55f9b16bbba0_0 .net "select", 0 0, v0x55f9b16b8290_0;  alias, 1 drivers
L_0x55f9b16bf5b0 .functor MUXZ 5, L_0x55f9b16bf690, L_0x55f9b16bf7d0, v0x55f9b16b8290_0, C4<>;
S_0x55f9b16bbd00 .scope module, "programCounter" "PC" 2 22, 12 8 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "memLoc"
    .port_info 2 /INPUT 1 "outputEnable"
    .port_info 3 /OUTPUT 32 "currentPointer"
v0x55f9b16bbf80_0 .net "clk", 0 0, v0x55f9b16be720_0;  alias, 1 drivers
v0x55f9b16bc040_0 .var "currentPointer", 31 0;
v0x55f9b16bc150_0 .net "memLoc", 31 0, L_0x55f9b16c0520;  alias, 1 drivers
v0x55f9b16bc220_0 .net "outputEnable", 0 0, v0x55f9b16b81d0_0;  alias, 1 drivers
E_0x55f9b16ba770 .event posedge, v0x55f9b16b81d0_0;
S_0x55f9b16bc360 .scope module, "registerFile" "Registers" 2 35, 13 6 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData1"
    .port_info 1 /OUTPUT 32 "readData2"
    .port_info 2 /INPUT 5 "readRegister1"
    .port_info 3 /INPUT 5 "readRegister2"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /INPUT 5 "writeRegister"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "clk"
v0x55f9b16bc6d0_0 .net "clk", 0 0, v0x55f9b16be720_0;  alias, 1 drivers
v0x55f9b16bc790_0 .var/i "i", 31 0;
v0x55f9b16bc870_0 .var "readData1", 31 0;
v0x55f9b16bc940_0 .var "readData2", 31 0;
v0x55f9b16bca30_0 .net "readRegister1", 4 0, L_0x55f9b16bf8c0;  1 drivers
v0x55f9b16bcb60_0 .net "readRegister2", 4 0, L_0x55f9b16bf960;  1 drivers
v0x55f9b16bcc40_0 .net "regWrite", 0 0, v0x55f9b16b8350_0;  alias, 1 drivers
v0x55f9b16bcce0 .array "registers", 0 31, 31 0;
v0x55f9b16bcd80_0 .net "writeData", 31 0, L_0x55f9b16bfd40;  alias, 1 drivers
v0x55f9b16bce40_0 .net "writeRegister", 4 0, L_0x55f9b16bf5b0;  alias, 1 drivers
E_0x55f9b16bc650 .event negedge, v0x55f9b1690e50_0;
S_0x55f9b16bcff0 .scope module, "signExtend" "Sign_extend" 2 39, 14 6 0, S_0x55f9b168cea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0x55f9b16bd250_0 .net "in", 15 0, L_0x55f9b16bfa00;  1 drivers
v0x55f9b16bd350_0 .var "out", 31 0;
E_0x55f9b16bd1d0 .event edge, v0x55f9b16bd250_0;
    .scope S_0x55f9b16bbd00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9b16bc040_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55f9b16bbd00;
T_1 ;
    %wait E_0x55f9b16ba770;
    %load/vec4 v0x55f9b16bc220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55f9b16bc150_0;
    %store/vec4 v0x55f9b16bc040_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f9b16b96f0;
T_2 ;
    %vpi_call 10 17 "$readmemb", "./fact.dat", v0x55f9b16b9b10 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f9b16b96f0;
T_3 ;
    %wait E_0x55f9b1659590;
    %load/vec4 v0x55f9b16b9bf0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55f9b16b9b10, 4;
    %store/vec4 v0x55f9b16b9db0_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x55f9b16b9bf0_0;
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %vpi_call 10 21 "$finish" {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f9b16bc360;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9b16bc790_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55f9b16bc790_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f9b16bc790_0;
    %store/vec4a v0x55f9b16bcce0, 4, 0;
    %load/vec4 v0x55f9b16bc790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f9b16bc790_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x55f9b16bc360;
T_5 ;
    %wait E_0x55f9b165c670;
    %vpi_call 13 23 "$display", "%d %d %d %d", &A<v0x55f9b16bcce0, 1>, &A<v0x55f9b16bcce0, 2>, &A<v0x55f9b16bcce0, 8>, &A<v0x55f9b16bcce0, 9> {0 0 0};
    %load/vec4 v0x55f9b16bca30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f9b16bcce0, 4;
    %assign/vec4 v0x55f9b16bc870_0, 0;
    %load/vec4 v0x55f9b16bcb60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f9b16bcce0, 4;
    %assign/vec4 v0x55f9b16bc940_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f9b16bc360;
T_6 ;
    %wait E_0x55f9b16bc650;
    %load/vec4 v0x55f9b16bcc40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55f9b16bcd80_0;
    %load/vec4 v0x55f9b16bce40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55f9b16bcce0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f9b16bcff0;
T_7 ;
    %wait E_0x55f9b16bd1d0;
    %load/vec4 v0x55f9b16bd250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f9b16bd350_0, 4, 16;
    %load/vec4 v0x55f9b16bd250_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f9b16bd350_0, 4, 16;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f9b16bd350_0, 4, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f9b16b60d0;
T_8 ;
    %wait E_0x55f9b1659810;
    %load/vec4 v0x55f9b16b6350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f9b16b6350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55f9b16b6350_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55f9b16b6450_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55f9b16b6450_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x55f9b16b6450_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x55f9b16b6450_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x55f9b16b6450_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
T_8.14 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55f9b16b6530_0, 0, 3;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f9b16ba5a0;
T_9 ;
    %wait E_0x55f9b165c670;
    %load/vec4 v0x55f9b16ba910_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55f9b16ba9d0_0;
    %load/vec4 v0x55f9b16baaa0_0;
    %and;
    %store/vec4 v0x55f9b16bab80_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f9b16ba910_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x55f9b16ba9d0_0;
    %load/vec4 v0x55f9b16baaa0_0;
    %or;
    %store/vec4 v0x55f9b16bab80_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55f9b16ba910_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x55f9b16ba9d0_0;
    %load/vec4 v0x55f9b16baaa0_0;
    %add;
    %store/vec4 v0x55f9b16bab80_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55f9b16ba910_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x55f9b16ba9d0_0;
    %load/vec4 v0x55f9b16baaa0_0;
    %sub;
    %store/vec4 v0x55f9b16bab80_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55f9b16ba910_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x55f9b16ba9d0_0;
    %load/vec4 v0x55f9b16baaa0_0;
    %cmp/u;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f9b16bab80_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9b16bab80_0, 0, 32;
T_9.11 ;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x55f9b16bab80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16bac90_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16bac90_0, 0, 1;
T_9.13 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f9b16b8590;
T_10 ;
    %vpi_call 9 19 "$readmemb", "dataMem.dat", v0x55f9b16b8b40 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55f9b16b8590;
T_11 ;
    %wait E_0x55f9b165c670;
    %load/vec4 v0x55f9b16b8e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55f9b16b8dd0_0;
    %ix/getv 4, v0x55f9b16b87b0_0;
    %store/vec4a v0x55f9b16b8b40, 4, 0;
    %vpi_func 9 27 "$fopen" 32, "dataMem.dat", "w" {0 0 0};
    %store/vec4 v0x55f9b16b89c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9b16b8a60_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55f9b16b8a60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 9 29 "$fdisplay", v0x55f9b16b89c0_0, "%b", &A<v0x55f9b16b8b40, v0x55f9b16b8a60_0 > {0 0 0};
    %load/vec4 v0x55f9b16b8a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f9b16b8a60_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 9 30 "$fclose", v0x55f9b16b89c0_0 {0 0 0};
T_11.0 ;
    %load/vec4 v0x55f9b16b8d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %ix/getv 4, v0x55f9b16b87b0_0;
    %load/vec4a v0x55f9b16b8b40, 4;
    %store/vec4 v0x55f9b16b8c50_0, 0, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f9b1687a80;
T_12 ;
    %wait E_0x55f9b165c670;
    %load/vec4 v0x55f9b1689510_0;
    %load/vec4 v0x55f9b168eb50_0;
    %add;
    %store/vec4 v0x55f9b1698650_0, 0, 32;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f9b16b7260;
T_13 ;
    %wait E_0x55f9b16590f0;
    %load/vec4 v0x55f9b16b74e0_0;
    %store/vec4 v0x55f9b16b75e0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f9b16b76e0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f9b16b7ce0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b81d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7b40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f9b16b79e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8290_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x55f9b16b76e0;
T_15 ;
    %wait E_0x55f9b165c670;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b81d0_0, 0, 1;
    %load/vec4 v0x55f9b16b7ce0_0;
    %addi 1, 0, 32;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %store/vec4 v0x55f9b16b7ce0_0, 0, 32;
    %load/vec4 v0x55f9b16b7ce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b81d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f9b16b79e0_0, 0, 2;
    %load/vec4 v0x55f9b16b80f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f9b16b79e0_0, 0, 2;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b7aa0_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b7aa0_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f9b16b79e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b7aa0_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b7b40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f9b16b79e0_0, 0, 2;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b7df0_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %vpi_call 8 64 "$finish" {0 0 0};
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f9b16b7ce0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8030_0, 0, 1;
    %load/vec4 v0x55f9b16b80f0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b7eb0_0, 0, 1;
    %jmp T_15.14;
T_15.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b8030_0, 0, 1;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x55f9b16b7ce0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8290_0, 0, 1;
    %load/vec4 v0x55f9b16b80f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b8350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b8290_0, 0, 1;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b8350_0, 0, 1;
    %jmp T_15.20;
T_15.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b8350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b7f70_0, 0, 1;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x55f9b16b7ce0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b16b81d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7b40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f9b16b79e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16b8290_0, 0, 1;
T_15.21 ;
T_15.16 ;
T_15.11 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f9b168cea0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b16be720_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55f9b168cea0;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x55f9b16be720_0;
    %inv;
    %store/vec4 v0x55f9b16be720_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f9b168cea0;
T_18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f9b16be660_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x55f9b168cea0;
T_19 ;
    %vpi_call 2 99 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f9b168cea0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "main.v";
    "./syncAdder.v";
    "./alucontrol.v";
    "./adder.v";
    "./mux.v";
    "./leftshift.v";
    "./control.v";
    "./dataMem.v";
    "./InstMem.v";
    "./alu.v";
    "./PC.v";
    "./registers.v";
    "./Sign_extend.v";
