<stg><name>hyperspectral_hw_wrapped</name>


<trans_list>

<trans id="871" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
entry:0 %active_idx_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="active_idx_2_loc"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %min_pixel_index_j_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="min_pixel_index_j_loc"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %min_pixel_index_i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="min_pixel_index_i_loc"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %min_distance_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="min_distance_loc"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %pixels = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %pixels_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %pixels_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %pixels_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:26 %pixels_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %pixels_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_5"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %pixels_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_6"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %pixels_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_7"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %pixels_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_8"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %pixels_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_9"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %pixels_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_10"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %pixels_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_11"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %pixels_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_12"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %pixels_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_13"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %pixels_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_14"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %pixels_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_15"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %pixels_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_16"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %pixels_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_17"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %pixels_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_18"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %pixels_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_19"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %pixels_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_20"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %pixels_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_21"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %pixels_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_22"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %pixels_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_23"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:46 %pixels_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_24"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %pixels_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_25"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %pixels_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_26"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:49 %pixels_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_27"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
entry:50 %pixels_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_28"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:51 %pixels_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_29"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
entry:52 %pixels_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_30"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
entry:53 %pixels_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_31"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
entry:54 %pixels_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_32"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:55 %pixels_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_33"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
entry:56 %pixels_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_34"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
entry:57 %pixels_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_35"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
entry:58 %pixels_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_36"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
entry:59 %pixels_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_37"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
entry:60 %pixels_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_38"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
entry:61 %pixels_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_39"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
entry:62 %pixels_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_40"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
entry:63 %pixels_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_41"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
entry:64 %pixels_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_42"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
entry:65 %pixels_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_43"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
entry:66 %pixels_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_44"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
entry:67 %pixels_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_45"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
entry:68 %pixels_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_46"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
entry:69 %pixels_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_47"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
entry:70 %pixels_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_48"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
entry:71 %pixels_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_49"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
entry:72 %pixels_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_50"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
entry:73 %pixels_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_51"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
entry:74 %pixels_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_52"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
entry:75 %pixels_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_53"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
entry:76 %pixels_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_54"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
entry:77 %pixels_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_55"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
entry:78 %pixels_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_56"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
entry:79 %pixels_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_57"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
entry:80 %pixels_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_58"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
entry:81 %pixels_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_59"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
entry:82 %pixels_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_60"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
entry:83 %pixels_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_61"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
entry:84 %pixels_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_62"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
entry:85 %pixels_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_63"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
entry:86 %pixels_64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_64"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
entry:87 %pixels_65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_65"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
entry:88 %pixels_66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_66"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
entry:89 %pixels_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_67"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
entry:90 %pixels_68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_68"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
entry:91 %pixels_69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_69"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
entry:92 %pixels_70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_70"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
entry:93 %pixels_71 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_71"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
entry:94 %pixels_72 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_72"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="64">
<![CDATA[
entry:95 %pixels_73 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_73"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
entry:96 %pixels_74 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_74"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
entry:97 %pixels_75 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_75"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
entry:98 %pixels_76 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_76"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
entry:99 %pixels_77 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_77"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
entry:100 %pixels_78 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_78"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
entry:101 %pixels_79 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_79"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
entry:102 %pixels_80 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_80"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
entry:103 %pixels_81 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_81"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
entry:104 %pixels_82 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_82"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
entry:105 %pixels_83 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_83"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
entry:106 %pixels_84 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_84"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
entry:107 %pixels_85 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_85"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
entry:108 %pixels_86 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_86"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="64">
<![CDATA[
entry:109 %pixels_87 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_87"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
entry:110 %pixels_88 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_88"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
entry:111 %pixels_89 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_89"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
entry:112 %pixels_90 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_90"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
entry:113 %pixels_91 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_91"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
entry:114 %pixels_92 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_92"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="64">
<![CDATA[
entry:115 %pixels_93 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_93"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
entry:116 %pixels_94 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_94"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
entry:117 %pixels_95 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_95"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="64">
<![CDATA[
entry:118 %pixels_96 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_96"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
entry:119 %pixels_97 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_97"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
entry:120 %pixels_98 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_98"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="64">
<![CDATA[
entry:121 %pixels_99 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_99"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
entry:122 %pixels_100 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_100"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
entry:123 %pixels_101 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_101"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
entry:124 %pixels_102 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_102"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
entry:125 %pixels_103 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_103"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
entry:126 %pixels_104 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_104"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="64">
<![CDATA[
entry:127 %pixels_105 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_105"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
entry:128 %pixels_106 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_106"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
entry:129 %pixels_107 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_107"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
entry:130 %pixels_108 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_108"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
entry:131 %pixels_109 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_109"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
entry:132 %pixels_110 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_110"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
entry:133 %pixels_111 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_111"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
entry:134 %pixels_112 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_112"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
entry:135 %pixels_113 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_113"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="64">
<![CDATA[
entry:136 %pixels_114 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_114"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
entry:137 %pixels_115 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_115"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
entry:138 %pixels_116 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_116"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="64">
<![CDATA[
entry:139 %pixels_117 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_117"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
entry:140 %pixels_118 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_118"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
entry:141 %pixels_119 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_119"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="64">
<![CDATA[
entry:142 %pixels_120 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_120"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="64">
<![CDATA[
entry:143 %pixels_121 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_121"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
entry:144 %pixels_122 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_122"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="64">
<![CDATA[
entry:145 %pixels_123 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_123"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
entry:146 %pixels_124 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_124"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
entry:147 %pixels_125 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_125"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="64">
<![CDATA[
entry:148 %pixels_126 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_126"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
entry:149 %pixels_127 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_127"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
entry:150 %pixels_128 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_128"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="64">
<![CDATA[
entry:151 %pixels_129 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_129"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
entry:152 %pixels_130 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_130"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
entry:153 %pixels_131 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_131"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
entry:154 %pixels_132 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_132"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
entry:155 %pixels_133 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_133"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
entry:156 %pixels_134 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_134"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="64">
<![CDATA[
entry:157 %pixels_135 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_135"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
entry:158 %pixels_136 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_136"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
entry:159 %pixels_137 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_137"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="64">
<![CDATA[
entry:160 %pixels_138 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_138"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
entry:161 %pixels_139 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_139"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
entry:162 %pixels_140 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_140"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="64">
<![CDATA[
entry:163 %pixels_141 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_141"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
entry:164 %pixels_142 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_142"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
entry:165 %pixels_143 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_143"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="64">
<![CDATA[
entry:166 %pixels_144 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_144"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
entry:167 %pixels_145 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_145"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
entry:168 %pixels_146 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_146"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="64">
<![CDATA[
entry:169 %pixels_147 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_147"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
entry:170 %pixels_148 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_148"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
entry:171 %pixels_149 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_149"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
entry:172 %pixels_150 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_150"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
entry:173 %pixels_151 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_151"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
entry:174 %pixels_152 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_152"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
entry:175 %pixels_153 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_153"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="64">
<![CDATA[
entry:176 %pixels_154 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_154"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="64">
<![CDATA[
entry:177 %pixels_155 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_155"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="64">
<![CDATA[
entry:178 %pixels_156 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_156"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
entry:179 %pixels_157 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_157"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
entry:180 %pixels_158 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_158"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="64">
<![CDATA[
entry:181 %pixels_159 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_159"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
entry:182 %pixels_160 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_160"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
entry:183 %pixels_161 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_161"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="64">
<![CDATA[
entry:184 %pixels_162 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_162"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="64">
<![CDATA[
entry:185 %pixels_163 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_163"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
entry:186 %pixels_164 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_164"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="64">
<![CDATA[
entry:187 %pixels_165 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_165"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
entry:188 %pixels_166 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_166"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
entry:189 %pixels_167 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_167"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="64">
<![CDATA[
entry:190 %pixels_168 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_168"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
entry:191 %pixels_169 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_169"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
entry:192 %pixels_170 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_170"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="64">
<![CDATA[
entry:193 %pixels_171 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_171"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
entry:194 %pixels_172 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_172"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="64">
<![CDATA[
entry:195 %pixels_173 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_173"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="64">
<![CDATA[
entry:196 %pixels_174 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_174"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="64">
<![CDATA[
entry:197 %pixels_175 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_175"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
entry:198 %pixels_176 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_176"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="64">
<![CDATA[
entry:199 %pixels_177 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_177"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="64">
<![CDATA[
entry:200 %pixels_178 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_178"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="64">
<![CDATA[
entry:201 %pixels_179 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_179"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="64">
<![CDATA[
entry:202 %ref_pixel_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="ref_pixel_V"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
entry:203 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="289" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="16" op_9_bw="0">
<![CDATA[
entry:204 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, i16 %ref_pixel_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="290" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="16" op_9_bw="0">
<![CDATA[
entry:204 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, i16 %ref_pixel_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:205 %empty_104 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %ref_pixel_V_addr = getelementptr i16 %ref_pixel_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:207 %ref_pixel_V_load = load i8 %ref_pixel_V_addr

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %ref_pixel_V_addr_2 = getelementptr i16 %ref_pixel_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:209 %ref_pixel_V_load_1 = load i8 %ref_pixel_V_addr_2

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:207 %ref_pixel_V_load = load i8 %ref_pixel_V_addr

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:209 %ref_pixel_V_load_1 = load i8 %ref_pixel_V_addr_2

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_1"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %ref_pixel_V_addr_3 = getelementptr i16 %ref_pixel_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_3"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:211 %ref_pixel_V_load_2 = load i8 %ref_pixel_V_addr_3

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_2"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %ref_pixel_V_addr_4 = getelementptr i16 %ref_pixel_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_4"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:213 %ref_pixel_V_load_3 = load i8 %ref_pixel_V_addr_4

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_3"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:566 %empty_105 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="303" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:211 %ref_pixel_V_load_2 = load i8 %ref_pixel_V_addr_3

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_2"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:213 %ref_pixel_V_load_3 = load i8 %ref_pixel_V_addr_4

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_3"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %ref_pixel_V_addr_5 = getelementptr i16 %ref_pixel_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:215 %ref_pixel_V_load_4 = load i8 %ref_pixel_V_addr_5

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_4"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %ref_pixel_V_addr_6 = getelementptr i16 %ref_pixel_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:217 %ref_pixel_V_load_5 = load i8 %ref_pixel_V_addr_6

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:215 %ref_pixel_V_load_4 = load i8 %ref_pixel_V_addr_5

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_4"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:217 %ref_pixel_V_load_5 = load i8 %ref_pixel_V_addr_6

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_5"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %ref_pixel_V_addr_7 = getelementptr i16 %ref_pixel_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_7"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:219 %ref_pixel_V_load_6 = load i8 %ref_pixel_V_addr_7

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_6"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %ref_pixel_V_addr_8 = getelementptr i16 %ref_pixel_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_8"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:221 %ref_pixel_V_load_7 = load i8 %ref_pixel_V_addr_8

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="315" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:219 %ref_pixel_V_load_6 = load i8 %ref_pixel_V_addr_7

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_6"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:221 %ref_pixel_V_load_7 = load i8 %ref_pixel_V_addr_8

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_7"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:222 %ref_pixel_V_addr_9 = getelementptr i16 %ref_pixel_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_9"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:223 %ref_pixel_V_load_8 = load i8 %ref_pixel_V_addr_9

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_8"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %ref_pixel_V_addr_10 = getelementptr i16 %ref_pixel_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_10"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:225 %ref_pixel_V_load_9 = load i8 %ref_pixel_V_addr_10

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="321" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:223 %ref_pixel_V_load_8 = load i8 %ref_pixel_V_addr_9

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_8"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:225 %ref_pixel_V_load_9 = load i8 %ref_pixel_V_addr_10

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_9"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %ref_pixel_V_addr_11 = getelementptr i16 %ref_pixel_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_11"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:227 %ref_pixel_V_load_10 = load i8 %ref_pixel_V_addr_11

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_10"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %ref_pixel_V_addr_12 = getelementptr i16 %ref_pixel_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_12"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:229 %ref_pixel_V_load_11 = load i8 %ref_pixel_V_addr_12

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="327" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:227 %ref_pixel_V_load_10 = load i8 %ref_pixel_V_addr_11

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_10"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:229 %ref_pixel_V_load_11 = load i8 %ref_pixel_V_addr_12

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_11"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:230 %ref_pixel_V_addr_13 = getelementptr i16 %ref_pixel_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_13"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:231 %ref_pixel_V_load_12 = load i8 %ref_pixel_V_addr_13

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_12"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:232 %ref_pixel_V_addr_14 = getelementptr i16 %ref_pixel_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_14"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:233 %ref_pixel_V_load_13 = load i8 %ref_pixel_V_addr_14

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="333" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:231 %ref_pixel_V_load_12 = load i8 %ref_pixel_V_addr_13

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_12"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:233 %ref_pixel_V_load_13 = load i8 %ref_pixel_V_addr_14

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_13"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %ref_pixel_V_addr_15 = getelementptr i16 %ref_pixel_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_15"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:235 %ref_pixel_V_load_14 = load i8 %ref_pixel_V_addr_15

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_14"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %ref_pixel_V_addr_16 = getelementptr i16 %ref_pixel_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_16"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:237 %ref_pixel_V_load_15 = load i8 %ref_pixel_V_addr_16

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="339" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:235 %ref_pixel_V_load_14 = load i8 %ref_pixel_V_addr_15

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_14"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:237 %ref_pixel_V_load_15 = load i8 %ref_pixel_V_addr_16

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_15"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %ref_pixel_V_addr_17 = getelementptr i16 %ref_pixel_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_17"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:239 %ref_pixel_V_load_16 = load i8 %ref_pixel_V_addr_17

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_16"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:240 %ref_pixel_V_addr_18 = getelementptr i16 %ref_pixel_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_18"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:241 %ref_pixel_V_load_17 = load i8 %ref_pixel_V_addr_18

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="345" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:239 %ref_pixel_V_load_16 = load i8 %ref_pixel_V_addr_17

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_16"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:241 %ref_pixel_V_load_17 = load i8 %ref_pixel_V_addr_18

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_17"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %ref_pixel_V_addr_19 = getelementptr i16 %ref_pixel_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_19"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:243 %ref_pixel_V_load_18 = load i8 %ref_pixel_V_addr_19

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_18"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:244 %ref_pixel_V_addr_20 = getelementptr i16 %ref_pixel_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_20"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:245 %ref_pixel_V_load_19 = load i8 %ref_pixel_V_addr_20

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="351" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:243 %ref_pixel_V_load_18 = load i8 %ref_pixel_V_addr_19

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_18"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:245 %ref_pixel_V_load_19 = load i8 %ref_pixel_V_addr_20

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_19"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %ref_pixel_V_addr_21 = getelementptr i16 %ref_pixel_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_21"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:247 %ref_pixel_V_load_20 = load i8 %ref_pixel_V_addr_21

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_20"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %ref_pixel_V_addr_22 = getelementptr i16 %ref_pixel_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_22"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:249 %ref_pixel_V_load_21 = load i8 %ref_pixel_V_addr_22

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="357" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:247 %ref_pixel_V_load_20 = load i8 %ref_pixel_V_addr_21

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_20"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:249 %ref_pixel_V_load_21 = load i8 %ref_pixel_V_addr_22

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_21"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:250 %ref_pixel_V_addr_23 = getelementptr i16 %ref_pixel_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_23"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:251 %ref_pixel_V_load_22 = load i8 %ref_pixel_V_addr_23

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_22"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:252 %ref_pixel_V_addr_24 = getelementptr i16 %ref_pixel_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_24"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:253 %ref_pixel_V_load_23 = load i8 %ref_pixel_V_addr_24

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="363" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:251 %ref_pixel_V_load_22 = load i8 %ref_pixel_V_addr_23

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_22"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:253 %ref_pixel_V_load_23 = load i8 %ref_pixel_V_addr_24

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_23"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %ref_pixel_V_addr_25 = getelementptr i16 %ref_pixel_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_25"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:255 %ref_pixel_V_load_24 = load i8 %ref_pixel_V_addr_25

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_24"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %ref_pixel_V_addr_26 = getelementptr i16 %ref_pixel_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_26"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:257 %ref_pixel_V_load_25 = load i8 %ref_pixel_V_addr_26

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_25"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="369" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:255 %ref_pixel_V_load_24 = load i8 %ref_pixel_V_addr_25

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_24"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:257 %ref_pixel_V_load_25 = load i8 %ref_pixel_V_addr_26

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_25"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:258 %ref_pixel_V_addr_27 = getelementptr i16 %ref_pixel_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_27"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:259 %ref_pixel_V_load_26 = load i8 %ref_pixel_V_addr_27

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_26"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:260 %ref_pixel_V_addr_28 = getelementptr i16 %ref_pixel_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_28"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:261 %ref_pixel_V_load_27 = load i8 %ref_pixel_V_addr_28

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_27"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="375" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:259 %ref_pixel_V_load_26 = load i8 %ref_pixel_V_addr_27

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_26"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:261 %ref_pixel_V_load_27 = load i8 %ref_pixel_V_addr_28

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_27"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:262 %ref_pixel_V_addr_29 = getelementptr i16 %ref_pixel_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_29"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:263 %ref_pixel_V_load_28 = load i8 %ref_pixel_V_addr_29

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_28"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:264 %ref_pixel_V_addr_30 = getelementptr i16 %ref_pixel_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_30"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:265 %ref_pixel_V_load_29 = load i8 %ref_pixel_V_addr_30

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="381" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:263 %ref_pixel_V_load_28 = load i8 %ref_pixel_V_addr_29

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_28"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:265 %ref_pixel_V_load_29 = load i8 %ref_pixel_V_addr_30

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_29"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %ref_pixel_V_addr_31 = getelementptr i16 %ref_pixel_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_31"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:267 %ref_pixel_V_load_30 = load i8 %ref_pixel_V_addr_31

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_30"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:268 %ref_pixel_V_addr_32 = getelementptr i16 %ref_pixel_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_32"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:269 %ref_pixel_V_load_31 = load i8 %ref_pixel_V_addr_32

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_31"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="387" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:267 %ref_pixel_V_load_30 = load i8 %ref_pixel_V_addr_31

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_30"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:269 %ref_pixel_V_load_31 = load i8 %ref_pixel_V_addr_32

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_31"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:270 %ref_pixel_V_addr_33 = getelementptr i16 %ref_pixel_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_33"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:271 %ref_pixel_V_load_32 = load i8 %ref_pixel_V_addr_33

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_32"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:272 %ref_pixel_V_addr_34 = getelementptr i16 %ref_pixel_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_34"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:273 %ref_pixel_V_load_33 = load i8 %ref_pixel_V_addr_34

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_33"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="393" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:271 %ref_pixel_V_load_32 = load i8 %ref_pixel_V_addr_33

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_32"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:273 %ref_pixel_V_load_33 = load i8 %ref_pixel_V_addr_34

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_33"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:274 %ref_pixel_V_addr_35 = getelementptr i16 %ref_pixel_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_35"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:275 %ref_pixel_V_load_34 = load i8 %ref_pixel_V_addr_35

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_34"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %ref_pixel_V_addr_36 = getelementptr i16 %ref_pixel_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_36"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:277 %ref_pixel_V_load_35 = load i8 %ref_pixel_V_addr_36

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_35"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="399" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:275 %ref_pixel_V_load_34 = load i8 %ref_pixel_V_addr_35

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_34"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:277 %ref_pixel_V_load_35 = load i8 %ref_pixel_V_addr_36

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_35"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %ref_pixel_V_addr_37 = getelementptr i16 %ref_pixel_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_37"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:279 %ref_pixel_V_load_36 = load i8 %ref_pixel_V_addr_37

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_36"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:280 %ref_pixel_V_addr_38 = getelementptr i16 %ref_pixel_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_38"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:281 %ref_pixel_V_load_37 = load i8 %ref_pixel_V_addr_38

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_37"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="405" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:279 %ref_pixel_V_load_36 = load i8 %ref_pixel_V_addr_37

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_36"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:281 %ref_pixel_V_load_37 = load i8 %ref_pixel_V_addr_38

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_37"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:282 %ref_pixel_V_addr_39 = getelementptr i16 %ref_pixel_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_39"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:283 %ref_pixel_V_load_38 = load i8 %ref_pixel_V_addr_39

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_38"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %ref_pixel_V_addr_40 = getelementptr i16 %ref_pixel_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_40"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:285 %ref_pixel_V_load_39 = load i8 %ref_pixel_V_addr_40

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_39"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="411" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:283 %ref_pixel_V_load_38 = load i8 %ref_pixel_V_addr_39

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_38"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:285 %ref_pixel_V_load_39 = load i8 %ref_pixel_V_addr_40

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_39"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:286 %ref_pixel_V_addr_41 = getelementptr i16 %ref_pixel_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_41"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:287 %ref_pixel_V_load_40 = load i8 %ref_pixel_V_addr_41

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_40"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:288 %ref_pixel_V_addr_42 = getelementptr i16 %ref_pixel_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_42"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:289 %ref_pixel_V_load_41 = load i8 %ref_pixel_V_addr_42

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_41"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="417" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:287 %ref_pixel_V_load_40 = load i8 %ref_pixel_V_addr_41

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_40"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:289 %ref_pixel_V_load_41 = load i8 %ref_pixel_V_addr_42

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_41"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %ref_pixel_V_addr_43 = getelementptr i16 %ref_pixel_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_43"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:291 %ref_pixel_V_load_42 = load i8 %ref_pixel_V_addr_43

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_42"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:292 %ref_pixel_V_addr_44 = getelementptr i16 %ref_pixel_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_44"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:293 %ref_pixel_V_load_43 = load i8 %ref_pixel_V_addr_44

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_43"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="423" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:291 %ref_pixel_V_load_42 = load i8 %ref_pixel_V_addr_43

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_42"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:293 %ref_pixel_V_load_43 = load i8 %ref_pixel_V_addr_44

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_43"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:294 %ref_pixel_V_addr_45 = getelementptr i16 %ref_pixel_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_45"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:295 %ref_pixel_V_load_44 = load i8 %ref_pixel_V_addr_45

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_44"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %ref_pixel_V_addr_46 = getelementptr i16 %ref_pixel_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_46"/></StgValue>
</operation>

<operation id="428" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:297 %ref_pixel_V_load_45 = load i8 %ref_pixel_V_addr_46

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_45"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="429" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:295 %ref_pixel_V_load_44 = load i8 %ref_pixel_V_addr_45

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_44"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:297 %ref_pixel_V_load_45 = load i8 %ref_pixel_V_addr_46

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_45"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %ref_pixel_V_addr_47 = getelementptr i16 %ref_pixel_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_47"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:299 %ref_pixel_V_load_46 = load i8 %ref_pixel_V_addr_47

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_46"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:300 %ref_pixel_V_addr_48 = getelementptr i16 %ref_pixel_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_48"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:301 %ref_pixel_V_load_47 = load i8 %ref_pixel_V_addr_48

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_47"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="435" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:299 %ref_pixel_V_load_46 = load i8 %ref_pixel_V_addr_47

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_46"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:301 %ref_pixel_V_load_47 = load i8 %ref_pixel_V_addr_48

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_47"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %ref_pixel_V_addr_49 = getelementptr i16 %ref_pixel_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_49"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:303 %ref_pixel_V_load_48 = load i8 %ref_pixel_V_addr_49

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_48"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:304 %ref_pixel_V_addr_50 = getelementptr i16 %ref_pixel_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_50"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:305 %ref_pixel_V_load_49 = load i8 %ref_pixel_V_addr_50

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_49"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="441" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:303 %ref_pixel_V_load_48 = load i8 %ref_pixel_V_addr_49

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_48"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:305 %ref_pixel_V_load_49 = load i8 %ref_pixel_V_addr_50

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_49"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:306 %ref_pixel_V_addr_51 = getelementptr i16 %ref_pixel_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_51"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:307 %ref_pixel_V_load_50 = load i8 %ref_pixel_V_addr_51

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_50"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %ref_pixel_V_addr_52 = getelementptr i16 %ref_pixel_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_52"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:309 %ref_pixel_V_load_51 = load i8 %ref_pixel_V_addr_52

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_51"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="447" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:307 %ref_pixel_V_load_50 = load i8 %ref_pixel_V_addr_51

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_50"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:309 %ref_pixel_V_load_51 = load i8 %ref_pixel_V_addr_52

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_51"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:310 %ref_pixel_V_addr_53 = getelementptr i16 %ref_pixel_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_53"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:311 %ref_pixel_V_load_52 = load i8 %ref_pixel_V_addr_53

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_52"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:312 %ref_pixel_V_addr_54 = getelementptr i16 %ref_pixel_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_54"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:313 %ref_pixel_V_load_53 = load i8 %ref_pixel_V_addr_54

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_53"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="453" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:311 %ref_pixel_V_load_52 = load i8 %ref_pixel_V_addr_53

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_52"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:313 %ref_pixel_V_load_53 = load i8 %ref_pixel_V_addr_54

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_53"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %ref_pixel_V_addr_55 = getelementptr i16 %ref_pixel_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_55"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:315 %ref_pixel_V_load_54 = load i8 %ref_pixel_V_addr_55

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_54"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:316 %ref_pixel_V_addr_56 = getelementptr i16 %ref_pixel_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_56"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:317 %ref_pixel_V_load_55 = load i8 %ref_pixel_V_addr_56

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_55"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="459" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:315 %ref_pixel_V_load_54 = load i8 %ref_pixel_V_addr_55

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_54"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:317 %ref_pixel_V_load_55 = load i8 %ref_pixel_V_addr_56

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_55"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %ref_pixel_V_addr_57 = getelementptr i16 %ref_pixel_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_57"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:319 %ref_pixel_V_load_56 = load i8 %ref_pixel_V_addr_57

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_56"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:320 %ref_pixel_V_addr_58 = getelementptr i16 %ref_pixel_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_58"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:321 %ref_pixel_V_load_57 = load i8 %ref_pixel_V_addr_58

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_57"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="465" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:319 %ref_pixel_V_load_56 = load i8 %ref_pixel_V_addr_57

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_56"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:321 %ref_pixel_V_load_57 = load i8 %ref_pixel_V_addr_58

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_57"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:322 %ref_pixel_V_addr_59 = getelementptr i16 %ref_pixel_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_59"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:323 %ref_pixel_V_load_58 = load i8 %ref_pixel_V_addr_59

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_58"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:324 %ref_pixel_V_addr_60 = getelementptr i16 %ref_pixel_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_60"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:325 %ref_pixel_V_load_59 = load i8 %ref_pixel_V_addr_60

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_59"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="471" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:323 %ref_pixel_V_load_58 = load i8 %ref_pixel_V_addr_59

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_58"/></StgValue>
</operation>

<operation id="472" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:325 %ref_pixel_V_load_59 = load i8 %ref_pixel_V_addr_60

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_59"/></StgValue>
</operation>

<operation id="473" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:326 %ref_pixel_V_addr_61 = getelementptr i16 %ref_pixel_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_61"/></StgValue>
</operation>

<operation id="474" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:327 %ref_pixel_V_load_60 = load i8 %ref_pixel_V_addr_61

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_60"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:328 %ref_pixel_V_addr_62 = getelementptr i16 %ref_pixel_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_62"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:329 %ref_pixel_V_load_61 = load i8 %ref_pixel_V_addr_62

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_61"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="477" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:327 %ref_pixel_V_load_60 = load i8 %ref_pixel_V_addr_61

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_60"/></StgValue>
</operation>

<operation id="478" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:329 %ref_pixel_V_load_61 = load i8 %ref_pixel_V_addr_62

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_61"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:330 %ref_pixel_V_addr_63 = getelementptr i16 %ref_pixel_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_63"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:331 %ref_pixel_V_load_62 = load i8 %ref_pixel_V_addr_63

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_62"/></StgValue>
</operation>

<operation id="481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:332 %ref_pixel_V_addr_64 = getelementptr i16 %ref_pixel_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_64"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:333 %ref_pixel_V_load_63 = load i8 %ref_pixel_V_addr_64

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_63"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="483" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:331 %ref_pixel_V_load_62 = load i8 %ref_pixel_V_addr_63

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_62"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:333 %ref_pixel_V_load_63 = load i8 %ref_pixel_V_addr_64

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_63"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:334 %ref_pixel_V_addr_65 = getelementptr i16 %ref_pixel_V, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_65"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:335 %ref_pixel_V_load_64 = load i8 %ref_pixel_V_addr_65

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_64"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:336 %ref_pixel_V_addr_66 = getelementptr i16 %ref_pixel_V, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_66"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:337 %ref_pixel_V_load_65 = load i8 %ref_pixel_V_addr_66

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_65"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="489" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:335 %ref_pixel_V_load_64 = load i8 %ref_pixel_V_addr_65

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_64"/></StgValue>
</operation>

<operation id="490" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:337 %ref_pixel_V_load_65 = load i8 %ref_pixel_V_addr_66

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_65"/></StgValue>
</operation>

<operation id="491" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:338 %ref_pixel_V_addr_67 = getelementptr i16 %ref_pixel_V, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_67"/></StgValue>
</operation>

<operation id="492" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:339 %ref_pixel_V_load_66 = load i8 %ref_pixel_V_addr_67

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_66"/></StgValue>
</operation>

<operation id="493" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:340 %ref_pixel_V_addr_68 = getelementptr i16 %ref_pixel_V, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_68"/></StgValue>
</operation>

<operation id="494" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:341 %ref_pixel_V_load_67 = load i8 %ref_pixel_V_addr_68

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_67"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="495" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:339 %ref_pixel_V_load_66 = load i8 %ref_pixel_V_addr_67

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_66"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:341 %ref_pixel_V_load_67 = load i8 %ref_pixel_V_addr_68

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_67"/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:342 %ref_pixel_V_addr_69 = getelementptr i16 %ref_pixel_V, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_69"/></StgValue>
</operation>

<operation id="498" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:343 %ref_pixel_V_load_68 = load i8 %ref_pixel_V_addr_69

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_68"/></StgValue>
</operation>

<operation id="499" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:344 %ref_pixel_V_addr_70 = getelementptr i16 %ref_pixel_V, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_70"/></StgValue>
</operation>

<operation id="500" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:345 %ref_pixel_V_load_69 = load i8 %ref_pixel_V_addr_70

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_69"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="501" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:343 %ref_pixel_V_load_68 = load i8 %ref_pixel_V_addr_69

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_68"/></StgValue>
</operation>

<operation id="502" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:345 %ref_pixel_V_load_69 = load i8 %ref_pixel_V_addr_70

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_69"/></StgValue>
</operation>

<operation id="503" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:346 %ref_pixel_V_addr_71 = getelementptr i16 %ref_pixel_V, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_71"/></StgValue>
</operation>

<operation id="504" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:347 %ref_pixel_V_load_70 = load i8 %ref_pixel_V_addr_71

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_70"/></StgValue>
</operation>

<operation id="505" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:348 %ref_pixel_V_addr_72 = getelementptr i16 %ref_pixel_V, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_72"/></StgValue>
</operation>

<operation id="506" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:349 %ref_pixel_V_load_71 = load i8 %ref_pixel_V_addr_72

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_71"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="507" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:347 %ref_pixel_V_load_70 = load i8 %ref_pixel_V_addr_71

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_70"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:349 %ref_pixel_V_load_71 = load i8 %ref_pixel_V_addr_72

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_71"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:350 %ref_pixel_V_addr_73 = getelementptr i16 %ref_pixel_V, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_73"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:351 %ref_pixel_V_load_72 = load i8 %ref_pixel_V_addr_73

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_72"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:352 %ref_pixel_V_addr_74 = getelementptr i16 %ref_pixel_V, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_74"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:353 %ref_pixel_V_load_73 = load i8 %ref_pixel_V_addr_74

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_73"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="513" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:351 %ref_pixel_V_load_72 = load i8 %ref_pixel_V_addr_73

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_72"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:353 %ref_pixel_V_load_73 = load i8 %ref_pixel_V_addr_74

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_73"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:354 %ref_pixel_V_addr_75 = getelementptr i16 %ref_pixel_V, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_75"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:355 %ref_pixel_V_load_74 = load i8 %ref_pixel_V_addr_75

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_74"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:356 %ref_pixel_V_addr_76 = getelementptr i16 %ref_pixel_V, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_76"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:357 %ref_pixel_V_load_75 = load i8 %ref_pixel_V_addr_76

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_75"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="519" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:355 %ref_pixel_V_load_74 = load i8 %ref_pixel_V_addr_75

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_74"/></StgValue>
</operation>

<operation id="520" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:357 %ref_pixel_V_load_75 = load i8 %ref_pixel_V_addr_76

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_75"/></StgValue>
</operation>

<operation id="521" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:358 %ref_pixel_V_addr_77 = getelementptr i16 %ref_pixel_V, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_77"/></StgValue>
</operation>

<operation id="522" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:359 %ref_pixel_V_load_76 = load i8 %ref_pixel_V_addr_77

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_76"/></StgValue>
</operation>

<operation id="523" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:360 %ref_pixel_V_addr_78 = getelementptr i16 %ref_pixel_V, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_78"/></StgValue>
</operation>

<operation id="524" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:361 %ref_pixel_V_load_77 = load i8 %ref_pixel_V_addr_78

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_77"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="525" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:359 %ref_pixel_V_load_76 = load i8 %ref_pixel_V_addr_77

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_76"/></StgValue>
</operation>

<operation id="526" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:361 %ref_pixel_V_load_77 = load i8 %ref_pixel_V_addr_78

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_77"/></StgValue>
</operation>

<operation id="527" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:362 %ref_pixel_V_addr_79 = getelementptr i16 %ref_pixel_V, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_79"/></StgValue>
</operation>

<operation id="528" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:363 %ref_pixel_V_load_78 = load i8 %ref_pixel_V_addr_79

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_78"/></StgValue>
</operation>

<operation id="529" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:364 %ref_pixel_V_addr_80 = getelementptr i16 %ref_pixel_V, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_80"/></StgValue>
</operation>

<operation id="530" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:365 %ref_pixel_V_load_79 = load i8 %ref_pixel_V_addr_80

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_79"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="531" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:363 %ref_pixel_V_load_78 = load i8 %ref_pixel_V_addr_79

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_78"/></StgValue>
</operation>

<operation id="532" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:365 %ref_pixel_V_load_79 = load i8 %ref_pixel_V_addr_80

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_79"/></StgValue>
</operation>

<operation id="533" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:366 %ref_pixel_V_addr_81 = getelementptr i16 %ref_pixel_V, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_81"/></StgValue>
</operation>

<operation id="534" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:367 %ref_pixel_V_load_80 = load i8 %ref_pixel_V_addr_81

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_80"/></StgValue>
</operation>

<operation id="535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:368 %ref_pixel_V_addr_82 = getelementptr i16 %ref_pixel_V, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_82"/></StgValue>
</operation>

<operation id="536" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:369 %ref_pixel_V_load_81 = load i8 %ref_pixel_V_addr_82

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_81"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="537" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:367 %ref_pixel_V_load_80 = load i8 %ref_pixel_V_addr_81

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_80"/></StgValue>
</operation>

<operation id="538" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:369 %ref_pixel_V_load_81 = load i8 %ref_pixel_V_addr_82

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_81"/></StgValue>
</operation>

<operation id="539" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:370 %ref_pixel_V_addr_83 = getelementptr i16 %ref_pixel_V, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_83"/></StgValue>
</operation>

<operation id="540" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:371 %ref_pixel_V_load_82 = load i8 %ref_pixel_V_addr_83

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_82"/></StgValue>
</operation>

<operation id="541" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:372 %ref_pixel_V_addr_84 = getelementptr i16 %ref_pixel_V, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_84"/></StgValue>
</operation>

<operation id="542" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:373 %ref_pixel_V_load_83 = load i8 %ref_pixel_V_addr_84

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_83"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="543" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:371 %ref_pixel_V_load_82 = load i8 %ref_pixel_V_addr_83

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_82"/></StgValue>
</operation>

<operation id="544" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:373 %ref_pixel_V_load_83 = load i8 %ref_pixel_V_addr_84

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_83"/></StgValue>
</operation>

<operation id="545" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:374 %ref_pixel_V_addr_85 = getelementptr i16 %ref_pixel_V, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_85"/></StgValue>
</operation>

<operation id="546" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:375 %ref_pixel_V_load_84 = load i8 %ref_pixel_V_addr_85

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_84"/></StgValue>
</operation>

<operation id="547" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:376 %ref_pixel_V_addr_86 = getelementptr i16 %ref_pixel_V, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_86"/></StgValue>
</operation>

<operation id="548" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:377 %ref_pixel_V_load_85 = load i8 %ref_pixel_V_addr_86

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_85"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="549" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:375 %ref_pixel_V_load_84 = load i8 %ref_pixel_V_addr_85

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_84"/></StgValue>
</operation>

<operation id="550" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:377 %ref_pixel_V_load_85 = load i8 %ref_pixel_V_addr_86

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_85"/></StgValue>
</operation>

<operation id="551" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:378 %ref_pixel_V_addr_87 = getelementptr i16 %ref_pixel_V, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_87"/></StgValue>
</operation>

<operation id="552" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:379 %ref_pixel_V_load_86 = load i8 %ref_pixel_V_addr_87

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_86"/></StgValue>
</operation>

<operation id="553" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:380 %ref_pixel_V_addr_88 = getelementptr i16 %ref_pixel_V, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_88"/></StgValue>
</operation>

<operation id="554" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:381 %ref_pixel_V_load_87 = load i8 %ref_pixel_V_addr_88

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_87"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="555" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:379 %ref_pixel_V_load_86 = load i8 %ref_pixel_V_addr_87

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_86"/></StgValue>
</operation>

<operation id="556" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:381 %ref_pixel_V_load_87 = load i8 %ref_pixel_V_addr_88

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_87"/></StgValue>
</operation>

<operation id="557" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:382 %ref_pixel_V_addr_89 = getelementptr i16 %ref_pixel_V, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_89"/></StgValue>
</operation>

<operation id="558" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:383 %ref_pixel_V_load_88 = load i8 %ref_pixel_V_addr_89

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_88"/></StgValue>
</operation>

<operation id="559" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:384 %ref_pixel_V_addr_90 = getelementptr i16 %ref_pixel_V, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_90"/></StgValue>
</operation>

<operation id="560" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:385 %ref_pixel_V_load_89 = load i8 %ref_pixel_V_addr_90

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_89"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="561" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:383 %ref_pixel_V_load_88 = load i8 %ref_pixel_V_addr_89

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_88"/></StgValue>
</operation>

<operation id="562" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:385 %ref_pixel_V_load_89 = load i8 %ref_pixel_V_addr_90

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_89"/></StgValue>
</operation>

<operation id="563" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:386 %ref_pixel_V_addr_91 = getelementptr i16 %ref_pixel_V, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_91"/></StgValue>
</operation>

<operation id="564" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:387 %ref_pixel_V_load_90 = load i8 %ref_pixel_V_addr_91

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_90"/></StgValue>
</operation>

<operation id="565" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:388 %ref_pixel_V_addr_92 = getelementptr i16 %ref_pixel_V, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_92"/></StgValue>
</operation>

<operation id="566" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:389 %ref_pixel_V_load_91 = load i8 %ref_pixel_V_addr_92

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_91"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="567" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:387 %ref_pixel_V_load_90 = load i8 %ref_pixel_V_addr_91

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_90"/></StgValue>
</operation>

<operation id="568" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:389 %ref_pixel_V_load_91 = load i8 %ref_pixel_V_addr_92

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_91"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:390 %ref_pixel_V_addr_93 = getelementptr i16 %ref_pixel_V, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_93"/></StgValue>
</operation>

<operation id="570" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:391 %ref_pixel_V_load_92 = load i8 %ref_pixel_V_addr_93

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_92"/></StgValue>
</operation>

<operation id="571" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:392 %ref_pixel_V_addr_94 = getelementptr i16 %ref_pixel_V, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_94"/></StgValue>
</operation>

<operation id="572" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:393 %ref_pixel_V_load_93 = load i8 %ref_pixel_V_addr_94

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_93"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="573" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:391 %ref_pixel_V_load_92 = load i8 %ref_pixel_V_addr_93

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_92"/></StgValue>
</operation>

<operation id="574" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:393 %ref_pixel_V_load_93 = load i8 %ref_pixel_V_addr_94

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_93"/></StgValue>
</operation>

<operation id="575" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:394 %ref_pixel_V_addr_95 = getelementptr i16 %ref_pixel_V, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_95"/></StgValue>
</operation>

<operation id="576" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:395 %ref_pixel_V_load_94 = load i8 %ref_pixel_V_addr_95

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_94"/></StgValue>
</operation>

<operation id="577" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:396 %ref_pixel_V_addr_96 = getelementptr i16 %ref_pixel_V, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_96"/></StgValue>
</operation>

<operation id="578" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:397 %ref_pixel_V_load_95 = load i8 %ref_pixel_V_addr_96

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_95"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="579" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:395 %ref_pixel_V_load_94 = load i8 %ref_pixel_V_addr_95

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_94"/></StgValue>
</operation>

<operation id="580" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:397 %ref_pixel_V_load_95 = load i8 %ref_pixel_V_addr_96

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_95"/></StgValue>
</operation>

<operation id="581" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:398 %ref_pixel_V_addr_97 = getelementptr i16 %ref_pixel_V, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_97"/></StgValue>
</operation>

<operation id="582" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:399 %ref_pixel_V_load_96 = load i8 %ref_pixel_V_addr_97

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_96"/></StgValue>
</operation>

<operation id="583" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:400 %ref_pixel_V_addr_98 = getelementptr i16 %ref_pixel_V, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_98"/></StgValue>
</operation>

<operation id="584" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:401 %ref_pixel_V_load_97 = load i8 %ref_pixel_V_addr_98

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_97"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="585" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:399 %ref_pixel_V_load_96 = load i8 %ref_pixel_V_addr_97

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_96"/></StgValue>
</operation>

<operation id="586" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:401 %ref_pixel_V_load_97 = load i8 %ref_pixel_V_addr_98

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_97"/></StgValue>
</operation>

<operation id="587" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:402 %ref_pixel_V_addr_99 = getelementptr i16 %ref_pixel_V, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_99"/></StgValue>
</operation>

<operation id="588" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:403 %ref_pixel_V_load_98 = load i8 %ref_pixel_V_addr_99

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_98"/></StgValue>
</operation>

<operation id="589" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:404 %ref_pixel_V_addr_100 = getelementptr i16 %ref_pixel_V, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_100"/></StgValue>
</operation>

<operation id="590" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:405 %ref_pixel_V_load_99 = load i8 %ref_pixel_V_addr_100

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_99"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="591" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:403 %ref_pixel_V_load_98 = load i8 %ref_pixel_V_addr_99

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_98"/></StgValue>
</operation>

<operation id="592" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:405 %ref_pixel_V_load_99 = load i8 %ref_pixel_V_addr_100

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_99"/></StgValue>
</operation>

<operation id="593" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:406 %ref_pixel_V_addr_101 = getelementptr i16 %ref_pixel_V, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_101"/></StgValue>
</operation>

<operation id="594" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:407 %ref_pixel_V_load_100 = load i8 %ref_pixel_V_addr_101

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_100"/></StgValue>
</operation>

<operation id="595" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:408 %ref_pixel_V_addr_102 = getelementptr i16 %ref_pixel_V, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_102"/></StgValue>
</operation>

<operation id="596" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:409 %ref_pixel_V_load_101 = load i8 %ref_pixel_V_addr_102

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_101"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="597" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:407 %ref_pixel_V_load_100 = load i8 %ref_pixel_V_addr_101

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_100"/></StgValue>
</operation>

<operation id="598" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:409 %ref_pixel_V_load_101 = load i8 %ref_pixel_V_addr_102

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_101"/></StgValue>
</operation>

<operation id="599" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:410 %ref_pixel_V_addr_103 = getelementptr i16 %ref_pixel_V, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_103"/></StgValue>
</operation>

<operation id="600" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:411 %ref_pixel_V_load_102 = load i8 %ref_pixel_V_addr_103

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_102"/></StgValue>
</operation>

<operation id="601" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:412 %ref_pixel_V_addr_104 = getelementptr i16 %ref_pixel_V, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_104"/></StgValue>
</operation>

<operation id="602" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:413 %ref_pixel_V_load_103 = load i8 %ref_pixel_V_addr_104

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_103"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="603" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:411 %ref_pixel_V_load_102 = load i8 %ref_pixel_V_addr_103

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_102"/></StgValue>
</operation>

<operation id="604" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:413 %ref_pixel_V_load_103 = load i8 %ref_pixel_V_addr_104

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_103"/></StgValue>
</operation>

<operation id="605" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:414 %ref_pixel_V_addr_105 = getelementptr i16 %ref_pixel_V, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_105"/></StgValue>
</operation>

<operation id="606" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:415 %ref_pixel_V_load_104 = load i8 %ref_pixel_V_addr_105

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_104"/></StgValue>
</operation>

<operation id="607" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:416 %ref_pixel_V_addr_106 = getelementptr i16 %ref_pixel_V, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_106"/></StgValue>
</operation>

<operation id="608" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:417 %ref_pixel_V_load_105 = load i8 %ref_pixel_V_addr_106

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_105"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="609" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:415 %ref_pixel_V_load_104 = load i8 %ref_pixel_V_addr_105

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_104"/></StgValue>
</operation>

<operation id="610" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:417 %ref_pixel_V_load_105 = load i8 %ref_pixel_V_addr_106

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_105"/></StgValue>
</operation>

<operation id="611" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:418 %ref_pixel_V_addr_107 = getelementptr i16 %ref_pixel_V, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_107"/></StgValue>
</operation>

<operation id="612" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:419 %ref_pixel_V_load_106 = load i8 %ref_pixel_V_addr_107

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_106"/></StgValue>
</operation>

<operation id="613" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:420 %ref_pixel_V_addr_108 = getelementptr i16 %ref_pixel_V, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_108"/></StgValue>
</operation>

<operation id="614" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:421 %ref_pixel_V_load_107 = load i8 %ref_pixel_V_addr_108

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_107"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="615" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:419 %ref_pixel_V_load_106 = load i8 %ref_pixel_V_addr_107

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_106"/></StgValue>
</operation>

<operation id="616" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:421 %ref_pixel_V_load_107 = load i8 %ref_pixel_V_addr_108

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_107"/></StgValue>
</operation>

<operation id="617" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:422 %ref_pixel_V_addr_109 = getelementptr i16 %ref_pixel_V, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_109"/></StgValue>
</operation>

<operation id="618" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:423 %ref_pixel_V_load_108 = load i8 %ref_pixel_V_addr_109

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_108"/></StgValue>
</operation>

<operation id="619" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:424 %ref_pixel_V_addr_110 = getelementptr i16 %ref_pixel_V, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_110"/></StgValue>
</operation>

<operation id="620" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:425 %ref_pixel_V_load_109 = load i8 %ref_pixel_V_addr_110

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_109"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="621" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:423 %ref_pixel_V_load_108 = load i8 %ref_pixel_V_addr_109

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_108"/></StgValue>
</operation>

<operation id="622" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:425 %ref_pixel_V_load_109 = load i8 %ref_pixel_V_addr_110

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_109"/></StgValue>
</operation>

<operation id="623" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:426 %ref_pixel_V_addr_111 = getelementptr i16 %ref_pixel_V, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_111"/></StgValue>
</operation>

<operation id="624" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:427 %ref_pixel_V_load_110 = load i8 %ref_pixel_V_addr_111

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_110"/></StgValue>
</operation>

<operation id="625" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:428 %ref_pixel_V_addr_112 = getelementptr i16 %ref_pixel_V, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_112"/></StgValue>
</operation>

<operation id="626" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:429 %ref_pixel_V_load_111 = load i8 %ref_pixel_V_addr_112

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_111"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="627" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:427 %ref_pixel_V_load_110 = load i8 %ref_pixel_V_addr_111

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_110"/></StgValue>
</operation>

<operation id="628" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:429 %ref_pixel_V_load_111 = load i8 %ref_pixel_V_addr_112

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_111"/></StgValue>
</operation>

<operation id="629" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:430 %ref_pixel_V_addr_113 = getelementptr i16 %ref_pixel_V, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_113"/></StgValue>
</operation>

<operation id="630" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:431 %ref_pixel_V_load_112 = load i8 %ref_pixel_V_addr_113

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_112"/></StgValue>
</operation>

<operation id="631" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:432 %ref_pixel_V_addr_114 = getelementptr i16 %ref_pixel_V, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_114"/></StgValue>
</operation>

<operation id="632" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:433 %ref_pixel_V_load_113 = load i8 %ref_pixel_V_addr_114

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_113"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="633" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:431 %ref_pixel_V_load_112 = load i8 %ref_pixel_V_addr_113

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_112"/></StgValue>
</operation>

<operation id="634" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:433 %ref_pixel_V_load_113 = load i8 %ref_pixel_V_addr_114

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_113"/></StgValue>
</operation>

<operation id="635" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:434 %ref_pixel_V_addr_115 = getelementptr i16 %ref_pixel_V, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_115"/></StgValue>
</operation>

<operation id="636" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:435 %ref_pixel_V_load_114 = load i8 %ref_pixel_V_addr_115

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_114"/></StgValue>
</operation>

<operation id="637" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:436 %ref_pixel_V_addr_116 = getelementptr i16 %ref_pixel_V, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_116"/></StgValue>
</operation>

<operation id="638" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:437 %ref_pixel_V_load_115 = load i8 %ref_pixel_V_addr_116

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_115"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="639" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:435 %ref_pixel_V_load_114 = load i8 %ref_pixel_V_addr_115

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_114"/></StgValue>
</operation>

<operation id="640" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:437 %ref_pixel_V_load_115 = load i8 %ref_pixel_V_addr_116

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_115"/></StgValue>
</operation>

<operation id="641" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:438 %ref_pixel_V_addr_117 = getelementptr i16 %ref_pixel_V, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_117"/></StgValue>
</operation>

<operation id="642" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:439 %ref_pixel_V_load_116 = load i8 %ref_pixel_V_addr_117

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_116"/></StgValue>
</operation>

<operation id="643" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:440 %ref_pixel_V_addr_118 = getelementptr i16 %ref_pixel_V, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_118"/></StgValue>
</operation>

<operation id="644" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:441 %ref_pixel_V_load_117 = load i8 %ref_pixel_V_addr_118

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_117"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="645" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:439 %ref_pixel_V_load_116 = load i8 %ref_pixel_V_addr_117

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_116"/></StgValue>
</operation>

<operation id="646" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:441 %ref_pixel_V_load_117 = load i8 %ref_pixel_V_addr_118

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_117"/></StgValue>
</operation>

<operation id="647" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:442 %ref_pixel_V_addr_119 = getelementptr i16 %ref_pixel_V, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_119"/></StgValue>
</operation>

<operation id="648" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:443 %ref_pixel_V_load_118 = load i8 %ref_pixel_V_addr_119

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_118"/></StgValue>
</operation>

<operation id="649" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:444 %ref_pixel_V_addr_120 = getelementptr i16 %ref_pixel_V, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_120"/></StgValue>
</operation>

<operation id="650" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:445 %ref_pixel_V_load_119 = load i8 %ref_pixel_V_addr_120

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_119"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="651" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:443 %ref_pixel_V_load_118 = load i8 %ref_pixel_V_addr_119

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_118"/></StgValue>
</operation>

<operation id="652" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:445 %ref_pixel_V_load_119 = load i8 %ref_pixel_V_addr_120

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_119"/></StgValue>
</operation>

<operation id="653" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:446 %ref_pixel_V_addr_121 = getelementptr i16 %ref_pixel_V, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_121"/></StgValue>
</operation>

<operation id="654" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:447 %ref_pixel_V_load_120 = load i8 %ref_pixel_V_addr_121

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_120"/></StgValue>
</operation>

<operation id="655" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:448 %ref_pixel_V_addr_122 = getelementptr i16 %ref_pixel_V, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_122"/></StgValue>
</operation>

<operation id="656" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:449 %ref_pixel_V_load_121 = load i8 %ref_pixel_V_addr_122

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_121"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="657" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:447 %ref_pixel_V_load_120 = load i8 %ref_pixel_V_addr_121

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_120"/></StgValue>
</operation>

<operation id="658" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:449 %ref_pixel_V_load_121 = load i8 %ref_pixel_V_addr_122

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_121"/></StgValue>
</operation>

<operation id="659" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:450 %ref_pixel_V_addr_123 = getelementptr i16 %ref_pixel_V, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_123"/></StgValue>
</operation>

<operation id="660" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:451 %ref_pixel_V_load_122 = load i8 %ref_pixel_V_addr_123

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_122"/></StgValue>
</operation>

<operation id="661" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:452 %ref_pixel_V_addr_124 = getelementptr i16 %ref_pixel_V, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_124"/></StgValue>
</operation>

<operation id="662" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:453 %ref_pixel_V_load_123 = load i8 %ref_pixel_V_addr_124

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_123"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="663" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:451 %ref_pixel_V_load_122 = load i8 %ref_pixel_V_addr_123

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_122"/></StgValue>
</operation>

<operation id="664" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:453 %ref_pixel_V_load_123 = load i8 %ref_pixel_V_addr_124

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_123"/></StgValue>
</operation>

<operation id="665" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:454 %ref_pixel_V_addr_125 = getelementptr i16 %ref_pixel_V, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_125"/></StgValue>
</operation>

<operation id="666" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:455 %ref_pixel_V_load_124 = load i8 %ref_pixel_V_addr_125

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_124"/></StgValue>
</operation>

<operation id="667" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:456 %ref_pixel_V_addr_126 = getelementptr i16 %ref_pixel_V, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_126"/></StgValue>
</operation>

<operation id="668" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:457 %ref_pixel_V_load_125 = load i8 %ref_pixel_V_addr_126

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_125"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="669" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:455 %ref_pixel_V_load_124 = load i8 %ref_pixel_V_addr_125

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_124"/></StgValue>
</operation>

<operation id="670" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:457 %ref_pixel_V_load_125 = load i8 %ref_pixel_V_addr_126

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_125"/></StgValue>
</operation>

<operation id="671" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:458 %ref_pixel_V_addr_127 = getelementptr i16 %ref_pixel_V, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_127"/></StgValue>
</operation>

<operation id="672" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:459 %ref_pixel_V_load_126 = load i8 %ref_pixel_V_addr_127

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_126"/></StgValue>
</operation>

<operation id="673" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:460 %ref_pixel_V_addr_128 = getelementptr i16 %ref_pixel_V, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_128"/></StgValue>
</operation>

<operation id="674" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:461 %ref_pixel_V_load_127 = load i8 %ref_pixel_V_addr_128

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_127"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="675" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:459 %ref_pixel_V_load_126 = load i8 %ref_pixel_V_addr_127

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_126"/></StgValue>
</operation>

<operation id="676" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:461 %ref_pixel_V_load_127 = load i8 %ref_pixel_V_addr_128

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_127"/></StgValue>
</operation>

<operation id="677" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:462 %ref_pixel_V_addr_129 = getelementptr i16 %ref_pixel_V, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_129"/></StgValue>
</operation>

<operation id="678" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:463 %ref_pixel_V_load_128 = load i8 %ref_pixel_V_addr_129

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_128"/></StgValue>
</operation>

<operation id="679" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:464 %ref_pixel_V_addr_130 = getelementptr i16 %ref_pixel_V, i64 0, i64 129

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_130"/></StgValue>
</operation>

<operation id="680" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:465 %ref_pixel_V_load_129 = load i8 %ref_pixel_V_addr_130

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_129"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="681" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:463 %ref_pixel_V_load_128 = load i8 %ref_pixel_V_addr_129

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_128"/></StgValue>
</operation>

<operation id="682" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:465 %ref_pixel_V_load_129 = load i8 %ref_pixel_V_addr_130

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_129"/></StgValue>
</operation>

<operation id="683" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:466 %ref_pixel_V_addr_131 = getelementptr i16 %ref_pixel_V, i64 0, i64 130

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_131"/></StgValue>
</operation>

<operation id="684" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:467 %ref_pixel_V_load_130 = load i8 %ref_pixel_V_addr_131

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_130"/></StgValue>
</operation>

<operation id="685" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:468 %ref_pixel_V_addr_132 = getelementptr i16 %ref_pixel_V, i64 0, i64 131

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_132"/></StgValue>
</operation>

<operation id="686" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:469 %ref_pixel_V_load_131 = load i8 %ref_pixel_V_addr_132

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_131"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="687" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:467 %ref_pixel_V_load_130 = load i8 %ref_pixel_V_addr_131

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_130"/></StgValue>
</operation>

<operation id="688" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:469 %ref_pixel_V_load_131 = load i8 %ref_pixel_V_addr_132

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_131"/></StgValue>
</operation>

<operation id="689" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:470 %ref_pixel_V_addr_133 = getelementptr i16 %ref_pixel_V, i64 0, i64 132

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_133"/></StgValue>
</operation>

<operation id="690" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:471 %ref_pixel_V_load_132 = load i8 %ref_pixel_V_addr_133

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_132"/></StgValue>
</operation>

<operation id="691" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:472 %ref_pixel_V_addr_134 = getelementptr i16 %ref_pixel_V, i64 0, i64 133

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_134"/></StgValue>
</operation>

<operation id="692" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:473 %ref_pixel_V_load_133 = load i8 %ref_pixel_V_addr_134

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_133"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="693" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:471 %ref_pixel_V_load_132 = load i8 %ref_pixel_V_addr_133

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_132"/></StgValue>
</operation>

<operation id="694" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:473 %ref_pixel_V_load_133 = load i8 %ref_pixel_V_addr_134

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_133"/></StgValue>
</operation>

<operation id="695" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:474 %ref_pixel_V_addr_135 = getelementptr i16 %ref_pixel_V, i64 0, i64 134

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_135"/></StgValue>
</operation>

<operation id="696" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:475 %ref_pixel_V_load_134 = load i8 %ref_pixel_V_addr_135

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_134"/></StgValue>
</operation>

<operation id="697" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:476 %ref_pixel_V_addr_136 = getelementptr i16 %ref_pixel_V, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_136"/></StgValue>
</operation>

<operation id="698" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:477 %ref_pixel_V_load_135 = load i8 %ref_pixel_V_addr_136

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_135"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="699" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:475 %ref_pixel_V_load_134 = load i8 %ref_pixel_V_addr_135

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_134"/></StgValue>
</operation>

<operation id="700" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:477 %ref_pixel_V_load_135 = load i8 %ref_pixel_V_addr_136

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_135"/></StgValue>
</operation>

<operation id="701" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:478 %ref_pixel_V_addr_137 = getelementptr i16 %ref_pixel_V, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_137"/></StgValue>
</operation>

<operation id="702" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:479 %ref_pixel_V_load_136 = load i8 %ref_pixel_V_addr_137

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_136"/></StgValue>
</operation>

<operation id="703" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:480 %ref_pixel_V_addr_138 = getelementptr i16 %ref_pixel_V, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_138"/></StgValue>
</operation>

<operation id="704" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:481 %ref_pixel_V_load_137 = load i8 %ref_pixel_V_addr_138

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_137"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="705" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:479 %ref_pixel_V_load_136 = load i8 %ref_pixel_V_addr_137

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_136"/></StgValue>
</operation>

<operation id="706" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:481 %ref_pixel_V_load_137 = load i8 %ref_pixel_V_addr_138

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_137"/></StgValue>
</operation>

<operation id="707" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:482 %ref_pixel_V_addr_139 = getelementptr i16 %ref_pixel_V, i64 0, i64 138

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_139"/></StgValue>
</operation>

<operation id="708" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:483 %ref_pixel_V_load_138 = load i8 %ref_pixel_V_addr_139

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_138"/></StgValue>
</operation>

<operation id="709" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:484 %ref_pixel_V_addr_140 = getelementptr i16 %ref_pixel_V, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_140"/></StgValue>
</operation>

<operation id="710" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:485 %ref_pixel_V_load_139 = load i8 %ref_pixel_V_addr_140

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_139"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="711" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:483 %ref_pixel_V_load_138 = load i8 %ref_pixel_V_addr_139

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_138"/></StgValue>
</operation>

<operation id="712" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:485 %ref_pixel_V_load_139 = load i8 %ref_pixel_V_addr_140

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_139"/></StgValue>
</operation>

<operation id="713" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:486 %ref_pixel_V_addr_141 = getelementptr i16 %ref_pixel_V, i64 0, i64 140

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_141"/></StgValue>
</operation>

<operation id="714" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:487 %ref_pixel_V_load_140 = load i8 %ref_pixel_V_addr_141

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_140"/></StgValue>
</operation>

<operation id="715" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:488 %ref_pixel_V_addr_142 = getelementptr i16 %ref_pixel_V, i64 0, i64 141

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_142"/></StgValue>
</operation>

<operation id="716" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:489 %ref_pixel_V_load_141 = load i8 %ref_pixel_V_addr_142

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_141"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="717" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:487 %ref_pixel_V_load_140 = load i8 %ref_pixel_V_addr_141

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_140"/></StgValue>
</operation>

<operation id="718" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:489 %ref_pixel_V_load_141 = load i8 %ref_pixel_V_addr_142

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_141"/></StgValue>
</operation>

<operation id="719" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:490 %ref_pixel_V_addr_143 = getelementptr i16 %ref_pixel_V, i64 0, i64 142

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_143"/></StgValue>
</operation>

<operation id="720" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:491 %ref_pixel_V_load_142 = load i8 %ref_pixel_V_addr_143

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_142"/></StgValue>
</operation>

<operation id="721" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:492 %ref_pixel_V_addr_144 = getelementptr i16 %ref_pixel_V, i64 0, i64 143

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_144"/></StgValue>
</operation>

<operation id="722" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:493 %ref_pixel_V_load_143 = load i8 %ref_pixel_V_addr_144

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_143"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="723" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:491 %ref_pixel_V_load_142 = load i8 %ref_pixel_V_addr_143

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_142"/></StgValue>
</operation>

<operation id="724" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:493 %ref_pixel_V_load_143 = load i8 %ref_pixel_V_addr_144

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_143"/></StgValue>
</operation>

<operation id="725" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:494 %ref_pixel_V_addr_145 = getelementptr i16 %ref_pixel_V, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_145"/></StgValue>
</operation>

<operation id="726" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:495 %ref_pixel_V_load_144 = load i8 %ref_pixel_V_addr_145

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_144"/></StgValue>
</operation>

<operation id="727" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:496 %ref_pixel_V_addr_146 = getelementptr i16 %ref_pixel_V, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_146"/></StgValue>
</operation>

<operation id="728" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:497 %ref_pixel_V_load_145 = load i8 %ref_pixel_V_addr_146

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_145"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="729" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:495 %ref_pixel_V_load_144 = load i8 %ref_pixel_V_addr_145

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_144"/></StgValue>
</operation>

<operation id="730" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:497 %ref_pixel_V_load_145 = load i8 %ref_pixel_V_addr_146

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_145"/></StgValue>
</operation>

<operation id="731" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:498 %ref_pixel_V_addr_147 = getelementptr i16 %ref_pixel_V, i64 0, i64 146

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_147"/></StgValue>
</operation>

<operation id="732" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:499 %ref_pixel_V_load_146 = load i8 %ref_pixel_V_addr_147

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_146"/></StgValue>
</operation>

<operation id="733" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:500 %ref_pixel_V_addr_148 = getelementptr i16 %ref_pixel_V, i64 0, i64 147

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_148"/></StgValue>
</operation>

<operation id="734" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:501 %ref_pixel_V_load_147 = load i8 %ref_pixel_V_addr_148

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_147"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="735" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:499 %ref_pixel_V_load_146 = load i8 %ref_pixel_V_addr_147

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_146"/></StgValue>
</operation>

<operation id="736" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:501 %ref_pixel_V_load_147 = load i8 %ref_pixel_V_addr_148

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_147"/></StgValue>
</operation>

<operation id="737" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:502 %ref_pixel_V_addr_149 = getelementptr i16 %ref_pixel_V, i64 0, i64 148

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_149"/></StgValue>
</operation>

<operation id="738" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:503 %ref_pixel_V_load_148 = load i8 %ref_pixel_V_addr_149

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_148"/></StgValue>
</operation>

<operation id="739" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:504 %ref_pixel_V_addr_150 = getelementptr i16 %ref_pixel_V, i64 0, i64 149

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_150"/></StgValue>
</operation>

<operation id="740" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:505 %ref_pixel_V_load_149 = load i8 %ref_pixel_V_addr_150

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_149"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="741" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:503 %ref_pixel_V_load_148 = load i8 %ref_pixel_V_addr_149

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_148"/></StgValue>
</operation>

<operation id="742" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:505 %ref_pixel_V_load_149 = load i8 %ref_pixel_V_addr_150

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_149"/></StgValue>
</operation>

<operation id="743" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:506 %ref_pixel_V_addr_151 = getelementptr i16 %ref_pixel_V, i64 0, i64 150

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_151"/></StgValue>
</operation>

<operation id="744" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:507 %ref_pixel_V_load_150 = load i8 %ref_pixel_V_addr_151

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_150"/></StgValue>
</operation>

<operation id="745" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:508 %ref_pixel_V_addr_152 = getelementptr i16 %ref_pixel_V, i64 0, i64 151

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_152"/></StgValue>
</operation>

<operation id="746" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:509 %ref_pixel_V_load_151 = load i8 %ref_pixel_V_addr_152

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_151"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="747" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:507 %ref_pixel_V_load_150 = load i8 %ref_pixel_V_addr_151

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_150"/></StgValue>
</operation>

<operation id="748" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:509 %ref_pixel_V_load_151 = load i8 %ref_pixel_V_addr_152

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_151"/></StgValue>
</operation>

<operation id="749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:510 %ref_pixel_V_addr_153 = getelementptr i16 %ref_pixel_V, i64 0, i64 152

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_153"/></StgValue>
</operation>

<operation id="750" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:511 %ref_pixel_V_load_152 = load i8 %ref_pixel_V_addr_153

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_152"/></StgValue>
</operation>

<operation id="751" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:512 %ref_pixel_V_addr_154 = getelementptr i16 %ref_pixel_V, i64 0, i64 153

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_154"/></StgValue>
</operation>

<operation id="752" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:513 %ref_pixel_V_load_153 = load i8 %ref_pixel_V_addr_154

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_153"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="753" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:511 %ref_pixel_V_load_152 = load i8 %ref_pixel_V_addr_153

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_152"/></StgValue>
</operation>

<operation id="754" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:513 %ref_pixel_V_load_153 = load i8 %ref_pixel_V_addr_154

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_153"/></StgValue>
</operation>

<operation id="755" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:514 %ref_pixel_V_addr_155 = getelementptr i16 %ref_pixel_V, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_155"/></StgValue>
</operation>

<operation id="756" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:515 %ref_pixel_V_load_154 = load i8 %ref_pixel_V_addr_155

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_154"/></StgValue>
</operation>

<operation id="757" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:516 %ref_pixel_V_addr_156 = getelementptr i16 %ref_pixel_V, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_156"/></StgValue>
</operation>

<operation id="758" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:517 %ref_pixel_V_load_155 = load i8 %ref_pixel_V_addr_156

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_155"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="759" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:515 %ref_pixel_V_load_154 = load i8 %ref_pixel_V_addr_155

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_154"/></StgValue>
</operation>

<operation id="760" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:517 %ref_pixel_V_load_155 = load i8 %ref_pixel_V_addr_156

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_155"/></StgValue>
</operation>

<operation id="761" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:518 %ref_pixel_V_addr_157 = getelementptr i16 %ref_pixel_V, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_157"/></StgValue>
</operation>

<operation id="762" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:519 %ref_pixel_V_load_156 = load i8 %ref_pixel_V_addr_157

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_156"/></StgValue>
</operation>

<operation id="763" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:520 %ref_pixel_V_addr_158 = getelementptr i16 %ref_pixel_V, i64 0, i64 157

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_158"/></StgValue>
</operation>

<operation id="764" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:521 %ref_pixel_V_load_157 = load i8 %ref_pixel_V_addr_158

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_157"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="765" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:519 %ref_pixel_V_load_156 = load i8 %ref_pixel_V_addr_157

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_156"/></StgValue>
</operation>

<operation id="766" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:521 %ref_pixel_V_load_157 = load i8 %ref_pixel_V_addr_158

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_157"/></StgValue>
</operation>

<operation id="767" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:522 %ref_pixel_V_addr_159 = getelementptr i16 %ref_pixel_V, i64 0, i64 158

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_159"/></StgValue>
</operation>

<operation id="768" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:523 %ref_pixel_V_load_158 = load i8 %ref_pixel_V_addr_159

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_158"/></StgValue>
</operation>

<operation id="769" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:524 %ref_pixel_V_addr_160 = getelementptr i16 %ref_pixel_V, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_160"/></StgValue>
</operation>

<operation id="770" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:525 %ref_pixel_V_load_159 = load i8 %ref_pixel_V_addr_160

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_159"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="771" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:523 %ref_pixel_V_load_158 = load i8 %ref_pixel_V_addr_159

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_158"/></StgValue>
</operation>

<operation id="772" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:525 %ref_pixel_V_load_159 = load i8 %ref_pixel_V_addr_160

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_159"/></StgValue>
</operation>

<operation id="773" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:526 %ref_pixel_V_addr_161 = getelementptr i16 %ref_pixel_V, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_161"/></StgValue>
</operation>

<operation id="774" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:527 %ref_pixel_V_load_160 = load i8 %ref_pixel_V_addr_161

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_160"/></StgValue>
</operation>

<operation id="775" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:528 %ref_pixel_V_addr_162 = getelementptr i16 %ref_pixel_V, i64 0, i64 161

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_162"/></StgValue>
</operation>

<operation id="776" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:529 %ref_pixel_V_load_161 = load i8 %ref_pixel_V_addr_162

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_161"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="777" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:527 %ref_pixel_V_load_160 = load i8 %ref_pixel_V_addr_161

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_160"/></StgValue>
</operation>

<operation id="778" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:529 %ref_pixel_V_load_161 = load i8 %ref_pixel_V_addr_162

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_161"/></StgValue>
</operation>

<operation id="779" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:530 %ref_pixel_V_addr_163 = getelementptr i16 %ref_pixel_V, i64 0, i64 162

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_163"/></StgValue>
</operation>

<operation id="780" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:531 %ref_pixel_V_load_162 = load i8 %ref_pixel_V_addr_163

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_162"/></StgValue>
</operation>

<operation id="781" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:532 %ref_pixel_V_addr_164 = getelementptr i16 %ref_pixel_V, i64 0, i64 163

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_164"/></StgValue>
</operation>

<operation id="782" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:533 %ref_pixel_V_load_163 = load i8 %ref_pixel_V_addr_164

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_163"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="783" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:531 %ref_pixel_V_load_162 = load i8 %ref_pixel_V_addr_163

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_162"/></StgValue>
</operation>

<operation id="784" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:533 %ref_pixel_V_load_163 = load i8 %ref_pixel_V_addr_164

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_163"/></StgValue>
</operation>

<operation id="785" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:534 %ref_pixel_V_addr_165 = getelementptr i16 %ref_pixel_V, i64 0, i64 164

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_165"/></StgValue>
</operation>

<operation id="786" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:535 %ref_pixel_V_load_164 = load i8 %ref_pixel_V_addr_165

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_164"/></StgValue>
</operation>

<operation id="787" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:536 %ref_pixel_V_addr_166 = getelementptr i16 %ref_pixel_V, i64 0, i64 165

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_166"/></StgValue>
</operation>

<operation id="788" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:537 %ref_pixel_V_load_165 = load i8 %ref_pixel_V_addr_166

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_165"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="789" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:535 %ref_pixel_V_load_164 = load i8 %ref_pixel_V_addr_165

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_164"/></StgValue>
</operation>

<operation id="790" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:537 %ref_pixel_V_load_165 = load i8 %ref_pixel_V_addr_166

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_165"/></StgValue>
</operation>

<operation id="791" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:538 %ref_pixel_V_addr_167 = getelementptr i16 %ref_pixel_V, i64 0, i64 166

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_167"/></StgValue>
</operation>

<operation id="792" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:539 %ref_pixel_V_load_166 = load i8 %ref_pixel_V_addr_167

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_166"/></StgValue>
</operation>

<operation id="793" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:540 %ref_pixel_V_addr_168 = getelementptr i16 %ref_pixel_V, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_168"/></StgValue>
</operation>

<operation id="794" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:541 %ref_pixel_V_load_167 = load i8 %ref_pixel_V_addr_168

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_167"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="795" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:539 %ref_pixel_V_load_166 = load i8 %ref_pixel_V_addr_167

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_166"/></StgValue>
</operation>

<operation id="796" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:541 %ref_pixel_V_load_167 = load i8 %ref_pixel_V_addr_168

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_167"/></StgValue>
</operation>

<operation id="797" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:542 %ref_pixel_V_addr_169 = getelementptr i16 %ref_pixel_V, i64 0, i64 168

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_169"/></StgValue>
</operation>

<operation id="798" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:543 %ref_pixel_V_load_168 = load i8 %ref_pixel_V_addr_169

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_168"/></StgValue>
</operation>

<operation id="799" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:544 %ref_pixel_V_addr_170 = getelementptr i16 %ref_pixel_V, i64 0, i64 169

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_170"/></StgValue>
</operation>

<operation id="800" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:545 %ref_pixel_V_load_169 = load i8 %ref_pixel_V_addr_170

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_169"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="801" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:543 %ref_pixel_V_load_168 = load i8 %ref_pixel_V_addr_169

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_168"/></StgValue>
</operation>

<operation id="802" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:545 %ref_pixel_V_load_169 = load i8 %ref_pixel_V_addr_170

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_169"/></StgValue>
</operation>

<operation id="803" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:546 %ref_pixel_V_addr_171 = getelementptr i16 %ref_pixel_V, i64 0, i64 170

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_171"/></StgValue>
</operation>

<operation id="804" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:547 %ref_pixel_V_load_170 = load i8 %ref_pixel_V_addr_171

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_170"/></StgValue>
</operation>

<operation id="805" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:548 %ref_pixel_V_addr_172 = getelementptr i16 %ref_pixel_V, i64 0, i64 171

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_172"/></StgValue>
</operation>

<operation id="806" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:549 %ref_pixel_V_load_171 = load i8 %ref_pixel_V_addr_172

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_171"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="807" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:547 %ref_pixel_V_load_170 = load i8 %ref_pixel_V_addr_171

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_170"/></StgValue>
</operation>

<operation id="808" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:549 %ref_pixel_V_load_171 = load i8 %ref_pixel_V_addr_172

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_171"/></StgValue>
</operation>

<operation id="809" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:550 %ref_pixel_V_addr_173 = getelementptr i16 %ref_pixel_V, i64 0, i64 172

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_173"/></StgValue>
</operation>

<operation id="810" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:551 %ref_pixel_V_load_172 = load i8 %ref_pixel_V_addr_173

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_172"/></StgValue>
</operation>

<operation id="811" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:552 %ref_pixel_V_addr_174 = getelementptr i16 %ref_pixel_V, i64 0, i64 173

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_174"/></StgValue>
</operation>

<operation id="812" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:553 %ref_pixel_V_load_173 = load i8 %ref_pixel_V_addr_174

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_173"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="813" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:551 %ref_pixel_V_load_172 = load i8 %ref_pixel_V_addr_173

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_172"/></StgValue>
</operation>

<operation id="814" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:553 %ref_pixel_V_load_173 = load i8 %ref_pixel_V_addr_174

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_173"/></StgValue>
</operation>

<operation id="815" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:554 %ref_pixel_V_addr_175 = getelementptr i16 %ref_pixel_V, i64 0, i64 174

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_175"/></StgValue>
</operation>

<operation id="816" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:555 %ref_pixel_V_load_174 = load i8 %ref_pixel_V_addr_175

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_174"/></StgValue>
</operation>

<operation id="817" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:556 %ref_pixel_V_addr_176 = getelementptr i16 %ref_pixel_V, i64 0, i64 175

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_176"/></StgValue>
</operation>

<operation id="818" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:557 %ref_pixel_V_load_175 = load i8 %ref_pixel_V_addr_176

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_175"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="819" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:555 %ref_pixel_V_load_174 = load i8 %ref_pixel_V_addr_175

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_174"/></StgValue>
</operation>

<operation id="820" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:557 %ref_pixel_V_load_175 = load i8 %ref_pixel_V_addr_176

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_175"/></StgValue>
</operation>

<operation id="821" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:558 %ref_pixel_V_addr_177 = getelementptr i16 %ref_pixel_V, i64 0, i64 176

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_177"/></StgValue>
</operation>

<operation id="822" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:559 %ref_pixel_V_load_176 = load i8 %ref_pixel_V_addr_177

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_176"/></StgValue>
</operation>

<operation id="823" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:560 %ref_pixel_V_addr_178 = getelementptr i16 %ref_pixel_V, i64 0, i64 177

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_178"/></StgValue>
</operation>

<operation id="824" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:561 %ref_pixel_V_load_177 = load i8 %ref_pixel_V_addr_178

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_177"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="825" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:559 %ref_pixel_V_load_176 = load i8 %ref_pixel_V_addr_177

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_176"/></StgValue>
</operation>

<operation id="826" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:561 %ref_pixel_V_load_177 = load i8 %ref_pixel_V_addr_178

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_177"/></StgValue>
</operation>

<operation id="827" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:562 %ref_pixel_V_addr_179 = getelementptr i16 %ref_pixel_V, i64 0, i64 178

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_179"/></StgValue>
</operation>

<operation id="828" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:563 %ref_pixel_V_load_178 = load i8 %ref_pixel_V_addr_179

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_178"/></StgValue>
</operation>

<operation id="829" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:564 %ref_pixel_V_addr_180 = getelementptr i16 %ref_pixel_V, i64 0, i64 179

]]></Node>
<StgValue><ssdm name="ref_pixel_V_addr_180"/></StgValue>
</operation>

<operation id="830" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:565 %ref_pixel_V_load_179 = load i8 %ref_pixel_V_addr_180

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_179"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="831" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:563 %ref_pixel_V_load_178 = load i8 %ref_pixel_V_addr_179

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_178"/></StgValue>
</operation>

<operation id="832" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:565 %ref_pixel_V_load_179 = load i8 %ref_pixel_V_addr_180

]]></Node>
<StgValue><ssdm name="ref_pixel_V_load_179"/></StgValue>
</operation>

<operation id="833" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="32" op_182_bw="4" op_183_bw="4" op_184_bw="4" op_185_bw="1" op_186_bw="5" op_187_bw="5" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="1" op_372_bw="0" op_373_bw="0" op_374_bw="0">
<![CDATA[
entry:567 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_L1, i16 %pixels_179, i16 %pixels_178, i16 %pixels_177, i16 %pixels_176, i16 %pixels_175, i16 %pixels_174, i16 %pixels_173, i16 %pixels_172, i16 %pixels_171, i16 %pixels_170, i16 %pixels_169, i16 %pixels_168, i16 %pixels_167, i16 %pixels_166, i16 %pixels_165, i16 %pixels_164, i16 %pixels_163, i16 %pixels_162, i16 %pixels_161, i16 %pixels_160, i16 %pixels_159, i16 %pixels_158, i16 %pixels_157, i16 %pixels_156, i16 %pixels_155, i16 %pixels_154, i16 %pixels_153, i16 %pixels_152, i16 %pixels_151, i16 %pixels_150, i16 %pixels_149, i16 %pixels_148, i16 %pixels_147, i16 %pixels_146, i16 %pixels_145, i16 %pixels_144, i16 %pixels_143, i16 %pixels_142, i16 %pixels_141, i16 %pixels_140, i16 %pixels_139, i16 %pixels_138, i16 %pixels_137, i16 %pixels_136, i16 %pixels_135, i16 %pixels_134, i16 %pixels_133, i16 %pixels_132, i16 %pixels_131, i16 %pixels_130, i16 %pixels_129, i16 %pixels_128, i16 %pixels_127, i16 %pixels_126, i16 %pixels_125, i16 %pixels_124, i16 %pixels_123, i16 %pixels_122, i16 %pixels_121, i16 %pixels_120, i16 %pixels_119, i16 %pixels_118, i16 %pixels_117, i16 %pixels_116, i16 %pixels_115, i16 %pixels_114, i16 %pixels_113, i16 %pixels_112, i16 %pixels_111, i16 %pixels_110, i16 %pixels_109, i16 %pixels_108, i16 %pixels_107, i16 %pixels_106, i16 %pixels_105, i16 %pixels_104, i16 %pixels_103, i16 %pixels_102, i16 %pixels_101, i16 %pixels_100, i16 %pixels_99, i16 %pixels_98, i16 %pixels_97, i16 %pixels_96, i16 %pixels_95, i16 %pixels_94, i16 %pixels_93, i16 %pixels_92, i16 %pixels_91, i16 %pixels_90, i16 %pixels_89, i16 %pixels_88, i16 %pixels_87, i16 %pixels_86, i16 %pixels_85, i16 %pixels_84, i16 %pixels_83, i16 %pixels_82, i16 %pixels_81, i16 %pixels_80, i16 %pixels_79, i16 %pixels_78, i16 %pixels_77, i16 %pixels_76, i16 %pixels_75, i16 %pixels_74, i16 %pixels_73, i16 %pixels_72, i16 %pixels_71, i16 %pixels_70, i16 %pixels_69, i16 %pixels_68, i16 %pixels_67, i16 %pixels_66, i16 %pixels_65, i16 %pixels_64, i16 %pixels_63, i16 %pixels_62, i16 %pixels_61, i16 %pixels_60, i16 %pixels_59, i16 %pixels_58, i16 %pixels_57, i16 %pixels_56, i16 %pixels_55, i16 %pixels_54, i16 %pixels_53, i16 %pixels_52, i16 %pixels_51, i16 %pixels_50, i16 %pixels_49, i16 %pixels_48, i16 %pixels_47, i16 %pixels_46, i16 %pixels_45, i16 %pixels_44, i16 %pixels_43, i16 %pixels_42, i16 %pixels_41, i16 %pixels_40, i16 %pixels_39, i16 %pixels_38, i16 %pixels_37, i16 %pixels_36, i16 %pixels_35, i16 %pixels_34, i16 %pixels_33, i16 %pixels_32, i16 %pixels_31, i16 %pixels_30, i16 %pixels_29, i16 %pixels_28, i16 %pixels_27, i16 %pixels_26, i16 %pixels_25, i16 %pixels_24, i16 %pixels_23, i16 %pixels_22, i16 %pixels_21, i16 %pixels_20, i16 %pixels_19, i16 %pixels_18, i16 %pixels_17, i16 %pixels_16, i16 %pixels_15, i16 %pixels_14, i16 %pixels_13, i16 %pixels_12, i16 %pixels_11, i16 %pixels_10, i16 %pixels_9, i16 %pixels_8, i16 %pixels_7, i16 %pixels_6, i16 %pixels_5, i16 %pixels_4, i16 %pixels_3, i16 %pixels_2, i16 %pixels_1, i16 %pixels, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, i16 %ref_pixel_V_load, i16 %ref_pixel_V_load_1, i16 %ref_pixel_V_load_2, i16 %ref_pixel_V_load_3, i16 %ref_pixel_V_load_4, i16 %ref_pixel_V_load_5, i16 %ref_pixel_V_load_6, i16 %ref_pixel_V_load_7, i16 %ref_pixel_V_load_8, i16 %ref_pixel_V_load_9, i16 %ref_pixel_V_load_10, i16 %ref_pixel_V_load_11, i16 %ref_pixel_V_load_12, i16 %ref_pixel_V_load_13, i16 %ref_pixel_V_load_14, i16 %ref_pixel_V_load_15, i16 %ref_pixel_V_load_16, i16 %ref_pixel_V_load_17, i16 %ref_pixel_V_load_18, i16 %ref_pixel_V_load_19, i16 %ref_pixel_V_load_20, i16 %ref_pixel_V_load_21, i16 %ref_pixel_V_load_22, i16 %ref_pixel_V_load_23, i16 %ref_pixel_V_load_24, i16 %ref_pixel_V_load_25, i16 %ref_pixel_V_load_26, i16 %ref_pixel_V_load_27, i16 %ref_pixel_V_load_28, i16 %ref_pixel_V_load_29, i16 %ref_pixel_V_load_30, i16 %ref_pixel_V_load_31, i16 %ref_pixel_V_load_32, i16 %ref_pixel_V_load_33, i16 %ref_pixel_V_load_34, i16 %ref_pixel_V_load_35, i16 %ref_pixel_V_load_36, i16 %ref_pixel_V_load_37, i16 %ref_pixel_V_load_38, i16 %ref_pixel_V_load_39, i16 %ref_pixel_V_load_40, i16 %ref_pixel_V_load_41, i16 %ref_pixel_V_load_42, i16 %ref_pixel_V_load_43, i16 %ref_pixel_V_load_44, i16 %ref_pixel_V_load_45, i16 %ref_pixel_V_load_46, i16 %ref_pixel_V_load_47, i16 %ref_pixel_V_load_48, i16 %ref_pixel_V_load_49, i16 %ref_pixel_V_load_50, i16 %ref_pixel_V_load_51, i16 %ref_pixel_V_load_52, i16 %ref_pixel_V_load_53, i16 %ref_pixel_V_load_54, i16 %ref_pixel_V_load_55, i16 %ref_pixel_V_load_56, i16 %ref_pixel_V_load_57, i16 %ref_pixel_V_load_58, i16 %ref_pixel_V_load_59, i16 %ref_pixel_V_load_60, i16 %ref_pixel_V_load_61, i16 %ref_pixel_V_load_62, i16 %ref_pixel_V_load_63, i16 %ref_pixel_V_load_64, i16 %ref_pixel_V_load_65, i16 %ref_pixel_V_load_66, i16 %ref_pixel_V_load_67, i16 %ref_pixel_V_load_68, i16 %ref_pixel_V_load_69, i16 %ref_pixel_V_load_70, i16 %ref_pixel_V_load_71, i16 %ref_pixel_V_load_72, i16 %ref_pixel_V_load_73, i16 %ref_pixel_V_load_74, i16 %ref_pixel_V_load_75, i16 %ref_pixel_V_load_76, i16 %ref_pixel_V_load_77, i16 %ref_pixel_V_load_78, i16 %ref_pixel_V_load_79, i16 %ref_pixel_V_load_80, i16 %ref_pixel_V_load_81, i16 %ref_pixel_V_load_82, i16 %ref_pixel_V_load_83, i16 %ref_pixel_V_load_84, i16 %ref_pixel_V_load_85, i16 %ref_pixel_V_load_86, i16 %ref_pixel_V_load_87, i16 %ref_pixel_V_load_88, i16 %ref_pixel_V_load_89, i16 %ref_pixel_V_load_90, i16 %ref_pixel_V_load_91, i16 %ref_pixel_V_load_92, i16 %ref_pixel_V_load_93, i16 %ref_pixel_V_load_94, i16 %ref_pixel_V_load_95, i16 %ref_pixel_V_load_96, i16 %ref_pixel_V_load_97, i16 %ref_pixel_V_load_98, i16 %ref_pixel_V_load_99, i16 %ref_pixel_V_load_100, i16 %ref_pixel_V_load_101, i16 %ref_pixel_V_load_102, i16 %ref_pixel_V_load_103, i16 %ref_pixel_V_load_104, i16 %ref_pixel_V_load_105, i16 %ref_pixel_V_load_106, i16 %ref_pixel_V_load_107, i16 %ref_pixel_V_load_108, i16 %ref_pixel_V_load_109, i16 %ref_pixel_V_load_110, i16 %ref_pixel_V_load_111, i16 %ref_pixel_V_load_112, i16 %ref_pixel_V_load_113, i16 %ref_pixel_V_load_114, i16 %ref_pixel_V_load_115, i16 %ref_pixel_V_load_116, i16 %ref_pixel_V_load_117, i16 %ref_pixel_V_load_118, i16 %ref_pixel_V_load_119, i16 %ref_pixel_V_load_120, i16 %ref_pixel_V_load_121, i16 %ref_pixel_V_load_122, i16 %ref_pixel_V_load_123, i16 %ref_pixel_V_load_124, i16 %ref_pixel_V_load_125, i16 %ref_pixel_V_load_126, i16 %ref_pixel_V_load_127, i16 %ref_pixel_V_load_128, i16 %ref_pixel_V_load_129, i16 %ref_pixel_V_load_130, i16 %ref_pixel_V_load_131, i16 %ref_pixel_V_load_132, i16 %ref_pixel_V_load_133, i16 %ref_pixel_V_load_134, i16 %ref_pixel_V_load_135, i16 %ref_pixel_V_load_136, i16 %ref_pixel_V_load_137, i16 %ref_pixel_V_load_138, i16 %ref_pixel_V_load_139, i16 %ref_pixel_V_load_140, i16 %ref_pixel_V_load_141, i16 %ref_pixel_V_load_142, i16 %ref_pixel_V_load_143, i16 %ref_pixel_V_load_144, i16 %ref_pixel_V_load_145, i16 %ref_pixel_V_load_146, i16 %ref_pixel_V_load_147, i16 %ref_pixel_V_load_148, i16 %ref_pixel_V_load_149, i16 %ref_pixel_V_load_150, i16 %ref_pixel_V_load_151, i16 %ref_pixel_V_load_152, i16 %ref_pixel_V_load_153, i16 %ref_pixel_V_load_154, i16 %ref_pixel_V_load_155, i16 %ref_pixel_V_load_156, i16 %ref_pixel_V_load_157, i16 %ref_pixel_V_load_158, i16 %ref_pixel_V_load_159, i16 %ref_pixel_V_load_160, i16 %ref_pixel_V_load_161, i16 %ref_pixel_V_load_162, i16 %ref_pixel_V_load_163, i16 %ref_pixel_V_load_164, i16 %ref_pixel_V_load_165, i16 %ref_pixel_V_load_166, i16 %ref_pixel_V_load_167, i16 %ref_pixel_V_load_168, i16 %ref_pixel_V_load_169, i16 %ref_pixel_V_load_170, i16 %ref_pixel_V_load_171, i16 %ref_pixel_V_load_172, i16 %ref_pixel_V_load_173, i16 %ref_pixel_V_load_174, i16 %ref_pixel_V_load_175, i16 %ref_pixel_V_load_176, i16 %ref_pixel_V_load_177, i16 %ref_pixel_V_load_178, i16 %ref_pixel_V_load_179, i32 %min_distance_loc, i32 %min_pixel_index_i_loc, i32 %min_pixel_index_j_loc, i1 %active_idx_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="834" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="32" op_182_bw="4" op_183_bw="4" op_184_bw="4" op_185_bw="1" op_186_bw="5" op_187_bw="5" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="1" op_372_bw="0" op_373_bw="0" op_374_bw="0">
<![CDATA[
entry:567 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_L1, i16 %pixels_179, i16 %pixels_178, i16 %pixels_177, i16 %pixels_176, i16 %pixels_175, i16 %pixels_174, i16 %pixels_173, i16 %pixels_172, i16 %pixels_171, i16 %pixels_170, i16 %pixels_169, i16 %pixels_168, i16 %pixels_167, i16 %pixels_166, i16 %pixels_165, i16 %pixels_164, i16 %pixels_163, i16 %pixels_162, i16 %pixels_161, i16 %pixels_160, i16 %pixels_159, i16 %pixels_158, i16 %pixels_157, i16 %pixels_156, i16 %pixels_155, i16 %pixels_154, i16 %pixels_153, i16 %pixels_152, i16 %pixels_151, i16 %pixels_150, i16 %pixels_149, i16 %pixels_148, i16 %pixels_147, i16 %pixels_146, i16 %pixels_145, i16 %pixels_144, i16 %pixels_143, i16 %pixels_142, i16 %pixels_141, i16 %pixels_140, i16 %pixels_139, i16 %pixels_138, i16 %pixels_137, i16 %pixels_136, i16 %pixels_135, i16 %pixels_134, i16 %pixels_133, i16 %pixels_132, i16 %pixels_131, i16 %pixels_130, i16 %pixels_129, i16 %pixels_128, i16 %pixels_127, i16 %pixels_126, i16 %pixels_125, i16 %pixels_124, i16 %pixels_123, i16 %pixels_122, i16 %pixels_121, i16 %pixels_120, i16 %pixels_119, i16 %pixels_118, i16 %pixels_117, i16 %pixels_116, i16 %pixels_115, i16 %pixels_114, i16 %pixels_113, i16 %pixels_112, i16 %pixels_111, i16 %pixels_110, i16 %pixels_109, i16 %pixels_108, i16 %pixels_107, i16 %pixels_106, i16 %pixels_105, i16 %pixels_104, i16 %pixels_103, i16 %pixels_102, i16 %pixels_101, i16 %pixels_100, i16 %pixels_99, i16 %pixels_98, i16 %pixels_97, i16 %pixels_96, i16 %pixels_95, i16 %pixels_94, i16 %pixels_93, i16 %pixels_92, i16 %pixels_91, i16 %pixels_90, i16 %pixels_89, i16 %pixels_88, i16 %pixels_87, i16 %pixels_86, i16 %pixels_85, i16 %pixels_84, i16 %pixels_83, i16 %pixels_82, i16 %pixels_81, i16 %pixels_80, i16 %pixels_79, i16 %pixels_78, i16 %pixels_77, i16 %pixels_76, i16 %pixels_75, i16 %pixels_74, i16 %pixels_73, i16 %pixels_72, i16 %pixels_71, i16 %pixels_70, i16 %pixels_69, i16 %pixels_68, i16 %pixels_67, i16 %pixels_66, i16 %pixels_65, i16 %pixels_64, i16 %pixels_63, i16 %pixels_62, i16 %pixels_61, i16 %pixels_60, i16 %pixels_59, i16 %pixels_58, i16 %pixels_57, i16 %pixels_56, i16 %pixels_55, i16 %pixels_54, i16 %pixels_53, i16 %pixels_52, i16 %pixels_51, i16 %pixels_50, i16 %pixels_49, i16 %pixels_48, i16 %pixels_47, i16 %pixels_46, i16 %pixels_45, i16 %pixels_44, i16 %pixels_43, i16 %pixels_42, i16 %pixels_41, i16 %pixels_40, i16 %pixels_39, i16 %pixels_38, i16 %pixels_37, i16 %pixels_36, i16 %pixels_35, i16 %pixels_34, i16 %pixels_33, i16 %pixels_32, i16 %pixels_31, i16 %pixels_30, i16 %pixels_29, i16 %pixels_28, i16 %pixels_27, i16 %pixels_26, i16 %pixels_25, i16 %pixels_24, i16 %pixels_23, i16 %pixels_22, i16 %pixels_21, i16 %pixels_20, i16 %pixels_19, i16 %pixels_18, i16 %pixels_17, i16 %pixels_16, i16 %pixels_15, i16 %pixels_14, i16 %pixels_13, i16 %pixels_12, i16 %pixels_11, i16 %pixels_10, i16 %pixels_9, i16 %pixels_8, i16 %pixels_7, i16 %pixels_6, i16 %pixels_5, i16 %pixels_4, i16 %pixels_3, i16 %pixels_2, i16 %pixels_1, i16 %pixels, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, i16 %ref_pixel_V_load, i16 %ref_pixel_V_load_1, i16 %ref_pixel_V_load_2, i16 %ref_pixel_V_load_3, i16 %ref_pixel_V_load_4, i16 %ref_pixel_V_load_5, i16 %ref_pixel_V_load_6, i16 %ref_pixel_V_load_7, i16 %ref_pixel_V_load_8, i16 %ref_pixel_V_load_9, i16 %ref_pixel_V_load_10, i16 %ref_pixel_V_load_11, i16 %ref_pixel_V_load_12, i16 %ref_pixel_V_load_13, i16 %ref_pixel_V_load_14, i16 %ref_pixel_V_load_15, i16 %ref_pixel_V_load_16, i16 %ref_pixel_V_load_17, i16 %ref_pixel_V_load_18, i16 %ref_pixel_V_load_19, i16 %ref_pixel_V_load_20, i16 %ref_pixel_V_load_21, i16 %ref_pixel_V_load_22, i16 %ref_pixel_V_load_23, i16 %ref_pixel_V_load_24, i16 %ref_pixel_V_load_25, i16 %ref_pixel_V_load_26, i16 %ref_pixel_V_load_27, i16 %ref_pixel_V_load_28, i16 %ref_pixel_V_load_29, i16 %ref_pixel_V_load_30, i16 %ref_pixel_V_load_31, i16 %ref_pixel_V_load_32, i16 %ref_pixel_V_load_33, i16 %ref_pixel_V_load_34, i16 %ref_pixel_V_load_35, i16 %ref_pixel_V_load_36, i16 %ref_pixel_V_load_37, i16 %ref_pixel_V_load_38, i16 %ref_pixel_V_load_39, i16 %ref_pixel_V_load_40, i16 %ref_pixel_V_load_41, i16 %ref_pixel_V_load_42, i16 %ref_pixel_V_load_43, i16 %ref_pixel_V_load_44, i16 %ref_pixel_V_load_45, i16 %ref_pixel_V_load_46, i16 %ref_pixel_V_load_47, i16 %ref_pixel_V_load_48, i16 %ref_pixel_V_load_49, i16 %ref_pixel_V_load_50, i16 %ref_pixel_V_load_51, i16 %ref_pixel_V_load_52, i16 %ref_pixel_V_load_53, i16 %ref_pixel_V_load_54, i16 %ref_pixel_V_load_55, i16 %ref_pixel_V_load_56, i16 %ref_pixel_V_load_57, i16 %ref_pixel_V_load_58, i16 %ref_pixel_V_load_59, i16 %ref_pixel_V_load_60, i16 %ref_pixel_V_load_61, i16 %ref_pixel_V_load_62, i16 %ref_pixel_V_load_63, i16 %ref_pixel_V_load_64, i16 %ref_pixel_V_load_65, i16 %ref_pixel_V_load_66, i16 %ref_pixel_V_load_67, i16 %ref_pixel_V_load_68, i16 %ref_pixel_V_load_69, i16 %ref_pixel_V_load_70, i16 %ref_pixel_V_load_71, i16 %ref_pixel_V_load_72, i16 %ref_pixel_V_load_73, i16 %ref_pixel_V_load_74, i16 %ref_pixel_V_load_75, i16 %ref_pixel_V_load_76, i16 %ref_pixel_V_load_77, i16 %ref_pixel_V_load_78, i16 %ref_pixel_V_load_79, i16 %ref_pixel_V_load_80, i16 %ref_pixel_V_load_81, i16 %ref_pixel_V_load_82, i16 %ref_pixel_V_load_83, i16 %ref_pixel_V_load_84, i16 %ref_pixel_V_load_85, i16 %ref_pixel_V_load_86, i16 %ref_pixel_V_load_87, i16 %ref_pixel_V_load_88, i16 %ref_pixel_V_load_89, i16 %ref_pixel_V_load_90, i16 %ref_pixel_V_load_91, i16 %ref_pixel_V_load_92, i16 %ref_pixel_V_load_93, i16 %ref_pixel_V_load_94, i16 %ref_pixel_V_load_95, i16 %ref_pixel_V_load_96, i16 %ref_pixel_V_load_97, i16 %ref_pixel_V_load_98, i16 %ref_pixel_V_load_99, i16 %ref_pixel_V_load_100, i16 %ref_pixel_V_load_101, i16 %ref_pixel_V_load_102, i16 %ref_pixel_V_load_103, i16 %ref_pixel_V_load_104, i16 %ref_pixel_V_load_105, i16 %ref_pixel_V_load_106, i16 %ref_pixel_V_load_107, i16 %ref_pixel_V_load_108, i16 %ref_pixel_V_load_109, i16 %ref_pixel_V_load_110, i16 %ref_pixel_V_load_111, i16 %ref_pixel_V_load_112, i16 %ref_pixel_V_load_113, i16 %ref_pixel_V_load_114, i16 %ref_pixel_V_load_115, i16 %ref_pixel_V_load_116, i16 %ref_pixel_V_load_117, i16 %ref_pixel_V_load_118, i16 %ref_pixel_V_load_119, i16 %ref_pixel_V_load_120, i16 %ref_pixel_V_load_121, i16 %ref_pixel_V_load_122, i16 %ref_pixel_V_load_123, i16 %ref_pixel_V_load_124, i16 %ref_pixel_V_load_125, i16 %ref_pixel_V_load_126, i16 %ref_pixel_V_load_127, i16 %ref_pixel_V_load_128, i16 %ref_pixel_V_load_129, i16 %ref_pixel_V_load_130, i16 %ref_pixel_V_load_131, i16 %ref_pixel_V_load_132, i16 %ref_pixel_V_load_133, i16 %ref_pixel_V_load_134, i16 %ref_pixel_V_load_135, i16 %ref_pixel_V_load_136, i16 %ref_pixel_V_load_137, i16 %ref_pixel_V_load_138, i16 %ref_pixel_V_load_139, i16 %ref_pixel_V_load_140, i16 %ref_pixel_V_load_141, i16 %ref_pixel_V_load_142, i16 %ref_pixel_V_load_143, i16 %ref_pixel_V_load_144, i16 %ref_pixel_V_load_145, i16 %ref_pixel_V_load_146, i16 %ref_pixel_V_load_147, i16 %ref_pixel_V_load_148, i16 %ref_pixel_V_load_149, i16 %ref_pixel_V_load_150, i16 %ref_pixel_V_load_151, i16 %ref_pixel_V_load_152, i16 %ref_pixel_V_load_153, i16 %ref_pixel_V_load_154, i16 %ref_pixel_V_load_155, i16 %ref_pixel_V_load_156, i16 %ref_pixel_V_load_157, i16 %ref_pixel_V_load_158, i16 %ref_pixel_V_load_159, i16 %ref_pixel_V_load_160, i16 %ref_pixel_V_load_161, i16 %ref_pixel_V_load_162, i16 %ref_pixel_V_load_163, i16 %ref_pixel_V_load_164, i16 %ref_pixel_V_load_165, i16 %ref_pixel_V_load_166, i16 %ref_pixel_V_load_167, i16 %ref_pixel_V_load_168, i16 %ref_pixel_V_load_169, i16 %ref_pixel_V_load_170, i16 %ref_pixel_V_load_171, i16 %ref_pixel_V_load_172, i16 %ref_pixel_V_load_173, i16 %ref_pixel_V_load_174, i16 %ref_pixel_V_load_175, i16 %ref_pixel_V_load_176, i16 %ref_pixel_V_load_177, i16 %ref_pixel_V_load_178, i16 %ref_pixel_V_load_179, i32 %min_distance_loc, i32 %min_pixel_index_i_loc, i32 %min_pixel_index_j_loc, i1 %active_idx_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="835" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:572 %empty_106 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="836" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:571 %active_idx_2_loc_load = load i1 %active_idx_2_loc

]]></Node>
<StgValue><ssdm name="active_idx_2_loc_load"/></StgValue>
</operation>

<operation id="837" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:573 %sub69 = xor i1 %active_idx_2_loc_load, i1 1

]]></Node>
<StgValue><ssdm name="sub69"/></StgValue>
</operation>

<operation id="838" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:574 %empty_107 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="839" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="32" op_183_bw="4" op_184_bw="4" op_185_bw="4" op_186_bw="1" op_187_bw="5" op_188_bw="5" op_189_bw="0" op_190_bw="0" op_191_bw="0">
<![CDATA[
entry:575 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2, i16 %pixels_179, i1 %sub69, i16 %pixels_177, i16 %pixels_175, i16 %pixels_173, i16 %pixels_171, i16 %pixels_169, i16 %pixels_167, i16 %pixels_165, i16 %pixels_163, i16 %pixels_161, i16 %pixels_159, i16 %pixels_157, i16 %pixels_155, i16 %pixels_153, i16 %pixels_151, i16 %pixels_149, i16 %pixels_147, i16 %pixels_145, i16 %pixels_143, i16 %pixels_141, i16 %pixels_139, i16 %pixels_137, i16 %pixels_135, i16 %pixels_133, i16 %pixels_131, i16 %pixels_129, i16 %pixels_127, i16 %pixels_125, i16 %pixels_123, i16 %pixels_121, i16 %pixels_119, i16 %pixels_117, i16 %pixels_115, i16 %pixels_113, i16 %pixels_111, i16 %pixels_109, i16 %pixels_107, i16 %pixels_105, i16 %pixels_103, i16 %pixels_101, i16 %pixels_99, i16 %pixels_97, i16 %pixels_95, i16 %pixels_93, i16 %pixels_91, i16 %pixels_89, i16 %pixels_87, i16 %pixels_85, i16 %pixels_83, i16 %pixels_81, i16 %pixels_79, i16 %pixels_77, i16 %pixels_75, i16 %pixels_73, i16 %pixels_71, i16 %pixels_69, i16 %pixels_67, i16 %pixels_65, i16 %pixels_63, i16 %pixels_61, i16 %pixels_59, i16 %pixels_57, i16 %pixels_55, i16 %pixels_53, i16 %pixels_51, i16 %pixels_49, i16 %pixels_47, i16 %pixels_45, i16 %pixels_43, i16 %pixels_41, i16 %pixels_39, i16 %pixels_37, i16 %pixels_35, i16 %pixels_33, i16 %pixels_31, i16 %pixels_29, i16 %pixels_27, i16 %pixels_25, i16 %pixels_23, i16 %pixels_21, i16 %pixels_19, i16 %pixels_17, i16 %pixels_15, i16 %pixels_13, i16 %pixels_11, i16 %pixels_9, i16 %pixels_7, i16 %pixels_5, i16 %pixels_3, i16 %pixels_1, i16 %pixels_178, i16 %pixels_176, i16 %pixels_174, i16 %pixels_172, i16 %pixels_170, i16 %pixels_168, i16 %pixels_166, i16 %pixels_164, i16 %pixels_162, i16 %pixels_160, i16 %pixels_158, i16 %pixels_156, i16 %pixels_154, i16 %pixels_152, i16 %pixels_150, i16 %pixels_148, i16 %pixels_146, i16 %pixels_144, i16 %pixels_142, i16 %pixels_140, i16 %pixels_138, i16 %pixels_136, i16 %pixels_134, i16 %pixels_132, i16 %pixels_130, i16 %pixels_128, i16 %pixels_126, i16 %pixels_124, i16 %pixels_122, i16 %pixels_120, i16 %pixels_118, i16 %pixels_116, i16 %pixels_114, i16 %pixels_112, i16 %pixels_110, i16 %pixels_108, i16 %pixels_106, i16 %pixels_104, i16 %pixels_102, i16 %pixels_100, i16 %pixels_98, i16 %pixels_96, i16 %pixels_94, i16 %pixels_92, i16 %pixels_90, i16 %pixels_88, i16 %pixels_86, i16 %pixels_84, i16 %pixels_82, i16 %pixels_80, i16 %pixels_78, i16 %pixels_76, i16 %pixels_74, i16 %pixels_72, i16 %pixels_70, i16 %pixels_68, i16 %pixels_66, i16 %pixels_64, i16 %pixels_62, i16 %pixels_60, i16 %pixels_58, i16 %pixels_56, i16 %pixels_54, i16 %pixels_52, i16 %pixels_50, i16 %pixels_48, i16 %pixels_46, i16 %pixels_44, i16 %pixels_42, i16 %pixels_40, i16 %pixels_38, i16 %pixels_36, i16 %pixels_34, i16 %pixels_32, i16 %pixels_30, i16 %pixels_28, i16 %pixels_26, i16 %pixels_24, i16 %pixels_22, i16 %pixels_20, i16 %pixels_18, i16 %pixels_16, i16 %pixels_14, i16 %pixels_12, i16 %pixels_10, i16 %pixels_8, i16 %pixels_6, i16 %pixels_4, i16 %pixels_2, i16 %pixels, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="840" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="32" op_183_bw="4" op_184_bw="4" op_185_bw="4" op_186_bw="1" op_187_bw="5" op_188_bw="5" op_189_bw="0" op_190_bw="0" op_191_bw="0">
<![CDATA[
entry:575 %call_ln0 = call void @hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2, i16 %pixels_179, i1 %sub69, i16 %pixels_177, i16 %pixels_175, i16 %pixels_173, i16 %pixels_171, i16 %pixels_169, i16 %pixels_167, i16 %pixels_165, i16 %pixels_163, i16 %pixels_161, i16 %pixels_159, i16 %pixels_157, i16 %pixels_155, i16 %pixels_153, i16 %pixels_151, i16 %pixels_149, i16 %pixels_147, i16 %pixels_145, i16 %pixels_143, i16 %pixels_141, i16 %pixels_139, i16 %pixels_137, i16 %pixels_135, i16 %pixels_133, i16 %pixels_131, i16 %pixels_129, i16 %pixels_127, i16 %pixels_125, i16 %pixels_123, i16 %pixels_121, i16 %pixels_119, i16 %pixels_117, i16 %pixels_115, i16 %pixels_113, i16 %pixels_111, i16 %pixels_109, i16 %pixels_107, i16 %pixels_105, i16 %pixels_103, i16 %pixels_101, i16 %pixels_99, i16 %pixels_97, i16 %pixels_95, i16 %pixels_93, i16 %pixels_91, i16 %pixels_89, i16 %pixels_87, i16 %pixels_85, i16 %pixels_83, i16 %pixels_81, i16 %pixels_79, i16 %pixels_77, i16 %pixels_75, i16 %pixels_73, i16 %pixels_71, i16 %pixels_69, i16 %pixels_67, i16 %pixels_65, i16 %pixels_63, i16 %pixels_61, i16 %pixels_59, i16 %pixels_57, i16 %pixels_55, i16 %pixels_53, i16 %pixels_51, i16 %pixels_49, i16 %pixels_47, i16 %pixels_45, i16 %pixels_43, i16 %pixels_41, i16 %pixels_39, i16 %pixels_37, i16 %pixels_35, i16 %pixels_33, i16 %pixels_31, i16 %pixels_29, i16 %pixels_27, i16 %pixels_25, i16 %pixels_23, i16 %pixels_21, i16 %pixels_19, i16 %pixels_17, i16 %pixels_15, i16 %pixels_13, i16 %pixels_11, i16 %pixels_9, i16 %pixels_7, i16 %pixels_5, i16 %pixels_3, i16 %pixels_1, i16 %pixels_178, i16 %pixels_176, i16 %pixels_174, i16 %pixels_172, i16 %pixels_170, i16 %pixels_168, i16 %pixels_166, i16 %pixels_164, i16 %pixels_162, i16 %pixels_160, i16 %pixels_158, i16 %pixels_156, i16 %pixels_154, i16 %pixels_152, i16 %pixels_150, i16 %pixels_148, i16 %pixels_146, i16 %pixels_144, i16 %pixels_142, i16 %pixels_140, i16 %pixels_138, i16 %pixels_136, i16 %pixels_134, i16 %pixels_132, i16 %pixels_130, i16 %pixels_128, i16 %pixels_126, i16 %pixels_124, i16 %pixels_122, i16 %pixels_120, i16 %pixels_118, i16 %pixels_116, i16 %pixels_114, i16 %pixels_112, i16 %pixels_110, i16 %pixels_108, i16 %pixels_106, i16 %pixels_104, i16 %pixels_102, i16 %pixels_100, i16 %pixels_98, i16 %pixels_96, i16 %pixels_94, i16 %pixels_92, i16 %pixels_90, i16 %pixels_88, i16 %pixels_86, i16 %pixels_84, i16 %pixels_82, i16 %pixels_80, i16 %pixels_78, i16 %pixels_76, i16 %pixels_74, i16 %pixels_72, i16 %pixels_70, i16 %pixels_68, i16 %pixels_66, i16 %pixels_64, i16 %pixels_62, i16 %pixels_60, i16 %pixels_58, i16 %pixels_56, i16 %pixels_54, i16 %pixels_52, i16 %pixels_50, i16 %pixels_48, i16 %pixels_46, i16 %pixels_44, i16 %pixels_42, i16 %pixels_40, i16 %pixels_38, i16 %pixels_36, i16 %pixels_34, i16 %pixels_32, i16 %pixels_30, i16 %pixels_28, i16 %pixels_26, i16 %pixels_24, i16 %pixels_22, i16 %pixels_20, i16 %pixels_18, i16 %pixels_16, i16 %pixels_14, i16 %pixels_12, i16 %pixels_10, i16 %pixels_8, i16 %pixels_6, i16 %pixels_4, i16 %pixels_2, i16 %pixels, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="841" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:569 %min_pixel_index_i_loc_load = load i32 %min_pixel_index_i_loc

]]></Node>
<StgValue><ssdm name="min_pixel_index_i_loc_load"/></StgValue>
</operation>

<operation id="842" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:576 %empty_108 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="843" st_id="99" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:577 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %min_pixel_index_i_loc_load, i4 15, i4 15, i4 4, i1 0, i5 5, i5 5

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="844" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:570 %min_pixel_index_j_loc_load = load i32 %min_pixel_index_j_loc

]]></Node>
<StgValue><ssdm name="min_pixel_index_j_loc_load"/></StgValue>
</operation>

<operation id="845" st_id="100" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:577 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %min_pixel_index_i_loc_load, i4 15, i4 15, i4 4, i1 0, i5 5, i5 5

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="846" st_id="100" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:578 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %min_pixel_index_j_loc_load, i4 15, i4 15, i4 4, i1 0, i5 5, i5 5

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="847" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:568 %min_distance_loc_load = load i32 %min_distance_loc

]]></Node>
<StgValue><ssdm name="min_distance_loc_load"/></StgValue>
</operation>

<operation id="848" st_id="101" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:578 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %min_pixel_index_j_loc_load, i4 15, i4 15, i4 4, i1 0, i5 5, i5 5

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="849" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
entry:579 %e_data_V = bitcast i32 %min_distance_loc_load

]]></Node>
<StgValue><ssdm name="e_data_V"/></StgValue>
</operation>

<operation id="850" st_id="101" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:580 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %e_data_V, i4 15, i4 15, i4 4, i1 1, i5 5, i5 5

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="851" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln20"/></StgValue>
</operation>

<operation id="852" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="853" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="854" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="855" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="856" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="857" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="858" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="859" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="860" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="861" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="862" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="863" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="864" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="865" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="866" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="867" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="868" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="869" st_id="102" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:580 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i5 %out_stream_V_dest_V, i32 %e_data_V, i4 15, i4 15, i4 4, i1 1, i5 5, i5 5

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="870" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0">
<![CDATA[
entry:581 %ret_ln150 = ret

]]></Node>
<StgValue><ssdm name="ret_ln150"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
