# RISCV-RV32I-5stage-pipeline
Verilog implementation of a 5-stage pipelined RISC-V RV32I CPU with a modular and scalable pipeline architecture. Includes data forwarding, load-use hazard detection, branch/jump support, and layered unit-to-system-level verification.   
<img width="859" height="403" alt="image" src="https://github.com/user-attachments/assets/136f2d04-d362-4940-b93a-9f8598aa5520" />
