Classic Timing Analyzer report for ccq_8
Sun Oct 31 00:03:37 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_cdu'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                        ; To                                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.803 ns                                       ; d[6]                                                                                                                        ; sw_pc_ar:inst1|pc[6]                                                                                                       ; --         ; clk_cdu  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.954 ns                                      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[6]                                                                                                                       ; clk_cdu    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 17.206 ns                                      ; d[6]                                                                                                                        ; d[6]                                                                                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.156 ns                                       ; inputd[2]                                                                                                                   ; sw_pc_ar:inst1|ar[2]                                                                                                       ; --         ; clk_cdu  ; 0            ;
; Clock Setup: 'clk_cdu'       ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg7  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                             ;                                                                                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_cdu         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_cdu'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                       ; To                                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.16 MHz ( period = 3.595 ns )               ; sw_pc_ar:inst1|pc[7]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 291.80 MHz ( period = 3.427 ns )               ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[0]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg0 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg1 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg2 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg3 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg4 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg5 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg6 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg7 ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; 323.42 MHz ( period = 3.092 ns )               ; sw_pc_ar:inst1|pc[2]                                                                                                       ; sw_pc_ar:inst1|pc[2]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.828 ns                ;
; N/A   ; 327.65 MHz ( period = 3.052 ns )               ; sw_pc_ar:inst1|pc[5]                                                                                                       ; sw_pc_ar:inst1|pc[5]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.788 ns                ;
; N/A   ; 330.36 MHz ( period = 3.027 ns )               ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|pc[1]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.763 ns                ;
; N/A   ; 336.02 MHz ( period = 2.976 ns )               ; sw_pc_ar:inst1|pc[4]                                                                                                       ; sw_pc_ar:inst1|pc[4]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[6]                                                                                                       ; sw_pc_ar:inst1|pc[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.562 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[3]                                                                                                       ; sw_pc_ar:inst1|pc[3]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.458 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[5]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|pc[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.112 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[2]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[4]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|pc[5]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[2]                                                                                                       ; sw_pc_ar:inst1|pc[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[3]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[7]                                                                                                       ; sw_pc_ar:inst1|ar[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|pc[4]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[3]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[2]                                                                                                       ; sw_pc_ar:inst1|pc[5]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[2]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.885 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[4]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|pc[3]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[3]                                                                                                       ; sw_pc_ar:inst1|pc[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[2]                                                                                                       ; sw_pc_ar:inst1|pc[4]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[4]                                                                                                       ; sw_pc_ar:inst1|pc[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|ar[0]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.788 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[2]                                                                                                       ; sw_pc_ar:inst1|ar[2]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|pc[2]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[5]                                                                                                       ; sw_pc_ar:inst1|ar[5]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[5]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[3]                                                                                                       ; sw_pc_ar:inst1|pc[5]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[1]                                                                                                       ; sw_pc_ar:inst1|ar[1]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[2]                                                                                                       ; sw_pc_ar:inst1|pc[3]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[6]                                                                                                       ; sw_pc_ar:inst1|pc[7]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.713 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[4]                                                                                                       ; sw_pc_ar:inst1|pc[5]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[0]                                                                                                       ; sw_pc_ar:inst1|pc[1]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[4]                                                                                                       ; sw_pc_ar:inst1|ar[4]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[5]                                                                                                       ; sw_pc_ar:inst1|pc[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[3]                                                                                                       ; sw_pc_ar:inst1|pc[4]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[6]                                                                                                       ; sw_pc_ar:inst1|ar[6]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; sw_pc_ar:inst1|pc[3]                                                                                                       ; sw_pc_ar:inst1|ar[3]                                                                                                        ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[3]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[5]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[4]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.463 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[6]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[0]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[2]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[1]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sw_pc_ar:inst1|ar[7]                                                                                                       ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 1.060 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                   ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                                         ; To Clock ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.803 ns   ; d[6]      ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.767 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.657 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.480 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.436 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.431 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.425 ns   ; pcld      ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.339 ns   ; pcld      ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.335 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.320 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.300 ns   ; pcen      ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.253 ns   ; pcld      ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.235 ns   ; d[5]      ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.214 ns   ; pcen      ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.176 ns   ; d[3]      ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.167 ns   ; pcld      ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.128 ns   ; pcen      ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.096 ns   ; d[7]      ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.081 ns   ; pcld      ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 7.042 ns   ; pcen      ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.995 ns   ; pcld      ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.975 ns   ; rd        ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk_cdu  ;
; N/A   ; None         ; 6.958 ns   ; d[0]      ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.956 ns   ; pcen      ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.938 ns   ; pc_bus    ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.870 ns   ; pcen      ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.805 ns   ; pcld      ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.762 ns   ; d[6]      ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.727 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.680 ns   ; pcen      ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.624 ns   ; d[2]      ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.480 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.442 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.376 ns   ; memenab   ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk_cdu  ;
; N/A   ; None         ; 6.359 ns   ; inputd[0] ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.327 ns   ; pcld      ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.301 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.282 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.278 ns   ; pcen      ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.276 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.266 ns   ; d[1]      ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.257 ns   ; d[4]      ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.220 ns   ; d[3]      ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.195 ns   ; d[5]      ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.159 ns   ; inputd[6] ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.152 ns   ; inputd[5] ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 6.069 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.977 ns   ; we        ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk_cdu  ;
; N/A   ; None         ; 5.923 ns   ; inputd[7] ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.920 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.897 ns   ; pc_bus    ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.734 ns   ; d[7]      ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.730 ns   ; ldar      ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.730 ns   ; ldar      ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.730 ns   ; ldar      ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.730 ns   ; ldar      ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.674 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.594 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.583 ns   ; d[0]      ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.580 ns   ; d[2]      ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.564 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.340 ns   ; d[6]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_cdu  ;
; N/A   ; None         ; 5.332 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.232 ns   ; d[1]      ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.219 ns   ; d[4]      ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.152 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.152 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.118 ns   ; inputd[6] ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.112 ns   ; inputd[5] ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.071 ns   ; sw_bus    ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 5.010 ns   ; d[2]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_cdu  ;
; N/A   ; None         ; 4.991 ns   ; d[0]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_cdu  ;
; N/A   ; None         ; 4.988 ns   ; ldar      ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.988 ns   ; ldar      ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.988 ns   ; ldar      ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.988 ns   ; ldar      ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.984 ns   ; inputd[0] ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.853 ns   ; d[7]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_cdu  ;
; N/A   ; None         ; 4.829 ns   ; d[4]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_cdu  ;
; N/A   ; None         ; 4.728 ns   ; d[1]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_cdu  ;
; N/A   ; None         ; 4.647 ns   ; d[3]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_cdu  ;
; N/A   ; None         ; 4.632 ns   ; d[5]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_cdu  ;
; N/A   ; None         ; 4.561 ns   ; inputd[7] ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.558 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.553 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.520 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.299 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.298 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.115 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.114 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 4.112 ns   ; sw_bus    ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 1.493 ns   ; inputd[4] ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 1.451 ns   ; inputd[1] ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 1.364 ns   ; inputd[3] ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 1.154 ns   ; inputd[2] ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 0.455 ns   ; inputd[4] ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 0.417 ns   ; inputd[1] ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 0.408 ns   ; inputd[3] ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A   ; None         ; 0.110 ns   ; inputd[2] ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                 ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                        ; To   ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.954 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.911 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.757 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.564 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.469 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.230 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.199 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg       ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg0 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg1 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg2 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg3 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg4 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg5 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg6 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 13.099 ns  ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_address_reg7 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 12.245 ns  ; sw_pc_ar:inst1|pc[4]                                                                                                        ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 12.229 ns  ; sw_pc_ar:inst1|pc[6]                                                                                                        ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.133 ns  ; sw_pc_ar:inst1|pc[0]                                                                                                        ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 12.117 ns  ; sw_pc_ar:inst1|pc[5]                                                                                                        ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.525 ns  ; sw_pc_ar:inst1|pc[3]                                                                                                        ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 10.688 ns  ; sw_pc_ar:inst1|pc[2]                                                                                                        ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 10.391 ns  ; sw_pc_ar:inst1|pc[7]                                                                                                        ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 9.978 ns   ; sw_pc_ar:inst1|pc[1]                                                                                                        ; d[1] ; clk_cdu    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+-----------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To   ;
+-------+-------------------+-----------------+-----------+------+
; N/A   ; None              ; 17.206 ns       ; d[6]      ; d[6] ;
; N/A   ; None              ; 16.832 ns       ; pc_bus    ; d[5] ;
; N/A   ; None              ; 16.749 ns       ; pc_bus    ; d[4] ;
; N/A   ; None              ; 16.363 ns       ; pc_bus    ; d[0] ;
; N/A   ; None              ; 16.341 ns       ; pc_bus    ; d[6] ;
; N/A   ; None              ; 16.300 ns       ; d[5]      ; d[5] ;
; N/A   ; None              ; 16.239 ns       ; pc_bus    ; d[3] ;
; N/A   ; None              ; 15.979 ns       ; d[3]      ; d[3] ;
; N/A   ; None              ; 15.664 ns       ; d[0]      ; d[0] ;
; N/A   ; None              ; 15.562 ns       ; inputd[6] ; d[6] ;
; N/A   ; None              ; 15.526 ns       ; d[4]      ; d[4] ;
; N/A   ; None              ; 15.313 ns       ; rd        ; d[6] ;
; N/A   ; None              ; 15.217 ns       ; inputd[5] ; d[5] ;
; N/A   ; None              ; 15.145 ns       ; rd        ; d[4] ;
; N/A   ; None              ; 15.065 ns       ; inputd[0] ; d[0] ;
; N/A   ; None              ; 14.997 ns       ; sw_bus    ; d[6] ;
; N/A   ; None              ; 14.975 ns       ; rd        ; d[5] ;
; N/A   ; None              ; 14.916 ns       ; pc_bus    ; d[2] ;
; N/A   ; None              ; 14.594 ns       ; memenab   ; d[6] ;
; N/A   ; None              ; 14.593 ns       ; rd        ; d[3] ;
; N/A   ; None              ; 14.426 ns       ; memenab   ; d[4] ;
; N/A   ; None              ; 14.421 ns       ; sw_bus    ; d[4] ;
; N/A   ; None              ; 14.380 ns       ; sw_bus    ; d[0] ;
; N/A   ; None              ; 14.375 ns       ; pc_bus    ; d[1] ;
; N/A   ; None              ; 14.256 ns       ; memenab   ; d[5] ;
; N/A   ; None              ; 14.227 ns       ; pc_bus    ; d[7] ;
; N/A   ; None              ; 14.220 ns       ; d[2]      ; d[2] ;
; N/A   ; None              ; 14.217 ns       ; sw_bus    ; d[5] ;
; N/A   ; None              ; 13.892 ns       ; d[7]      ; d[7] ;
; N/A   ; None              ; 13.874 ns       ; sw_bus    ; d[3] ;
; N/A   ; None              ; 13.874 ns       ; memenab   ; d[3] ;
; N/A   ; None              ; 13.853 ns       ; rd        ; d[0] ;
; N/A   ; None              ; 13.849 ns       ; rd        ; d[2] ;
; N/A   ; None              ; 13.465 ns       ; rd        ; d[1] ;
; N/A   ; None              ; 13.396 ns       ; rd        ; d[7] ;
; N/A   ; None              ; 13.316 ns       ; sw_bus    ; d[2] ;
; N/A   ; None              ; 13.217 ns       ; d[1]      ; d[1] ;
; N/A   ; None              ; 13.145 ns       ; memenab   ; d[0] ;
; N/A   ; None              ; 13.130 ns       ; memenab   ; d[2] ;
; N/A   ; None              ; 13.006 ns       ; memenab   ; d[7] ;
; N/A   ; None              ; 12.935 ns       ; sw_bus    ; d[1] ;
; N/A   ; None              ; 12.760 ns       ; memenab   ; d[1] ;
; N/A   ; None              ; 12.719 ns       ; inputd[7] ; d[7] ;
; N/A   ; None              ; 12.716 ns       ; sw_bus    ; d[7] ;
; N/A   ; None              ; 10.762 ns       ; inputd[4] ; d[4] ;
; N/A   ; None              ; 10.167 ns       ; inputd[3] ; d[3] ;
; N/A   ; None              ; 8.750 ns        ; inputd[2] ; d[2] ;
; N/A   ; None              ; 8.402 ns        ; inputd[1] ; d[1] ;
+-------+-------------------+-----------------+-----------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                          ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                                         ; To Clock ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.156 ns  ; inputd[2] ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -0.142 ns ; inputd[3] ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -0.151 ns ; inputd[1] ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -0.189 ns ; inputd[4] ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -0.888 ns ; inputd[2] ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -1.098 ns ; inputd[3] ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -1.185 ns ; inputd[1] ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -1.227 ns ; inputd[4] ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -3.846 ns ; sw_bus    ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -3.848 ns ; sw_bus    ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -3.849 ns ; sw_bus    ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.032 ns ; sw_bus    ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.033 ns ; sw_bus    ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.254 ns ; sw_bus    ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.287 ns ; sw_bus    ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.292 ns ; sw_bus    ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.295 ns ; inputd[7] ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.319 ns ; d[5]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_cdu  ;
; N/A           ; None        ; -4.334 ns ; d[3]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_cdu  ;
; N/A           ; None        ; -4.415 ns ; d[1]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_cdu  ;
; N/A           ; None        ; -4.516 ns ; d[4]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_cdu  ;
; N/A           ; None        ; -4.540 ns ; d[7]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_cdu  ;
; N/A           ; None        ; -4.678 ns ; d[0]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_cdu  ;
; N/A           ; None        ; -4.697 ns ; d[2]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_cdu  ;
; N/A           ; None        ; -4.718 ns ; inputd[0] ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.722 ns ; ldar      ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.722 ns ; ldar      ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.722 ns ; ldar      ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.722 ns ; ldar      ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.805 ns ; sw_bus    ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.846 ns ; inputd[5] ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.852 ns ; inputd[6] ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.886 ns ; sw_bus    ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.886 ns ; sw_bus    ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.953 ns ; d[4]      ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -4.966 ns ; d[1]      ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.027 ns ; d[6]      ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_cdu  ;
; N/A           ; None        ; -5.066 ns ; sw_bus    ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.298 ns ; sw_bus    ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.314 ns ; d[2]      ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.317 ns ; d[0]      ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.328 ns ; sw_bus    ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.408 ns ; sw_bus    ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.464 ns ; ldar      ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.464 ns ; ldar      ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.464 ns ; ldar      ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.464 ns ; ldar      ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.468 ns ; d[7]      ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.631 ns ; pc_bus    ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.654 ns ; sw_bus    ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.657 ns ; inputd[7] ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.664 ns ; we        ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk_cdu  ;
; N/A           ; None        ; -5.803 ns ; pc_bus    ; sw_pc_ar:inst1|ar[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.886 ns ; inputd[5] ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.893 ns ; inputd[6] ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.929 ns ; d[5]      ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.936 ns ; pcen      ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.954 ns ; d[3]      ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -5.991 ns ; d[4]      ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.000 ns ; d[1]      ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.010 ns ; pc_bus    ; sw_pc_ar:inst1|ar[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.012 ns ; pcen      ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.012 ns ; pcen      ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.012 ns ; pcen      ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.012 ns ; pcen      ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.012 ns ; pcen      ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.012 ns ; pcen      ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.012 ns ; pcen      ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.016 ns ; pc_bus    ; sw_pc_ar:inst1|ar[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.035 ns ; pc_bus    ; sw_pc_ar:inst1|ar[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.053 ns ; pcld      ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.063 ns ; memenab   ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk_cdu  ;
; N/A           ; None        ; -6.093 ns ; inputd[0] ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.176 ns ; pc_bus    ; sw_pc_ar:inst1|ar[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.214 ns ; pc_bus    ; sw_pc_ar:inst1|ar[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.358 ns ; d[2]      ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.461 ns ; pc_bus    ; sw_pc_ar:inst1|ar[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.496 ns ; d[6]      ; sw_pc_ar:inst1|ar[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.662 ns ; rd        ; ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg      ; clk_cdu  ;
; N/A           ; None        ; -6.672 ns ; pc_bus    ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.692 ns ; d[0]      ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.830 ns ; d[7]      ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.910 ns ; d[3]      ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -6.969 ns ; d[5]      ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.054 ns ; pc_bus    ; sw_pc_ar:inst1|pc[2]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.069 ns ; pc_bus    ; sw_pc_ar:inst1|pc[1]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.165 ns ; pc_bus    ; sw_pc_ar:inst1|pc[7]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.170 ns ; pc_bus    ; sw_pc_ar:inst1|pc[3]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.214 ns ; pc_bus    ; sw_pc_ar:inst1|pc[4]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.391 ns ; pc_bus    ; sw_pc_ar:inst1|pc[0]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.501 ns ; pc_bus    ; sw_pc_ar:inst1|pc[5]                                                                                                       ; clk_cdu  ;
; N/A           ; None        ; -7.537 ns ; d[6]      ; sw_pc_ar:inst1|pc[6]                                                                                                       ; clk_cdu  ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 31 00:03:37 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ccq_8 -c ccq_8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_cdu" is an undefined clock
Info: Clock "clk_cdu" has Internal fmax of 278.16 MHz between source register "sw_pc_ar:inst1|pc[7]" and destination register "sw_pc_ar:inst1|pc[7]" (period= 3.595 ns)
    Info: + Longest register to register delay is 3.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1|pc[7]'
        Info: 2: + IC(0.749 ns) + CELL(0.370 ns) = 1.119 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 1; COMB Node = 'sw_pc_ar:inst1|bus_reg[7]~8'
        Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 1.861 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 3; COMB Node = 'sw_pc_ar:inst1|bus_reg[7]~9'
        Info: 4: + IC(1.010 ns) + CELL(0.460 ns) = 3.331 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1|pc[7]'
        Info: Total cell delay = 1.200 ns ( 36.03 % )
        Info: Total interconnect delay = 2.131 ns ( 63.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_cdu" to destination register is 2.751 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'
            Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1|pc[7]'
            Info: Total cell delay = 1.766 ns ( 64.19 % )
            Info: Total interconnect delay = 0.985 ns ( 35.81 % )
        Info: - Longest clock path from clock "clk_cdu" to source register is 2.751 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'
            Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y8_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1|pc[7]'
            Info: Total cell delay = 1.766 ns ( 64.19 % )
            Info: Total interconnect delay = 0.985 ns ( 35.81 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "sw_pc_ar:inst1|pc[6]" (data pin = "d[6]", clock pin = "clk_cdu") is 7.803 ns
    Info: + Longest pin to register delay is 10.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'd[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X12_Y0_N0; Fanout = 2; COMB Node = 'd~1'
        Info: 3: + IC(7.304 ns) + CELL(0.624 ns) = 8.862 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = 'sw_pc_ar:inst1|bus_reg[6]~10'
        Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 9.445 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 3; COMB Node = 'sw_pc_ar:inst1|bus_reg[6]~11'
        Info: 5: + IC(0.689 ns) + CELL(0.460 ns) = 10.594 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'sw_pc_ar:inst1|pc[6]'
        Info: Total cell delay = 2.224 ns ( 20.99 % )
        Info: Total interconnect delay = 8.370 ns ( 79.01 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk_cdu" to destination register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'
        Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'sw_pc_ar:inst1|pc[6]'
        Info: Total cell delay = 1.766 ns ( 64.19 % )
        Info: Total interconnect delay = 0.985 ns ( 35.81 % )
Info: tco from clock "clk_cdu" to destination pin "d[6]" through memory "ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg" is 13.954 ns
    Info: + Longest clock path from clock "clk_cdu" to source memory is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'
        Info: 3: + IC(0.770 ns) + CELL(0.835 ns) = 2.848 ns; Loc. = M4K_X23_Y8; Fanout = 8; MEM Node = 'ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.935 ns ( 67.94 % )
        Info: Total interconnect delay = 0.913 ns ( 32.06 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 10.846 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y8; Fanout = 8; MEM Node = 'ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'ram_io:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_sca1:auto_generated|q_a[6]'
        Info: 3: + IC(1.432 ns) + CELL(0.370 ns) = 5.563 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'ram_io:inst|lpm_ram_io:inst|datatri[6]~11'
        Info: 4: + IC(2.057 ns) + CELL(3.226 ns) = 10.846 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'd[6]'
        Info: Total cell delay = 7.357 ns ( 67.83 % )
        Info: Total interconnect delay = 3.489 ns ( 32.17 % )
Info: Longest tpd from source pin "d[6]" to destination pin "d[6]" is 17.206 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'd[6]'
    Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X12_Y0_N0; Fanout = 2; COMB Node = 'd~1'
    Info: 3: + IC(7.304 ns) + CELL(0.624 ns) = 8.862 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = 'sw_pc_ar:inst1|bus_reg[6]~10'
    Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 9.445 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 3; COMB Node = 'sw_pc_ar:inst1|bus_reg[6]~11'
    Info: 5: + IC(1.827 ns) + CELL(0.651 ns) = 11.923 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'ram_io:inst|lpm_ram_io:inst|datatri[6]~11'
    Info: 6: + IC(2.057 ns) + CELL(3.226 ns) = 17.206 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'd[6]'
    Info: Total cell delay = 5.641 ns ( 32.79 % )
    Info: Total interconnect delay = 11.565 ns ( 67.21 % )
Info: th for register "sw_pc_ar:inst1|ar[2]" (data pin = "inputd[2]", clock pin = "clk_cdu") is 0.156 ns
    Info: + Longest clock path from clock "clk_cdu" to destination register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'
        Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N31; Fanout = 1; REG Node = 'sw_pc_ar:inst1|ar[2]'
        Info: Total cell delay = 1.766 ns ( 64.19 % )
        Info: Total interconnect delay = 0.985 ns ( 35.81 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.901 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'inputd[2]'
        Info: 2: + IC(1.317 ns) + CELL(0.366 ns) = 2.793 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 3; COMB Node = 'sw_pc_ar:inst1|bus_reg[2]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.901 ns; Loc. = LCFF_X24_Y8_N31; Fanout = 1; REG Node = 'sw_pc_ar:inst1|ar[2]'
        Info: Total cell delay = 1.584 ns ( 54.60 % )
        Info: Total interconnect delay = 1.317 ns ( 45.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Sun Oct 31 00:03:37 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


