static int F_1 ( struct V_1 * V_2 )\r\n{\r\n#ifdef F_2\r\nswitch ( V_2 -> V_3 ) {\r\ncase V_4 :\r\ncase V_5 :\r\nreturn 1 ;\r\ncase V_6 :\r\nreturn 0 ;\r\n}\r\nF_3 () ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic inline int F_4 ( T_1 * V_7 )\r\n{\r\nreturn F_1 ( F_5 ( V_7 -> V_8 ) ) ;\r\n}\r\nstatic unsigned long F_6 ( T_1 * V_7 , int V_9 )\r\n{\r\nunsigned long V_10 = ( unsigned long ) V_7 -> V_11 ;\r\nV_10 += 0xA0 + V_9 ;\r\nif ( V_7 -> V_12 & V_13 )\r\nV_10 += V_7 -> V_14 << 6 ;\r\nelse\r\nV_10 += V_7 -> V_14 << 4 ;\r\nreturn V_10 ;\r\n}\r\nstatic inline unsigned long F_7 ( T_2 * V_15 , int V_9 )\r\n{\r\nT_1 * V_7 = V_15 -> V_7 ;\r\nunsigned long V_10 = ( unsigned long ) V_7 -> V_11 ;\r\nT_3 V_16 = V_15 -> V_17 & 1 ;\r\nV_10 += 0xA0 + V_9 ;\r\nif ( V_7 -> V_12 & V_13 )\r\nV_10 += V_7 -> V_14 << 6 ;\r\nelse\r\nV_10 += V_7 -> V_14 << 4 ;\r\nV_10 |= V_16 << V_16 ;\r\nreturn V_10 ;\r\n}\r\nstatic T_3 F_8 ( struct V_1 * V_8 , unsigned long V_18 )\r\n{\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nT_3 V_21 = 0 ;\r\nif ( V_20 -> V_22 )\r\nV_21 = F_10 ( ( void V_23 * ) V_18 ) ;\r\nelse\r\nF_11 ( V_8 , V_18 , & V_21 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic T_4 F_12 ( struct V_1 * V_8 , unsigned long V_18 )\r\n{\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nT_4 V_21 = 0 ;\r\nif ( V_20 -> V_22 )\r\nV_21 = F_13 ( ( void V_23 * ) V_18 ) ;\r\nelse\r\nF_14 ( V_8 , V_18 , & V_21 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic void F_15 ( struct V_1 * V_8 , T_3 V_24 , unsigned long V_18 )\r\n{\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nif ( V_20 -> V_22 )\r\nF_16 ( V_24 , ( void V_23 * ) V_18 ) ;\r\nelse\r\nF_17 ( V_8 , V_18 , V_24 ) ;\r\n}\r\nstatic void F_18 ( struct V_1 * V_8 , T_4 V_24 , unsigned long V_18 )\r\n{\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nif ( V_20 -> V_22 )\r\nF_19 ( V_24 , ( void V_23 * ) V_18 ) ;\r\nelse\r\nF_20 ( V_8 , V_18 , V_24 ) ;\r\n}\r\nstatic void F_21 ( struct V_1 * V_8 , T_5 V_24 , unsigned long V_18 )\r\n{\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nif ( V_20 -> V_22 )\r\nF_22 ( V_24 , ( void V_23 * ) V_18 ) ;\r\nelse\r\nF_23 ( V_8 , V_18 , V_24 ) ;\r\n}\r\nstatic T_3 F_24 ( T_2 * V_15 )\r\n{\r\nT_1 * V_7 = V_15 -> V_7 ;\r\nstruct V_1 * V_8 = F_5 ( V_7 -> V_8 ) ;\r\nunsigned long V_10 = ( unsigned long ) V_7 -> V_11 ;\r\nT_3 V_25 , V_26 = 0 ;\r\nV_10 += ( V_7 -> V_12 & V_13 ) ? 0x4A : 0x8A ;\r\nV_25 = F_8 ( V_8 , V_10 ) ;\r\nswitch ( V_25 & 0x30 ) {\r\ncase 0x10 :\r\nV_26 = V_27 ;\r\nbreak;\r\ncase 0x20 :\r\nV_26 = V_27 ;\r\nbreak;\r\ncase 0x00 :\r\nV_26 = V_28 ;\r\nbreak;\r\ndefault:\r\nF_3 () ;\r\n}\r\nreturn V_26 ;\r\n}\r\nstatic T_3 F_25 ( T_2 * V_15 )\r\n{\r\nchar * V_29 = ( char * ) & V_15 -> V_30 [ V_31 ] ;\r\nreturn strstr ( V_29 , L_1 ) ? V_28 : V_27 ;\r\n}\r\nstatic void F_26 ( T_1 * V_7 , T_2 * V_15 )\r\n{\r\nstatic const T_4 V_32 [] = { 0x328a , 0x2283 , 0x1281 , 0x10c3 , 0x10c1 } ;\r\nstatic const T_4 V_33 [] = { 0x328a , 0x2283 , 0x1104 , 0x10c3 , 0x10c1 } ;\r\nstruct V_1 * V_8 = F_5 ( V_7 -> V_8 ) ;\r\nT_2 * V_34 = F_27 ( V_15 ) ;\r\nT_5 V_35 = 0 ;\r\nT_4 V_36 = 0 ;\r\nunsigned long V_18 = F_7 ( V_15 , 0x04 ) ;\r\nunsigned long V_37 = F_6 ( V_7 , 0x02 ) ;\r\nunsigned long V_10 = ( unsigned long ) V_7 -> V_11 ;\r\nconst T_3 V_38 = V_15 -> V_39 - V_40 ;\r\nT_3 V_41 = V_38 ;\r\nT_3 V_42 = ( V_7 -> V_12 & V_13 ) ? 1 : 0 ;\r\nT_3 V_43 = V_7 -> V_14 ? ( V_42 ? 0xF4 : 0x84 )\r\n: ( V_42 ? 0xB4 : 0x80 ) ;\r\nT_3 V_44 = 0 ;\r\nT_3 V_16 = V_15 -> V_17 & 1 ;\r\nif ( V_34 ) {\r\nT_3 V_45 = V_34 -> V_39 - V_40 ;\r\nif ( V_45 < V_41 )\r\nV_41 = V_45 ;\r\n}\r\nV_36 = V_33 [ V_38 ] ;\r\nV_35 = V_32 [ V_41 ] ;\r\nF_18 ( V_8 , V_36 , V_18 ) ;\r\nF_18 ( V_8 , V_35 , V_37 ) ;\r\nV_36 = F_12 ( V_8 , V_37 - 2 ) ;\r\nV_36 &= ~ 0x200 ;\r\nV_44 = F_8 ( V_8 , V_10 + V_43 ) ;\r\nV_44 &= ~ ( V_16 ? 0x30 : 0x03 ) ;\r\nif ( F_28 ( V_15 , V_38 ) ) {\r\nV_36 |= 0x200 ;\r\nV_44 |= V_16 ? 0x10 : 0x01 ;\r\n}\r\nF_18 ( V_8 , V_36 , V_37 - 2 ) ;\r\nF_15 ( V_8 , V_44 , V_10 + V_43 ) ;\r\n}\r\nstatic void F_29 ( T_1 * V_7 , T_2 * V_15 )\r\n{\r\nstatic const T_3 V_46 [] = { 0x0F , 0x0B , 0x07 , 0x05 , 0x03 , 0x02 , 0x01 } ;\r\nstatic const T_3 V_47 [] = { 0x0C , 0x07 , 0x05 , 0x04 , 0x02 , 0x01 } ;\r\nstatic const T_4 V_48 [] = { 0x2208 , 0x10C2 , 0x10C1 } ;\r\nstruct V_1 * V_8 = F_5 ( V_7 -> V_8 ) ;\r\nunsigned long V_10 = ( unsigned long ) V_7 -> V_11 ;\r\nT_4 V_49 = 0 , V_50 = 0 ;\r\nT_3 V_44 = 0 , V_16 = V_15 -> V_17 & 1 ;\r\nT_3 V_42 = ( V_7 -> V_12 & V_13 ) ? 1 : 0 ;\r\nT_3 V_25 = 0 , V_43 = V_7 -> V_14 ? ( V_42 ? 0xF4 : 0x84 )\r\n: ( V_42 ? 0xB4 : 0x80 ) ;\r\nunsigned long V_51 = F_7 ( V_15 , 0x08 ) ;\r\nunsigned long V_52 = F_7 ( V_15 , 0x0C ) ;\r\nconst T_3 V_53 = V_15 -> V_54 ;\r\nV_25 = F_8 ( V_8 , V_10 + ( V_42 ? 0x4A : 0x8A ) ) ;\r\nV_44 = F_8 ( V_8 , V_10 + V_43 ) ;\r\nV_50 = F_12 ( V_8 , V_51 ) ;\r\nV_49 = F_12 ( V_8 , V_52 ) ;\r\nV_44 &= ~ ( V_16 ? 0x30 : 0x03 ) ;\r\nV_49 &= ~ 0x3F ;\r\nV_25 = ( ( V_25 & 0x30 ) == 0x00 ) ? 0 : 1 ;\r\nV_25 = F_4 ( V_7 ) ? 1 : V_25 ;\r\nif ( V_53 >= V_55 ) {\r\nV_50 = V_48 [ 2 ] ;\r\nV_49 |= V_25 ? V_46 [ V_53 - V_55 ] :\r\nV_47 [ V_53 - V_55 ] ;\r\nV_44 |= V_16 ? 0x30 : 0x03 ;\r\n} else {\r\nV_50 = V_48 [ V_53 - V_56 ] ;\r\nV_44 |= V_16 ? 0x20 : 0x02 ;\r\n}\r\nF_15 ( V_8 , V_44 , V_10 + V_43 ) ;\r\nF_18 ( V_8 , V_50 , V_51 ) ;\r\nF_18 ( V_8 , V_49 , V_52 ) ;\r\n}\r\nstatic int F_30 ( T_1 * V_7 )\r\n{\r\nstruct V_1 * V_8 = F_5 ( V_7 -> V_8 ) ;\r\nunsigned long V_18 = F_6 ( V_7 , 1 ) ;\r\nT_3 V_24 = F_8 ( V_8 , V_18 ) ;\r\nreturn ( V_24 & 8 ) ? 1 : 0 ;\r\n}\r\nstatic int F_31 ( T_2 * V_15 )\r\n{\r\nT_1 * V_7 = V_15 -> V_7 ;\r\nvoid V_23 * V_57\r\n= ( void V_23 * ) V_7 -> V_58 [ V_59 ] ;\r\nif ( V_57 ) {\r\nunsigned long V_10 = ( unsigned long ) V_7 -> V_11 ;\r\nT_5 V_60 = F_32 ( ( void V_23 * ) ( V_10 + 0x10 ) ) ;\r\nT_3 V_61 = 0 ;\r\nif ( V_60 & ( ( V_7 -> V_14 ) ? 0x40 : 0x10 ) ) {\r\nT_5 V_62 = F_32 ( V_57 ) ;\r\nF_22 ( V_62 , V_57 ) ;\r\nV_61 = ( V_62 & 0x00680000 ) ? 1 : 0 ;\r\nF_33 ( V_63 L_2\r\nL_3 ,\r\nV_15 -> V_64 , V_62 , V_61 , V_65 ) ;\r\n} else\r\nV_61 = ( V_60 & 0x8000 ) ? 1 : 0 ;\r\nV_60 >>= 16 ;\r\nif ( ! ( V_60 & 0x0404 ) && ! V_61 )\r\nreturn 0 ;\r\n}\r\nif ( F_10 ( ( void V_23 * ) ( V_7 -> V_66 + V_67 ) ) & 4 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( T_2 * V_15 )\r\n{\r\nif ( V_15 -> V_7 -> V_12 & V_13 )\r\nreturn F_31 ( V_15 ) ;\r\nelse\r\nreturn F_35 ( V_15 ) ;\r\n}\r\nstatic T_6 F_36 ( T_2 * V_15 )\r\n{\r\nT_1 * V_7 = V_15 -> V_7 ;\r\nvoid V_23 * V_68\r\n= ( void V_23 * ) V_7 -> V_58 [ V_69 ] ;\r\nif ( V_68 ) {\r\nT_5 V_70 = F_32 ( V_68 ) ;\r\nif ( ( V_70 & 0x03 ) != 0x03 ) {\r\nF_33 ( V_63 L_4 ,\r\nV_7 -> V_64 , V_70 ) ;\r\nreturn V_71 ;\r\n}\r\n}\r\nreturn V_72 ;\r\n}\r\nstatic void F_37 ( T_2 * V_15 )\r\n{\r\nif ( V_15 -> V_73 == V_74 ) {\r\nV_15 -> V_75 &=\r\n~ ( V_76 | V_77 ) ;\r\n}\r\n}\r\nstatic int F_38 ( struct V_1 * V_8 )\r\n{\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nvoid V_23 * V_78 = V_20 -> V_22 ;\r\nunsigned long V_10 , V_79 ;\r\nT_3 V_80 = V_8 -> V_81 , V_21 ;\r\nF_17 ( V_8 , V_82 , V_80 ? 1 : 255 ) ;\r\nif ( V_78 )\r\nF_39 ( V_8 ) ;\r\nV_10 = ( unsigned long ) V_78 ;\r\nif ( V_78 && F_1 ( V_8 ) ) {\r\nT_5 V_83 , V_84 ;\r\nV_84 = ( 1 << 22 ) | ( 1 << 23 ) ;\r\nV_83 = F_32 ( V_78 + 0x48 ) ;\r\nif ( V_83 & V_84 ) {\r\nV_83 &= ~ V_84 ;\r\nF_22 ( V_83 , V_78 + 0x48 ) ;\r\nF_32 ( V_78 + 0x48 ) ;\r\n}\r\nF_22 ( 0 , V_78 + 0x148 ) ;\r\nF_22 ( 0 , V_78 + 0x1C8 ) ;\r\n}\r\nF_15 ( V_8 , 0 , V_10 ? ( V_10 + 0xB4 ) : 0x80 ) ;\r\nF_15 ( V_8 , 0 , V_10 ? ( V_10 + 0xF4 ) : 0x84 ) ;\r\nV_79 = V_10 ? ( V_10 + 0x4A ) : 0x8A ;\r\nV_21 = F_8 ( V_8 , V_79 ) ;\r\nswitch ( V_21 & 0x30 ) {\r\ncase 0x00 :\r\nF_15 ( V_8 , V_21 | 0x10 , V_79 ) ;\r\nbreak;\r\ncase 0x30 :\r\nF_15 ( V_8 , V_21 & ~ 0x20 , V_79 ) ;\r\ncase 0x10 :\r\nbreak;\r\ncase 0x20 :\r\nbreak;\r\n}\r\nV_21 = F_8 ( V_8 , V_79 ) ;\r\nF_15 ( V_8 , 0x72 , V_10 + 0xA1 ) ;\r\nF_18 ( V_8 , 0x328A , V_10 + 0xA2 ) ;\r\nF_21 ( V_8 , 0x62DD62DD , V_10 + 0xA4 ) ;\r\nF_21 ( V_8 , 0x43924392 , V_10 + 0xA8 ) ;\r\nF_21 ( V_8 , 0x40094009 , V_10 + 0xAC ) ;\r\nF_15 ( V_8 , 0x72 , V_10 ? ( V_10 + 0xE1 ) : 0xB1 ) ;\r\nF_18 ( V_8 , 0x328A , V_10 ? ( V_10 + 0xE2 ) : 0xB2 ) ;\r\nF_21 ( V_8 , 0x62DD62DD , V_10 ? ( V_10 + 0xE4 ) : 0xB4 ) ;\r\nF_21 ( V_8 , 0x43924392 , V_10 ? ( V_10 + 0xE8 ) : 0xB8 ) ;\r\nF_21 ( V_8 , 0x40094009 , V_10 ? ( V_10 + 0xEC ) : 0xBC ) ;\r\nif ( V_10 && F_1 ( V_8 ) ) {\r\nF_22 ( 0xFFFF0000 , V_78 + 0x108 ) ;\r\nF_22 ( 0xFFFF0000 , V_78 + 0x188 ) ;\r\nF_22 ( 0x00680000 , V_78 + 0x148 ) ;\r\nF_22 ( 0x00680000 , V_78 + 0x1C8 ) ;\r\n}\r\nif ( ! F_1 ( V_8 ) ) {\r\nstatic const char * V_85 [] =\r\n{ L_5 , L_6 , L_7 , L_8 } ;\r\nV_21 >>= 4 ;\r\nF_33 (KERN_INFO DRV_NAME L_9 ,\r\npci_name(dev), clk_str[tmp & 3]) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_40 ( T_1 * V_7 )\r\n{\r\nstruct V_1 * V_8 = F_5 ( V_7 -> V_8 ) ;\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nvoid * V_18 = V_20 -> V_22 ;\r\nT_3 V_86 = V_7 -> V_14 ;\r\nstruct V_87 * V_88 = & V_7 -> V_88 ;\r\nunsigned long V_10 ;\r\nV_7 -> V_12 |= V_13 ;\r\nV_7 -> V_11 = V_18 ;\r\nmemset ( V_88 , 0 , sizeof( * V_88 ) ) ;\r\nV_10 = ( unsigned long ) V_18 ;\r\nif ( V_86 )\r\nV_10 += 0xC0 ;\r\nelse\r\nV_10 += 0x80 ;\r\nV_88 -> V_89 = V_10 ;\r\nV_88 -> V_90 = V_10 + 1 ;\r\nV_88 -> V_91 = V_10 + 2 ;\r\nV_88 -> V_92 = V_10 + 3 ;\r\nV_88 -> V_93 = V_10 + 4 ;\r\nV_88 -> V_94 = V_10 + 5 ;\r\nV_88 -> V_95 = V_10 + 6 ;\r\nV_88 -> V_96 = V_10 + 7 ;\r\nV_88 -> V_97 = V_10 + 10 ;\r\nif ( F_1 ( V_8 ) ) {\r\nV_10 = ( unsigned long ) V_18 ;\r\nif ( V_86 )\r\nV_10 += 0x80 ;\r\nV_7 -> V_58 [ V_69 ] = V_10 + 0x104 ;\r\nV_7 -> V_58 [ V_59 ] = V_10 + 0x108 ;\r\nV_7 -> V_58 [ V_98 ] = V_10 + 0x100 ;\r\n}\r\nV_7 -> V_99 = V_8 -> V_99 ;\r\nV_7 -> V_66 = ( unsigned long ) V_18 + ( V_86 ? 0x08 : 0x00 ) ;\r\n}\r\nstatic int F_41 ( T_2 * V_15 )\r\n{\r\nconst char * V_100 = ( const char * ) & V_15 -> V_30 [ V_31 ] ;\r\nunsigned V_101 = F_42 ( V_100 , V_102 ) ;\r\nif ( ( V_101 > 4 ) && ( ! memcmp ( V_100 , L_10 , 2 ) ) )\r\nif ( ( ! memcmp ( V_100 + V_101 - 2 , L_11 , 2 ) ) ||\r\n( ! memcmp ( V_100 + V_101 - 3 , L_12 , 3 ) ) ) {\r\nF_33 ( V_103 L_13\r\nL_14 , V_15 -> V_64 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_43 ( T_2 * V_15 )\r\n{\r\nT_1 * V_7 = V_15 -> V_7 ;\r\nif ( ! F_4 ( V_7 ) || ! F_41 ( V_15 ) )\r\nV_7 -> V_104 = 128 ;\r\n}\r\nstatic void F_44 ( T_1 * V_7 )\r\n{\r\nstruct V_1 * V_8 = F_5 ( V_7 -> V_8 ) ;\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nV_7 -> V_11 = NULL ;\r\nV_7 -> V_104 = 15 ;\r\nif ( V_20 -> V_22 )\r\nF_40 ( V_7 ) ;\r\n}\r\nstatic T_3 F_45 ( T_1 * V_7 )\r\n{\r\nstruct V_1 * V_8 = F_5 ( V_7 -> V_8 ) ;\r\nunsigned long V_18 = F_6 ( V_7 , 0 ) ;\r\nT_3 V_105 = F_8 ( V_8 , V_18 ) ;\r\nreturn ( V_105 & 0x01 ) ? V_106 : V_107 ;\r\n}\r\nstatic int F_46 ( struct V_1 * V_8 , const struct V_108 * V_30 )\r\n{\r\nvoid V_23 * V_78 = NULL ;\r\nT_7 V_109 = F_47 ( V_8 , 5 ) ;\r\nunsigned long V_110 = F_48 ( V_8 , 5 ) ;\r\nint V_111 ;\r\nstruct V_112 V_113 ;\r\nT_3 V_114 = V_30 -> V_115 ;\r\nT_3 V_116 ;\r\nV_113 = V_117 [ V_114 ] ;\r\nif ( V_114 ) {\r\nstatic int V_118 = 1 ;\r\nif ( V_118 ) {\r\nF_33 (KERN_INFO DRV_NAME L_15\r\nL_16 ) ;\r\nV_118 = 0 ;\r\n}\r\nV_113 . V_12 |= V_119 ;\r\n}\r\nV_111 = F_49 ( V_8 ) ;\r\nif ( V_111 )\r\nreturn V_111 ;\r\nF_11 ( V_8 , 0x8A , & V_116 ) ;\r\nif ( ( V_116 & 0x01 ) || V_109 ) {\r\nif ( ! F_50 ( V_109 , V_110 , V_113 . V_64 ) ) {\r\nF_33 (KERN_WARNING DRV_NAME L_17\r\nL_18 , pci_name(dev)) ;\r\n} else {\r\nV_78 = F_51 ( V_8 , 5 ) ;\r\nif ( V_78 == NULL )\r\nF_52 ( V_109 , V_110 ) ;\r\n}\r\n}\r\nV_111 = F_53 ( V_8 , & V_113 , V_78 ) ;\r\nif ( V_111 ) {\r\nif ( V_78 ) {\r\nF_54 ( V_78 ) ;\r\nF_52 ( V_109 , V_110 ) ;\r\n}\r\nF_55 ( V_8 ) ;\r\n}\r\nreturn V_111 ;\r\n}\r\nstatic void F_56 ( struct V_1 * V_8 )\r\n{\r\nstruct V_19 * V_20 = F_9 ( V_8 ) ;\r\nvoid V_23 * V_78 = V_20 -> V_22 ;\r\nF_57 ( V_8 ) ;\r\nif ( V_78 ) {\r\nT_7 V_109 = F_47 ( V_8 , 5 ) ;\r\nunsigned long V_110 = F_48 ( V_8 , 5 ) ;\r\nF_54 ( V_78 ) ;\r\nF_52 ( V_109 , V_110 ) ;\r\n}\r\nF_55 ( V_8 ) ;\r\n}\r\nstatic int T_8 F_58 ( void )\r\n{\r\nreturn F_59 ( & V_120 ) ;\r\n}\r\nstatic void T_9 F_60 ( void )\r\n{\r\nF_61 ( & V_120 ) ;\r\n}
