0.7
2020.1
May 27 2020
19:59:15
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_AVERAGE.v,1657822584,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v,,ADC_AVERAGE,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_DAC_LOOP.v,1657833271,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v,,ADC_DAC_LOOP,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/ADC_IN.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v,,ADC_IN,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/DAC_OUT.v,1657831993,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v,,DAC_OUT,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/FSM.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v,,FSM,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_adder.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v,,gen_adder,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_counter.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v,,gen_counter,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_mult.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v,,gen_mult,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_padder.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v,,gen_padder,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_reg.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v,,gen_reg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/gen/gen_subber.v,1657827599,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v,,gen_subber,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/my_mult.v,1657819367,verilog,,/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v,,my_mult,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/src/tb/ADC_AVERAGE_tb.v,1657834493,verilog,,,,ADC_AVERAGE_tb,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../SPGD.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../SPGD.srcs/sources_1/bd/system/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
/home/taylor/Documents/GH/SPGD/fpga_projects/SPGD/tmp/SPGD/SPGD.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
