(librepcb_symbol 75a5cb4e-03b3-4c50-9085-3c6e77eab1a5
 (name "AND2_dm_4")
 (description "And2 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-08-14T20:56:41Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 6d831560-07cf-43df-94ad-ddbe689ec2b3 (name "A")
  (position -15.24 5.08) (rotation 0.0) (length 3.71)
 )
 (pin f3c799ab-47e8-4801-8442-79cb7b0c0afd (name "B")
  (position -15.24 -5.08) (rotation 0.0) (length 3.71)
 )
 (pin 15ea96e3-3858-44d3-b142-6454737ac6d1 (name "OUT")
  (position 15.24 0.0) (rotation 180.0) (length 2.54)
 )
 (polygon 2ee385a9-1272-4e1c-ae62-79553ea2cd04 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -10.16 8.255) (angle 0.0))
  (vertex (position -3.81 8.255) (angle -54.0))
  (vertex (position 10.16 0.0) (angle -54.0))
  (vertex (position -3.81 -8.255) (angle 0.0))
  (vertex (position -10.16 -8.255) (angle 54.0))
  (vertex (position -10.16 8.255) (angle 0.0))
 )
 (circle cd85f6c2-92cd-4870-b29a-f7fa4316aead (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true) (diameter 2.54) (position 11.43 0.0)
 )
 (circle 23d57aa1-4a2c-4c18-bf5e-f35e0d4694e2 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true) (diameter 2.54) (position -10.16 5.08)
 )
 (circle 77cc8c03-d69c-4467-bb6b-586d84473cb2 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true) (diameter 2.54) (position -10.16 -5.08)
 )
 (text af0de7c5-24de-4712-99f5-f761a41474b8 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -10.16 10.16) (rotation 0.0)
 )
 (text 49c8a7bf-763e-4e4b-8061-1f0e59a7c78d (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -10.16 -12.7) (rotation 0.0)
 )
)
