Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 10:56:28 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_wrapper_timing_summary_routed.rpt -pb BCD_wrapper_timing_summary_routed.pb -rpx BCD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     51          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (185)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (93)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (185)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_divider/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: one/bcd_digit_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: one/bcd_digit_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: one/bcd_digit_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: one/bcd_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: three/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: three/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: three/bcd_digit_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: two/bcd_digit_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: two/bcd_digit_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: two/bcd_digit_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: two/bcd_digit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[10].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[11].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[12].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[13].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[14].dff_inst/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: twobit_counter/dff_gen_label[15].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[1].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[2].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[3].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[4].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[5].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[6].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[7].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[8].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_gen_label[9].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: twobit_counter/dff_inst0/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: twobit_counter/sel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: twobit_counter/sel_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: zero/bcd_digit_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: zero/bcd_digit_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: zero/bcd_digit_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: zero/bcd_digit_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (93)
-------------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  104          inf        0.000                      0                  104           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 twobit_counter/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.356ns (60.832%)  route 2.805ns (39.168%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE                         0.000     0.000 r  twobit_counter/sel_reg[1]/C
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  twobit_counter/sel_reg[1]/Q
                         net (fo=9, routed)           0.890     1.346    twobit_counter/sel[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.154     1.500 r  twobit_counter/seg_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     3.415    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.746     7.161 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.161    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 4.399ns (62.450%)  route 2.645ns (37.550%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE                         0.000     0.000 r  twobit_counter/sel_reg[1]/C
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  twobit_counter/sel_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    twobit_counter/sel[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  twobit_counter/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.955     3.253    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.791     7.045 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.045    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 4.362ns (62.803%)  route 2.584ns (37.197%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE                         0.000     0.000 r  twobit_counter/sel_reg[1]/C
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  twobit_counter/sel_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    twobit_counter/sel[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.152     1.297 r  twobit_counter/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.894     3.192    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.754     6.946 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.946    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sev_seg/segs_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 4.080ns (62.698%)  route 2.428ns (37.302%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         LDCE                         0.000     0.000 r  sev_seg/segs_reg[5]/G
    SLICE_X43Y70         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sev_seg/segs_reg[5]/Q
                         net (fo=1, routed)           2.428     2.987    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521     6.508 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.508    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 4.093ns (63.482%)  route 2.355ns (36.518%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE                         0.000     0.000 r  twobit_counter/sel_reg[1]/C
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  twobit_counter/sel_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    twobit_counter/sel[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.124     1.270 r  twobit_counter/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     2.935    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513     6.448 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.448    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sev_seg/segs_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 4.072ns (63.588%)  route 2.332ns (36.412%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         LDCE                         0.000     0.000 r  sev_seg/segs_reg[3]/G
    SLICE_X43Y71         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sev_seg/segs_reg[3]/Q
                         net (fo=1, routed)           2.332     2.891    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513     6.404 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.404    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sev_seg/segs_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 4.155ns (66.409%)  route 2.102ns (33.591%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         LDCE                         0.000     0.000 r  sev_seg/segs_reg[4]/G
    SLICE_X43Y71         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sev_seg/segs_reg[4]/Q
                         net (fo=1, routed)           2.102     2.661    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596     6.256 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.256    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sev_seg/segs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 4.120ns (68.237%)  route 1.918ns (31.763%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         LDCE                         0.000     0.000 r  sev_seg/segs_reg[0]/G
    SLICE_X43Y70         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sev_seg/segs_reg[0]/Q
                         net (fo=1, routed)           1.918     2.477    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561     6.038 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.038    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sev_seg/segs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.950ns  (logic 4.075ns (68.485%)  route 1.875ns (31.515%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         LDCE                         0.000     0.000 r  sev_seg/segs_reg[1]/G
    SLICE_X43Y70         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sev_seg/segs_reg[1]/Q
                         net (fo=1, routed)           1.875     2.434    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     5.950 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.950    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_divider/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 1.583ns (27.433%)  route 4.187ns (72.567%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=51, routed)          4.187     5.770    clk_divider/btn_IBUF[0]
    SLICE_X40Y66         FDCE                                         f  clk_divider/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divider/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_divider/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE                         0.000     0.000 r  clk_divider/clk_div_reg/C
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_divider/clk_div_reg/Q
                         net (fo=5, routed)           0.168     0.309    clk_divider/clk_div_reg_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  clk_divider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk_divider/clk_div_i_1_n_0
    SLICE_X41Y68         FDCE                                         r  clk_divider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[11].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[11].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[11].dff_inst/Q_reg/C
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[11].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    twobit_counter/dff_gen_label[11].dff_inst/Q_reg_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  twobit_counter/dff_gen_label[11].dff_inst/Q_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    twobit_counter/dff_gen_label[11].dff_inst/Q_i_1__10_n_0
    SLICE_X39Y73         FDRE                                         r  twobit_counter/dff_gen_label[11].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[13].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[13].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[13].dff_inst/Q_reg/C
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[13].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    twobit_counter/dff_gen_label[13].dff_inst/Q_reg_0
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  twobit_counter/dff_gen_label[13].dff_inst/Q_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    twobit_counter/dff_gen_label[13].dff_inst/Q_i_1__12_n_0
    SLICE_X41Y72         FDRE                                         r  twobit_counter/dff_gen_label[13].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[1].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[1].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[1].dff_inst/Q_reg/C
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[1].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    twobit_counter/dff_gen_label[1].dff_inst/Q
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  twobit_counter/dff_gen_label[1].dff_inst/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    twobit_counter/dff_gen_label[1].dff_inst/Q_i_1__0_n_0
    SLICE_X37Y71         FDRE                                         r  twobit_counter/dff_gen_label[1].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[2].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[2].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[2].dff_inst/Q_reg/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[2].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    twobit_counter/dff_gen_label[2].dff_inst/Q_reg_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  twobit_counter/dff_gen_label[2].dff_inst/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    twobit_counter/dff_gen_label[2].dff_inst/Q_i_1__1_n_0
    SLICE_X37Y70         FDRE                                         r  twobit_counter/dff_gen_label[2].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[4].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[4].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[4].dff_inst/Q_reg/C
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[4].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    twobit_counter/dff_gen_label[4].dff_inst/Q_reg_0
    SLICE_X39Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  twobit_counter/dff_gen_label[4].dff_inst/Q_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    twobit_counter/dff_gen_label[4].dff_inst/Q_i_1__3_n_0
    SLICE_X39Y70         FDRE                                         r  twobit_counter/dff_gen_label[4].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[9].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[9].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[9].dff_inst/Q_reg/C
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[9].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    twobit_counter/dff_gen_label[9].dff_inst/Q_reg_0
    SLICE_X39Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  twobit_counter/dff_gen_label[9].dff_inst/Q_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    twobit_counter/dff_gen_label[9].dff_inst/Q_i_1__8_n_0
    SLICE_X39Y72         FDRE                                         r  twobit_counter/dff_gen_label[9].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[12].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[12].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[12].dff_inst/Q_reg/C
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[12].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.185     0.326    twobit_counter/dff_gen_label[12].dff_inst/Q_reg_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  twobit_counter/dff_gen_label[12].dff_inst/Q_i_1__11/O
                         net (fo=1, routed)           0.000     0.371    twobit_counter/dff_gen_label[12].dff_inst/Q_i_1__11_n_0
    SLICE_X40Y73         FDRE                                         r  twobit_counter/dff_gen_label[12].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_gen_label[6].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_gen_label[6].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE                         0.000     0.000 r  twobit_counter/dff_gen_label[6].dff_inst/Q_reg/C
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_gen_label[6].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.185     0.326    twobit_counter/dff_gen_label[6].dff_inst/Q_reg_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  twobit_counter/dff_gen_label[6].dff_inst/Q_i_1__5/O
                         net (fo=1, routed)           0.000     0.371    twobit_counter/dff_gen_label[6].dff_inst/Q_i_1__5_n_0
    SLICE_X40Y71         FDRE                                         r  twobit_counter/dff_gen_label[6].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twobit_counter/dff_inst0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            twobit_counter/dff_inst0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE                         0.000     0.000 r  twobit_counter/dff_inst0/Q_reg/C
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  twobit_counter/dff_inst0/Q_reg/Q
                         net (fo=2, routed)           0.185     0.326    twobit_counter/dff_inst0/Q_reg_0
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  twobit_counter/dff_inst0/Q_i_1/O
                         net (fo=1, routed)           0.000     0.371    twobit_counter/dff_inst0/Q_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  twobit_counter/dff_inst0/Q_reg/D
  -------------------------------------------------------------------    -------------------





