{
  "sha": "4211a3400108b45732415cda0cacb087ab8690b1",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NDIxMWEzNDAwMTA4YjQ1NzMyNDE1Y2RhMGNhY2IwODdhYjg2OTBiMQ==",
  "commit": {
    "author": {
      "name": "Cooper Qu",
      "email": "cooper.qu@linux.alibaba.com",
      "date": "2020-09-02T06:06:03Z"
    },
    "committer": {
      "name": "Lifang Xia",
      "email": "lifang_xia@c-sky.com",
      "date": "2020-09-02T06:21:31Z"
    },
    "message": "CSKY: Add CPU CK803r3.\n\nMove divul and divsl to CSKYV2_ISA_3E3R3 instruction set, which is\nenabled by ck803r3, and it's still a part of enhance DSP instruction\nset.\n\ngas/\n\t* config/tc-csky.c (csky_cpus): Add ck803r3.\n\t(CSKY_ISA_803R3): Define.\n\t(CSKY_ISA_803R2): Refine, use CSKY_ISA_803R1.\n\ninclude/\n\t* opcode/csky.h (CSKYV2_ISA_3E3R3): Define.\n\nopcodes/\n\t* csky-opc.h (csky_v2_opcodes): Move divul and divsl\n\tto CSKYV2_ISA_3E3R3 instruction set.",
    "tree": {
      "sha": "780aa663468ff715258195d610048c841aeda8ea",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/780aa663468ff715258195d610048c841aeda8ea"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/4211a3400108b45732415cda0cacb087ab8690b1",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/4211a3400108b45732415cda0cacb087ab8690b1",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/4211a3400108b45732415cda0cacb087ab8690b1",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/4211a3400108b45732415cda0cacb087ab8690b1/comments",
  "author": {
    "login": "Cooper-Qu",
    "id": 68842787,
    "node_id": "MDQ6VXNlcjY4ODQyNzg3",
    "avatar_url": "https://avatars.githubusercontent.com/u/68842787?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Cooper-Qu",
    "html_url": "https://github.com/Cooper-Qu",
    "followers_url": "https://api.github.com/users/Cooper-Qu/followers",
    "following_url": "https://api.github.com/users/Cooper-Qu/following{/other_user}",
    "gists_url": "https://api.github.com/users/Cooper-Qu/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Cooper-Qu/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Cooper-Qu/subscriptions",
    "organizations_url": "https://api.github.com/users/Cooper-Qu/orgs",
    "repos_url": "https://api.github.com/users/Cooper-Qu/repos",
    "events_url": "https://api.github.com/users/Cooper-Qu/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Cooper-Qu/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "Lifang-XIA",
    "id": 22215568,
    "node_id": "MDQ6VXNlcjIyMjE1NTY4",
    "avatar_url": "https://avatars.githubusercontent.com/u/22215568?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Lifang-XIA",
    "html_url": "https://github.com/Lifang-XIA",
    "followers_url": "https://api.github.com/users/Lifang-XIA/followers",
    "following_url": "https://api.github.com/users/Lifang-XIA/following{/other_user}",
    "gists_url": "https://api.github.com/users/Lifang-XIA/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Lifang-XIA/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Lifang-XIA/subscriptions",
    "organizations_url": "https://api.github.com/users/Lifang-XIA/orgs",
    "repos_url": "https://api.github.com/users/Lifang-XIA/repos",
    "events_url": "https://api.github.com/users/Lifang-XIA/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Lifang-XIA/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "8119cc38379eb136a62b64f642ab4e3b6d4c6abd",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8119cc38379eb136a62b64f642ab4e3b6d4c6abd",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/8119cc38379eb136a62b64f642ab4e3b6d4c6abd"
    }
  ],
  "stats": {
    "total": 58,
    "additions": 39,
    "deletions": 19
  },
  "files": [
    {
      "sha": "167f357febb4dbd61598d785ba3b6b23fe736b9e",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4211a3400108b45732415cda0cacb087ab8690b1/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4211a3400108b45732415cda0cacb087ab8690b1/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=4211a3400108b45732415cda0cacb087ab8690b1",
      "patch": "@@ -1,3 +1,9 @@\n+2020-09-02  Cooper Qu  <cooper.qu@linux.alibaba.com>\n+\n+\t* config/tc-csky.c (csky_cpus): Add ck803r3.\n+\t(CSKY_ISA_803R3): Define.\n+\t(CSKY_ISA_803R2): Refine, use CSKY_ISA_803R1.\n+\n 2020-09-02  Cooper Qu  <cooper.qu@linux.alibaba.com>\n \n \t* testsuite/gas/csky/cskyv2_dsp.d : Fix Encode of mulsws."
    },
    {
      "sha": "0ed39e46e73c2b0452ab5ff4d60456c0f6c12323",
      "filename": "gas/config/tc-csky.c",
      "status": "modified",
      "additions": 21,
      "deletions": 17,
      "changes": 38,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4211a3400108b45732415cda0cacb087ab8690b1/gas/config/tc-csky.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4211a3400108b45732415cda0cacb087ab8690b1/gas/config/tc-csky.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-csky.c?ref=4211a3400108b45732415cda0cacb087ab8690b1",
      "patch": "@@ -620,8 +620,8 @@ const struct csky_cpu_info csky_cpus[] =\n   /* CK803 series.  */\n #define CSKY_ISA_803    (CSKY_ISA_802 | CSKYV2_ISA_2E3 | CSKY_ISA_MP)\n #define CSKY_ISA_803R1  (CSKY_ISA_803 | CSKYV2_ISA_3E3R1)\n-#define CSKY_ISA_803R2  (CSKY_ISA_803 | CSKYV2_ISA_3E3R1 | CSKYV2_ISA_3E3R2)\n #define CSKY_ISA_FLOAT_803 (CSKY_ISA_FLOAT_E1 | CSKY_ISA_FLOAT_1E3)\n+#define CSKY_ISA_EDSP   (CSKYV2_ISA_3E3R3 | CSKY_ISA_DSP_ENHANCE)\n   {\"ck803\", CSKY_ARCH_803, CSKY_ISA_803 },\n   {\"ck803h\", CSKY_ARCH_803, CSKY_ISA_803 },\n   {\"ck803t\", CSKY_ARCH_803, CSKY_ISA_803 | CSKY_ISA_TRUST},\n@@ -643,31 +643,35 @@ const struct csky_cpu_info csky_cpus[] =\n   {\"ck803htr1\", CSKY_ARCH_803, CSKY_ISA_803R1 | CSKY_ISA_TRUST},\n   {\"ck803fr1\", CSKY_ARCH_803 | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_FLOAT_803},\n   {\"ck803fhr1\", CSKY_ARCH_803 | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_FLOAT_803},\n-  {\"ck803er1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE},\n-  {\"ck803ehr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE},\n-  {\"ck803etr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_TRUST},\n-  {\"ck803ehtr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_TRUST},\n-  {\"ck803efr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803},\n-  {\"ck803efhr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803},\n+  {\"ck803er1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_EDSP},\n+  {\"ck803ehr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_EDSP},\n+  {\"ck803etr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_EDSP | CSKY_ISA_TRUST},\n+  {\"ck803ehtr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKY_ISA_EDSP | CSKY_ISA_TRUST},\n+  {\"ck803efr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803},\n+  {\"ck803efhr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803},\n   {\"ck803ftr1\", CSKY_ARCH_803 | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n-  {\"ck803eftr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n-  {\"ck803ehftr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n+  {\"ck803eftr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n+  {\"ck803ehftr1\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R1 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n \n+#define CSKY_ISA_803R2  (CSKY_ISA_803R1 | CSKYV2_ISA_3E3R2)\n   {\"ck803r2\", CSKY_ARCH_803, CSKY_ISA_803R2},\n   {\"ck803hr2\", CSKY_ARCH_803, CSKY_ISA_803R2},\n   {\"ck803tr2\", CSKY_ARCH_803, CSKY_ISA_803R2 | CSKY_ISA_TRUST},\n   {\"ck803htr2\", CSKY_ARCH_803, CSKY_ISA_803R2 | CSKY_ISA_TRUST},\n   {\"ck803fr2\", CSKY_ARCH_803 | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_FLOAT_803},\n   {\"ck803fhr2\", CSKY_ARCH_803 | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_FLOAT_803},\n-  {\"ck803er2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE},\n-  {\"ck803ehr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE},\n-  {\"ck803etr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_TRUST},\n-  {\"ck803ehtr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_TRUST},\n-  {\"ck803efr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803},\n-  {\"ck803efhr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803},\n+  {\"ck803er2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_EDSP},\n+  {\"ck803ehr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_EDSP},\n+  {\"ck803etr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_EDSP | CSKY_ISA_TRUST},\n+  {\"ck803ehtr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R2 | CSKY_ISA_EDSP | CSKY_ISA_TRUST},\n+  {\"ck803efr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803},\n+  {\"ck803efhr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803},\n   {\"ck803ftr2\", CSKY_ARCH_803 | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n-  {\"ck803eftr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n-  {\"ck803efhtr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_DSP_ENHANCE | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n+  {\"ck803eftr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n+  {\"ck803efhtr2\", CSKY_ARCH_803 | CSKY_ARCH_DSP | CSKY_ARCH_FLOAT, CSKY_ISA_803R2 | CSKY_ISA_EDSP | CSKY_ISA_FLOAT_803 | CSKY_ISA_TRUST},\n+\n+#define CSKY_ISA_803R3  (CSKY_ISA_803R2 | CSKYV2_ISA_3E3R3)\n+  {\"ck803r3\", CSKY_ARCH_803, CSKY_ISA_803R3},\n \n   {\"ck803s\", CSKY_ARCH_803, CSKY_ISA_803R1 },\n   {\"ck803se\", CSKY_ARCH_803 | CSKY_ARCH_DSP, CSKY_ISA_803R1 | CSKYV2_ISA_DSP},"
    },
    {
      "sha": "c6f00b35d6920b0d375991952c4a3f8e59ce0dff",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4211a3400108b45732415cda0cacb087ab8690b1/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4211a3400108b45732415cda0cacb087ab8690b1/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=4211a3400108b45732415cda0cacb087ab8690b1",
      "patch": "@@ -1,3 +1,7 @@\n+2020-09-02  Cooper Qu  <cooper.qu@linux.alibaba.com>\n+\n+\t* opcode/csky.h (CSKYV2_ISA_3E3R3): Define.\n+\n 2020-08-31  Alan Modra  <amodra@gmail.com>\n \n \tPR 26493"
    },
    {
      "sha": "ab2b21092710d7683c58bc00db98dd82e7fb4250",
      "filename": "include/opcode/csky.h",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4211a3400108b45732415cda0cacb087ab8690b1/include/opcode/csky.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4211a3400108b45732415cda0cacb087ab8690b1/include/opcode/csky.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/csky.h?ref=4211a3400108b45732415cda0cacb087ab8690b1",
      "patch": "@@ -31,6 +31,7 @@\n #define CSKYV2_ISA_3E3R1    (1L << 6)\n #define CSKYV2_ISA_3E3R2    (1L << 7)\n #define CSKYV2_ISA_10E60    (1L << 8)\n+#define CSKYV2_ISA_3E3R3    (1L << 9)\n \n #define CSKY_ISA_TRUST      (1L << 11)\n #define CSKY_ISA_CACHE      (1L << 12)"
    },
    {
      "sha": "8481a13e08bd65dbb0bebe4826ef45bb9f504ca2",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4211a3400108b45732415cda0cacb087ab8690b1/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4211a3400108b45732415cda0cacb087ab8690b1/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=4211a3400108b45732415cda0cacb087ab8690b1",
      "patch": "@@ -1,3 +1,8 @@\n+2020-09-02  Cooper Qu  <cooper.qu@linux.alibaba.com>\n+\n+\t* csky-opc.h (csky_v2_opcodes): Move divul and divsl\n+\tto CSKYV2_ISA_3E3R3 instruction set.\n+\n 2020-09-02  Cooper Qu  <cooper.qu@linux.alibaba.com>\n \n \t* csky-opc.h (csky_v2_opcodes): Fix Encode of mulsws."
    },
    {
      "sha": "5e2f1a58695b8473056ddbdbd6a3172f38775c4d",
      "filename": "opcodes/csky-opc.h",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4211a3400108b45732415cda0cacb087ab8690b1/opcodes/csky-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4211a3400108b45732415cda0cacb087ab8690b1/opcodes/csky-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/csky-opc.h?ref=4211a3400108b45732415cda0cacb087ab8690b1",
      "patch": "@@ -5321,13 +5321,13 @@ const struct csky_opcode csky_v2_opcodes[] =\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t(16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t(21_25, AREG, OPRND_SHIFT_0_BIT)),\n-\t  CSKY_ISA_DSP_ENHANCE),\n+\t  CSKYV2_ISA_3E3R3),\n     OP32 (\"divsl\",\n \t  OPCODE_INFO3 (0xf800e2e0,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t(16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t(21_25, AREG, OPRND_SHIFT_0_BIT)),\n-\t  CSKY_ISA_DSP_ENHANCE),\n+\t  CSKYV2_ISA_3E3R3),\n     OP32 (\"mulaca.s8\",\n \t  OPCODE_INFO3 (0xf800e4c0,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),"
    }
  ]
}