Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 03:16:43 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 562         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (562)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1479)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (562)
--------------------------
 There are 562 register/latch pins with no clock driven by root clock pin: D_clk_2_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1479)
---------------------------------------------------
 There are 1479 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.400        0.000                      0                    2       -0.686       -1.372                      2                    2       19.500        0.000                       0                     3  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              19.400        0.000                      0                    2       -0.686       -1.372                      2                    2       19.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       19.400ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.686ns,  Total Violation       -1.372ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.400ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D_clk_2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk_0 rise@40.000ns - clk_0 fall@20.000ns)
  Data Path Delay:        2.083ns  (logic 0.528ns (25.356%)  route 1.555ns (74.644%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    20.472 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.555    22.027    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.056    22.083 r  D_clk_2_q[0]_i_1/O
                         net (fo=1, routed)           0.000    22.083    D_clk_2_q[0]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284    40.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634    40.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.562    41.506    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[0]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.035    41.470    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.013    41.483    D_clk_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -22.083    
  -------------------------------------------------------------------
                         slack                                 19.400    

Slack (MET) :             19.422ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D_clk_2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk_0 rise@40.000ns - clk_0 fall@20.000ns)
  Data Path Delay:        2.084ns  (logic 0.529ns (25.392%)  route 1.555ns (74.608%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    20.472 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.555    22.027    clk_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.057    22.084 r  D_clk_2_q[1]_i_1/O
                         net (fo=1, routed)           0.000    22.084    D_clk_2_q[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284    40.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634    40.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.562    41.506    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[1]/C
                         clock pessimism              0.000    41.506    
                         clock uncertainty           -0.035    41.470    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.036    41.506    D_clk_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         41.506    
                         arrival time                         -22.084    
  -------------------------------------------------------------------
                         slack                                 19.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.686ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D_clk_2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.546ns (32.427%)  route 3.221ns (67.573%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.221     4.666    clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.100     4.766 r  D_clk_2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.766    D_clk_2_q[0]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.564     5.148    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[0]/C
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.035     5.184    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.269     5.453    D_clk_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.453    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.685ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D_clk_2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.567ns (32.724%)  route 3.221ns (67.276%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.221     4.666    clk_IBUF
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.121     4.787 r  D_clk_2_q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.787    D_clk_2_q[1]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.564     5.148    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_clk_2_q_reg[1]/C
                         clock pessimism              0.000     5.148    
                         clock uncertainty            0.035     5.184    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.289     5.473    D_clk_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.473    
                         arrival time                           4.787    
  -------------------------------------------------------------------
                         slack                                 -0.685    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X35Y46   D_clk_2_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X35Y46   D_clk_2_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X35Y46   D_clk_2_q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1541 Endpoints
Min Delay          1541 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.475ns  (logic 10.943ns (30.001%)  route 25.532ns (69.999%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=4 LUT3=6 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][11]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.368     1.824    L_reg/M_sm_timer[11]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.118     1.942 f  L_reg/L_25dddc5e_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.808     2.750    L_reg/L_25dddc5e_remainder0_carry__0_i_12__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.326     3.076 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.092     4.168    L_reg/L_25dddc5e_remainder0_carry__0_i_9__0_n_0
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.292 f  L_reg/L_25dddc5e_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.939     5.231    L_reg/L_25dddc5e_remainder0_carry_i_15__0_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.355 r  L_reg/L_25dddc5e_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.877     6.232    L_reg/L_25dddc5e_remainder0_carry_i_8__0_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.382 r  L_reg/L_25dddc5e_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.857     7.239    timerseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     7.837 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.160 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.867     9.027    L_reg/L_25dddc5e_remainder0_1[5]
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.306     9.333 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.136    10.469    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  L_reg/i__carry_i_17__2/O
                         net (fo=6, routed)           1.710    12.303    L_reg/i__carry_i_17__2_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    12.455 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    13.271    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.352    13.623 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    14.693    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.328    15.021 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.706    15.727    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.234 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.234    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.348 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.348    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.587 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.915    17.502    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.302    17.804 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    18.237    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.361 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    19.345    L_reg/i__carry_i_14__0_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124    19.469 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.798    20.267    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.391 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.461    21.852    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    21.976 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.613    22.589    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    22.739 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    23.334    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.328    23.662 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.662    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.212 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.212    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.326    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.639 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.811    25.449    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.306    25.755 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    26.199    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.323 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.756    27.079    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y42         LUT3 (Prop_lut3_I1_O)        0.124    27.203 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.847    28.050    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.174 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.050    29.224    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y44         LUT3 (Prop_lut3_I2_O)        0.124    29.348 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.581    32.928    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    36.475 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.475    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.307ns  (logic 10.940ns (30.131%)  route 25.367ns (69.869%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][11]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.368     1.824    L_reg/M_sm_timer[11]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.118     1.942 f  L_reg/L_25dddc5e_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.808     2.750    L_reg/L_25dddc5e_remainder0_carry__0_i_12__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.326     3.076 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.092     4.168    L_reg/L_25dddc5e_remainder0_carry__0_i_9__0_n_0
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.292 f  L_reg/L_25dddc5e_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.939     5.231    L_reg/L_25dddc5e_remainder0_carry_i_15__0_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.355 r  L_reg/L_25dddc5e_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.877     6.232    L_reg/L_25dddc5e_remainder0_carry_i_8__0_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.382 r  L_reg/L_25dddc5e_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.857     7.239    timerseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     7.837 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.160 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.867     9.027    L_reg/L_25dddc5e_remainder0_1[5]
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.306     9.333 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.136    10.469    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  L_reg/i__carry_i_17__2/O
                         net (fo=6, routed)           1.710    12.303    L_reg/i__carry_i_17__2_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    12.455 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    13.271    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.352    13.623 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    14.693    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.328    15.021 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.706    15.727    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.234 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.234    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.348 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.348    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.587 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.915    17.502    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.302    17.804 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    18.237    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.361 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    19.345    L_reg/i__carry_i_14__0_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124    19.469 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.798    20.267    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.391 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.461    21.852    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    21.976 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.613    22.589    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    22.739 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    23.334    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.328    23.662 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.662    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.212 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.212    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.326    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.639 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.811    25.449    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.306    25.755 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    26.199    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.323 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.756    27.079    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y42         LUT3 (Prop_lut3_I1_O)        0.124    27.203 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.847    28.050    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.174 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    29.052    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.124    29.176 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.588    32.764    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    36.307 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.307    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.049ns  (logic 10.922ns (30.297%)  route 25.128ns (69.703%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][11]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.368     1.824    L_reg/M_sm_timer[11]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.118     1.942 f  L_reg/L_25dddc5e_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.808     2.750    L_reg/L_25dddc5e_remainder0_carry__0_i_12__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.326     3.076 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.092     4.168    L_reg/L_25dddc5e_remainder0_carry__0_i_9__0_n_0
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.292 f  L_reg/L_25dddc5e_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.939     5.231    L_reg/L_25dddc5e_remainder0_carry_i_15__0_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.355 r  L_reg/L_25dddc5e_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.877     6.232    L_reg/L_25dddc5e_remainder0_carry_i_8__0_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.382 r  L_reg/L_25dddc5e_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.857     7.239    timerseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     7.837 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.160 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.867     9.027    L_reg/L_25dddc5e_remainder0_1[5]
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.306     9.333 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.136    10.469    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  L_reg/i__carry_i_17__2/O
                         net (fo=6, routed)           1.710    12.303    L_reg/i__carry_i_17__2_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    12.455 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    13.271    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.352    13.623 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    14.693    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.328    15.021 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.706    15.727    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.234 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.234    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.348 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.348    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.587 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.915    17.502    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.302    17.804 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    18.237    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.361 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    19.345    L_reg/i__carry_i_14__0_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124    19.469 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.798    20.267    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.391 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.461    21.852    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    21.976 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.613    22.589    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    22.739 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    23.334    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.328    23.662 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.662    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.212 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.212    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.326    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.639 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.811    25.449    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.306    25.755 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    26.199    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.323 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.756    27.079    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y42         LUT3 (Prop_lut3_I1_O)        0.124    27.203 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.847    28.050    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.174 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.825    28.998    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y44         LUT4 (Prop_lut4_I2_O)        0.124    29.122 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.401    32.524    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    36.049 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.049    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.837ns  (logic 11.155ns (31.126%)  route 24.683ns (68.874%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][11]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.368     1.824    L_reg/M_sm_timer[11]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.118     1.942 f  L_reg/L_25dddc5e_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.808     2.750    L_reg/L_25dddc5e_remainder0_carry__0_i_12__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.326     3.076 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.092     4.168    L_reg/L_25dddc5e_remainder0_carry__0_i_9__0_n_0
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.292 f  L_reg/L_25dddc5e_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.939     5.231    L_reg/L_25dddc5e_remainder0_carry_i_15__0_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.355 r  L_reg/L_25dddc5e_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.877     6.232    L_reg/L_25dddc5e_remainder0_carry_i_8__0_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.382 r  L_reg/L_25dddc5e_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.857     7.239    timerseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     7.837 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.160 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.867     9.027    L_reg/L_25dddc5e_remainder0_1[5]
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.306     9.333 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.136    10.469    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  L_reg/i__carry_i_17__2/O
                         net (fo=6, routed)           1.710    12.303    L_reg/i__carry_i_17__2_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    12.455 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    13.271    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.352    13.623 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    14.693    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.328    15.021 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.706    15.727    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.234 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.234    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.348 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.348    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.587 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.915    17.502    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.302    17.804 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    18.237    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.361 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    19.345    L_reg/i__carry_i_14__0_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124    19.469 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.798    20.267    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.391 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.461    21.852    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    21.976 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.613    22.589    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    22.739 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    23.334    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.328    23.662 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.662    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.212 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.212    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.326    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.639 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.811    25.449    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.306    25.755 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    26.199    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.323 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.756    27.079    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y42         LUT3 (Prop_lut3_I1_O)        0.124    27.203 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.847    28.050    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.174 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    29.052    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.153    29.205 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.903    32.108    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    35.837 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.837    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.790ns  (logic 11.165ns (31.195%)  route 24.625ns (68.805%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][11]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.368     1.824    L_reg/M_sm_timer[11]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.118     1.942 f  L_reg/L_25dddc5e_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.808     2.750    L_reg/L_25dddc5e_remainder0_carry__0_i_12__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.326     3.076 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.092     4.168    L_reg/L_25dddc5e_remainder0_carry__0_i_9__0_n_0
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.292 f  L_reg/L_25dddc5e_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.939     5.231    L_reg/L_25dddc5e_remainder0_carry_i_15__0_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.355 r  L_reg/L_25dddc5e_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.877     6.232    L_reg/L_25dddc5e_remainder0_carry_i_8__0_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.382 r  L_reg/L_25dddc5e_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.857     7.239    timerseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     7.837 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.160 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.867     9.027    L_reg/L_25dddc5e_remainder0_1[5]
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.306     9.333 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.136    10.469    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  L_reg/i__carry_i_17__2/O
                         net (fo=6, routed)           1.710    12.303    L_reg/i__carry_i_17__2_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    12.455 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    13.271    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.352    13.623 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    14.693    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.328    15.021 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.706    15.727    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.234 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.234    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.348 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.348    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.587 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.915    17.502    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.302    17.804 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    18.237    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.361 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    19.345    L_reg/i__carry_i_14__0_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124    19.469 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.798    20.267    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.391 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.461    21.852    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    21.976 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.613    22.589    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    22.739 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    23.334    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.328    23.662 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.662    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.212 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.212    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.326    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.639 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.811    25.449    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.306    25.755 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    26.199    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.323 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.756    27.079    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y42         LUT3 (Prop_lut3_I1_O)        0.124    27.203 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.847    28.050    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.174 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.825    28.998    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.152    29.150 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.899    32.049    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    35.790 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.790    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.760ns  (logic 11.205ns (31.335%)  route 24.555ns (68.665%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][11]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.368     1.824    L_reg/M_sm_timer[11]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.118     1.942 f  L_reg/L_25dddc5e_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.808     2.750    L_reg/L_25dddc5e_remainder0_carry__0_i_12__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.326     3.076 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.092     4.168    L_reg/L_25dddc5e_remainder0_carry__0_i_9__0_n_0
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.292 f  L_reg/L_25dddc5e_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.939     5.231    L_reg/L_25dddc5e_remainder0_carry_i_15__0_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.355 r  L_reg/L_25dddc5e_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.877     6.232    L_reg/L_25dddc5e_remainder0_carry_i_8__0_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.382 r  L_reg/L_25dddc5e_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.857     7.239    timerseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     7.837 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.160 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.867     9.027    L_reg/L_25dddc5e_remainder0_1[5]
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.306     9.333 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.136    10.469    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  L_reg/i__carry_i_17__2/O
                         net (fo=6, routed)           1.710    12.303    L_reg/i__carry_i_17__2_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    12.455 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    13.271    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.352    13.623 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    14.693    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.328    15.021 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.706    15.727    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.234 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.234    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.348 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.348    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.587 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.915    17.502    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.302    17.804 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    18.237    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.361 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    19.345    L_reg/i__carry_i_14__0_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124    19.469 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.798    20.267    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.391 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.461    21.852    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    21.976 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.613    22.589    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    22.739 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    23.334    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.328    23.662 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.662    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.212 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.212    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.326    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.639 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.811    25.449    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.306    25.755 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    26.199    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.323 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.756    27.079    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y42         LUT3 (Prop_lut3_I1_O)        0.124    27.203 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.847    28.050    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.174 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.624    28.797    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y44         LUT4 (Prop_lut4_I0_O)        0.150    28.947 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.029    31.977    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.783    35.760 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.760    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.652ns  (logic 10.970ns (30.769%)  route 24.682ns (69.231%))
  Logic Levels:           32  (CARRY4=8 FDRE=1 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][11]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.368     1.824    L_reg/M_sm_timer[11]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.118     1.942 f  L_reg/L_25dddc5e_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.808     2.750    L_reg/L_25dddc5e_remainder0_carry__0_i_12__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.326     3.076 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.092     4.168    L_reg/L_25dddc5e_remainder0_carry__0_i_9__0_n_0
    SLICE_X44Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.292 f  L_reg/L_25dddc5e_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.939     5.231    L_reg/L_25dddc5e_remainder0_carry_i_15__0_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.355 r  L_reg/L_25dddc5e_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.877     6.232    L_reg/L_25dddc5e_remainder0_carry_i_8__0_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.382 r  L_reg/L_25dddc5e_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.857     7.239    timerseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     7.837 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.160 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.867     9.027    L_reg/L_25dddc5e_remainder0_1[5]
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.306     9.333 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.136    10.469    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.593 r  L_reg/i__carry_i_17__2/O
                         net (fo=6, routed)           1.710    12.303    L_reg/i__carry_i_17__2_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I0_O)        0.152    12.455 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    13.271    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.352    13.623 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.070    14.693    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.328    15.021 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.706    15.727    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.234 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.234    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.348 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.348    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.587 f  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.915    17.502    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.302    17.804 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    18.237    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y43         LUT5 (Prop_lut5_I0_O)        0.124    18.361 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.984    19.345    L_reg/i__carry_i_14__0_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124    19.469 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.798    20.267    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    20.391 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.461    21.852    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124    21.976 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.613    22.589    L_reg/i__carry_i_13__1_n_0
    SLICE_X50Y43         LUT3 (Prop_lut3_I1_O)        0.150    22.739 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.595    23.334    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.328    23.662 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.662    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.212 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.212    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.326    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.639 r  timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.811    25.449    timerseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.306    25.755 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    26.199    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.323 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.756    27.079    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y42         LUT3 (Prop_lut3_I1_O)        0.124    27.203 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.847    28.050    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.174 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.624    28.797    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.124    28.921 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.157    32.078    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    35.652 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.652    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.623ns  (logic 12.009ns (33.712%)  route 23.614ns (66.288%))
  Logic Levels:           33  (CARRY4=7 FDRE=1 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][7]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.014     1.433    L_reg/M_sm_pbc[7]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.322     1.755 f  L_reg/L_25dddc5e_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           1.193     2.947    L_reg/L_25dddc5e_remainder0_carry__0_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I2_O)        0.328     3.275 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.932     4.207    L_reg/L_25dddc5e_remainder0_carry__0_i_9_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.359 f  L_reg/L_25dddc5e_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.283     4.642    L_reg/L_25dddc5e_remainder0_carry_i_15_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.332     4.974 r  L_reg/L_25dddc5e_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.197     6.171    L_reg/L_25dddc5e_remainder0_carry_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150     6.321 r  L_reg/L_25dddc5e_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.922     7.243    bseg_driver/decimal_renderer/DI[2]
    SLICE_X48Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     7.832 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.054 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.124     9.177    L_reg/L_25dddc5e_remainder0[4]
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.325     9.502 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.123    10.625    L_reg/i__carry__1_i_14_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.326    10.951 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.404    11.355    L_reg/i__carry__1_i_15_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.118    11.473 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.835    12.307    L_reg/i__carry__1_i_9_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.354    12.661 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.076    13.737    L_reg/i__carry_i_19_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I1_O)        0.326    14.063 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.822    14.885    L_reg/i__carry__0_i_11_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.009 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.818    15.828    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.952 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    15.952    bseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.350 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.350    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.684 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.818    17.501    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y35         LUT5 (Prop_lut5_I4_O)        0.303    17.804 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    18.441    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X51Y34         LUT5 (Prop_lut5_I0_O)        0.124    18.565 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.001    19.565    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_0
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.124    19.689 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.871    20.560    L_reg/i__carry_i_13_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.150    20.710 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.824    21.534    L_reg/i__carry_i_23_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.328    21.862 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    22.338    L_reg/i__carry_i_13_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.150    22.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.800    23.288    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y36         LUT5 (Prop_lut5_I0_O)        0.328    23.616 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    23.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.166 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.166    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.280    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.614 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.787    25.401    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X50Y38         LUT6 (Prop_lut6_I3_O)        0.303    25.704 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    26.299    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.423 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    27.275    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.399 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.583    27.982    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.106 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.285    29.391    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I1_O)        0.152    29.543 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.345    31.889    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.734    35.623 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.623    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.421ns  (logic 12.017ns (33.926%)  route 23.404ns (66.074%))
  Logic Levels:           33  (CARRY4=7 FDRE=1 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][7]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.014     1.433    L_reg/M_sm_pbc[7]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.322     1.755 f  L_reg/L_25dddc5e_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           1.193     2.947    L_reg/L_25dddc5e_remainder0_carry__0_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I2_O)        0.328     3.275 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.932     4.207    L_reg/L_25dddc5e_remainder0_carry__0_i_9_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.359 f  L_reg/L_25dddc5e_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.283     4.642    L_reg/L_25dddc5e_remainder0_carry_i_15_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.332     4.974 r  L_reg/L_25dddc5e_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.197     6.171    L_reg/L_25dddc5e_remainder0_carry_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150     6.321 r  L_reg/L_25dddc5e_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.922     7.243    bseg_driver/decimal_renderer/DI[2]
    SLICE_X48Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     7.832 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.054 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.124     9.177    L_reg/L_25dddc5e_remainder0[4]
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.325     9.502 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.123    10.625    L_reg/i__carry__1_i_14_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.326    10.951 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.404    11.355    L_reg/i__carry__1_i_15_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.118    11.473 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.835    12.307    L_reg/i__carry__1_i_9_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.354    12.661 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.076    13.737    L_reg/i__carry_i_19_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I1_O)        0.326    14.063 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.822    14.885    L_reg/i__carry__0_i_11_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.009 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.818    15.828    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.952 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    15.952    bseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.350 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.350    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.684 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.818    17.501    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y35         LUT5 (Prop_lut5_I4_O)        0.303    17.804 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    18.441    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X51Y34         LUT5 (Prop_lut5_I0_O)        0.124    18.565 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.001    19.565    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_0
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.124    19.689 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.871    20.560    L_reg/i__carry_i_13_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.150    20.710 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.824    21.534    L_reg/i__carry_i_23_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.328    21.862 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    22.338    L_reg/i__carry_i_13_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.150    22.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.800    23.288    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y36         LUT5 (Prop_lut5_I0_O)        0.328    23.616 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    23.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.166 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.166    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.280    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.614 f  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.787    25.401    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X50Y38         LUT6 (Prop_lut6_I3_O)        0.303    25.704 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    26.299    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.423 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    27.275    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.399 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.737    28.136    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    28.260 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.956    29.216    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.152    29.368 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.311    31.679    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.742    35.421 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.421    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.416ns  (logic 11.785ns (33.277%)  route 23.631ns (66.723%))
  Logic Levels:           33  (CARRY4=7 FDRE=1 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][7]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.014     1.433    L_reg/M_sm_pbc[7]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.322     1.755 f  L_reg/L_25dddc5e_remainder0_carry__0_i_11/O
                         net (fo=1, routed)           1.193     2.947    L_reg/L_25dddc5e_remainder0_carry__0_i_11_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I2_O)        0.328     3.275 r  L_reg/L_25dddc5e_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.932     4.207    L_reg/L_25dddc5e_remainder0_carry__0_i_9_n_0
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.152     4.359 f  L_reg/L_25dddc5e_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.283     4.642    L_reg/L_25dddc5e_remainder0_carry_i_15_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.332     4.974 r  L_reg/L_25dddc5e_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.197     6.171    L_reg/L_25dddc5e_remainder0_carry_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.150     6.321 r  L_reg/L_25dddc5e_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.922     7.243    bseg_driver/decimal_renderer/DI[2]
    SLICE_X48Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     7.832 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.832    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.054 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.124     9.177    L_reg/L_25dddc5e_remainder0[4]
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.325     9.502 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.123    10.625    L_reg/i__carry__1_i_14_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.326    10.951 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.404    11.355    L_reg/i__carry__1_i_15_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.118    11.473 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.835    12.307    L_reg/i__carry__1_i_9_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.354    12.661 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.076    13.737    L_reg/i__carry_i_19_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I1_O)        0.326    14.063 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.822    14.885    L_reg/i__carry__0_i_11_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I3_O)        0.124    15.009 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.818    15.828    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X49Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.952 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    15.952    bseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.350 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.350    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.684 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.818    17.501    L_reg/L_25dddc5e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y35         LUT5 (Prop_lut5_I4_O)        0.303    17.804 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.636    18.441    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X51Y34         LUT5 (Prop_lut5_I0_O)        0.124    18.565 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.001    19.565    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__0/i__carry__0_0
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.124    19.689 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.871    20.560    L_reg/i__carry_i_13_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.150    20.710 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.824    21.534    L_reg/i__carry_i_23_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I0_O)        0.328    21.862 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.476    22.338    L_reg/i__carry_i_13_n_0
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.150    22.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.800    23.288    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y36         LUT5 (Prop_lut5_I0_O)        0.328    23.616 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    23.616    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.166 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.166    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.280    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.614 r  bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.787    25.401    bseg_driver/decimal_renderer/L_25dddc5e_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X50Y38         LUT6 (Prop_lut6_I3_O)        0.303    25.704 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    26.299    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.423 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.852    27.275    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.399 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.583    27.982    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I4_O)        0.124    28.106 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.285    29.391    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X53Y37         LUT4 (Prop_lut4_I0_O)        0.124    29.515 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.362    31.878    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    35.416 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.416    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr3/D_waddr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE                         0.000     0.000 r  sr3/D_waddr_q_reg[1]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.066     0.207    sr3/D_waddr_q_reg_n_0_[1]
    SLICE_X33Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.252 r  sr3/D_waddr_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.252    sr3/D_waddr_q[0]_i_1__0_n_0
    SLICE_X33Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[1]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=7, routed)           0.129     0.257    display/p_0_in[1]
    SLICE_X40Y38         FDRE                                         r  display/D_bram_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.495%)  route 0.133ns (48.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[2]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.133     0.274    display/p_0_in[2]
    SLICE_X40Y36         FDRE                                         r  display/D_bram_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_game_tick_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  gameclk/D_last_q_reg/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.062     0.190    sm/D_last_q_1
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.099     0.289 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     0.289    sm/D_game_tick_q_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.533%)  route 0.156ns (52.468%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[0]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.156     0.297    display/p_0_in[0]
    SLICE_X40Y38         FDRE                                         r  display/D_bram_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_latch_blank_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE                         0.000     0.000 r  display/D_state_q_reg[0]/C
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_state_q_reg[0]/Q
                         net (fo=9, routed)           0.120     0.261    display/D_state_q[0]
    SLICE_X33Y34         LUT5 (Prop_lut5_I3_O)        0.048     0.309 r  display/D_latch_blank_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.309    display/D_latch_blank_q[0]_i_2_n_0
    SLICE_X33Y34         FDRE                                         r  display/D_latch_blank_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_accel_selector_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_accel_edge_buff_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.939%)  route 0.124ns (40.061%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE                         0.000     0.000 r  sm/D_accel_selector_q_reg[0]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/D_accel_selector_q_reg[0]/Q
                         net (fo=3, routed)           0.124     0.265    sm/accel_edge/D_accel_selector_q[0]
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.310 r  sm/accel_edge/D_accel_edge_buff_q_i_1/O
                         net (fo=1, routed)           0.000     0.310    sm/M_accel_edge_out
    SLICE_X35Y64         FDRE                                         r  sm/D_accel_edge_buff_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.860%)  route 0.125ns (40.140%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[7]/C
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=15, routed)          0.125     0.266    display/D_pixel_idx_q_reg_n_0_[7]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  display/D_bram_addr_q[12]_i_2/O
                         net (fo=1, routed)           0.000     0.311    display/p_0_in[12]
    SLICE_X36Y34         FDRE                                         r  display/D_bram_addr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.979%)  route 0.129ns (41.021%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[9]/C
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           0.129     0.270    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.315 r  display/D_bram_addr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     0.315    display/p_0_in[11]
    SLICE_X36Y34         FDRE                                         r  display/D_bram_addr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.143     0.284    forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X65Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.329    forLoop_idx_0_1867974867[0].cond_butt_sel_desel/p_0_in__1[5]
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_1867974867[0].cond_butt_sel_desel/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





