Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan 27 14:56:56 2023
| Host         : AHWV-AC3E-UTFSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_16bits_timing_summary_routed.rpt -pb pwm_16bits_timing_summary_routed.pb -rpx pwm_16bits_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_16bits
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    53          
TIMING-18  Warning           Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (80)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: DTCLK/div_clk_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: PWMCLK/div_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (80)
-------------------------------
 There are 80 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.024        0.000                      0                   65        0.194        0.000                      0                   65        9.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.024        0.000                      0                   65        0.194        0.000                      0                   65        9.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.024ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_CARR/reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.484ns (17.637%)  route 2.260ns (82.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          1.169     7.043    REG_CARR/reg_out_reg[0]_0
    SLICE_X52Y50         FDRE                                         r  REG_CARR/reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_CARR/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  REG_CARR/reg_out_reg[1]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X52Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_CARR/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                 17.024    

Slack (MET) :             17.024ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_CARR/reg_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.484ns (17.637%)  route 2.260ns (82.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          1.169     7.043    REG_CARR/reg_out_reg[0]_0
    SLICE_X52Y50         FDRE                                         r  REG_CARR/reg_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_CARR/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  REG_CARR/reg_out_reg[8]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X52Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_CARR/reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                 17.024    

Slack (MET) :             17.038ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_CONFIG/reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.484ns (17.546%)  route 2.274ns (82.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          1.183     7.057    REG_CONFIG/reg_out_reg[0]_0
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
                         clock pessimism              0.463    24.298    
                         clock uncertainty           -0.035    24.263    
    SLICE_X52Y55         FDRE (Setup_fdre_C_CE)      -0.168    24.095    REG_CONFIG/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         24.095    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 17.038    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_CARR/reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.484ns (18.997%)  route 2.064ns (81.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.973     6.846    REG_CARR/reg_out_reg[0]_0
    SLICE_X51Y50         FDRE                                         r  REG_CARR/reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_CARR/reg_out_reg[0]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_CARR/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_CARR/reg_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.484ns (18.997%)  route 2.064ns (81.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.973     6.846    REG_CARR/reg_out_reg[0]_0
    SLICE_X51Y50         FDRE                                         r  REG_CARR/reg_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_CARR/reg_out_reg[7]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_CARR/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_PERIOD/reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.484ns (18.997%)  route 2.064ns (81.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.973     6.846    REG_PERIOD/reg_out_reg[0]_0
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_PERIOD/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[12]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_PERIOD/reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_PERIOD/reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.484ns (18.997%)  route 2.064ns (81.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.973     6.846    REG_PERIOD/reg_out_reg[0]_0
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_PERIOD/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[1]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_PERIOD/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_PERIOD/reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.484ns (18.997%)  route 2.064ns (81.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.973     6.846    REG_PERIOD/reg_out_reg[0]_0
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_PERIOD/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[2]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_PERIOD/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_PERIOD/reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.484ns (18.997%)  route 2.064ns (81.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.973     6.846    REG_PERIOD/reg_out_reg[0]_0
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_PERIOD/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[3]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_PERIOD/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REG_PERIOD/reg_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.484ns (18.997%)  route 2.064ns (81.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 f  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.091     5.769    CARR1/register_concat_mask[4]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.874 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.973     6.846    REG_PERIOD/reg_out_reg[0]_0
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227    23.836    REG_PERIOD/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[8]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.168    24.067    REG_PERIOD/reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 17.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.189%)  route 0.125ns (39.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554     1.529    DTCLK/clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.125     1.795    DTCLK/counter_reg_n_0_[0]
    SLICE_X52Y54         LUT5 (Prop_lut5_I2_O)        0.048     1.843 r  DTCLK/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    DTCLK/counter[3]_i_1__0_n_0
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822     2.046    DTCLK/clk_IBUF_BUFG
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[3]/C
                         clock pessimism             -0.504     1.542    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.107     1.649    DTCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.805%)  route 0.125ns (40.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554     1.529    DTCLK/clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.125     1.795    DTCLK/counter_reg_n_0_[0]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.840 r  DTCLK/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    DTCLK/counter[2]_i_1__0_n_0
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822     2.046    DTCLK/clk_IBUF_BUFG
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[2]/C
                         clock pessimism             -0.504     1.542    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.091     1.633    DTCLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.537%)  route 0.423ns (69.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554     1.529    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          0.423     2.093    PWMCLK/register_concat_mask[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.138 r  PWMCLK/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.138    PWMCLK/div_clk_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  PWMCLK/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.823     2.047    PWMCLK/clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  PWMCLK/div_clk_reg/C
                         clock pessimism             -0.249     1.798    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.918    PWMCLK/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.219%)  route 0.151ns (44.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.581     1.556    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.151     1.848    PWMCLK/counter[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  PWMCLK/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.893    PWMCLK/counter[4]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.850     2.074    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[4]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X56Y46         FDCE (Hold_fdce_C_D)         0.092     1.648    PWMCLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.534%)  route 0.179ns (48.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.581     1.556    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  PWMCLK/counter_reg[2]/Q
                         net (fo=4, routed)           0.179     1.876    PWMCLK/counter[2]
    SLICE_X56Y46         LUT5 (Prop_lut5_I3_O)        0.049     1.925 r  PWMCLK/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.925    PWMCLK/counter[3]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.850     2.074    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[3]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X56Y46         FDCE (Hold_fdce_C_D)         0.107     1.663    PWMCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.325%)  route 0.188ns (50.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554     1.529    DTCLK/clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.188     1.858    DTCLK/counter_reg_n_0_[0]
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.042     1.900 r  DTCLK/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    DTCLK/counter[1]_i_1__0_n_0
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822     2.046    DTCLK/clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[1]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X53Y54         FDCE (Hold_fdce_C_D)         0.107     1.636    DTCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.003%)  route 0.179ns (48.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.581     1.556    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  PWMCLK/counter_reg[2]/Q
                         net (fo=4, routed)           0.179     1.876    PWMCLK/counter[2]
    SLICE_X56Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.921 r  PWMCLK/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    PWMCLK/counter[2]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.850     2.074    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[2]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X56Y46         FDCE (Hold_fdce_C_D)         0.092     1.648    PWMCLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.183ns (47.981%)  route 0.198ns (52.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.581     1.556    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.198     1.895    PWMCLK/counter[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I2_O)        0.042     1.937 r  PWMCLK/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    PWMCLK/counter[1]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.850     2.074    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[1]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X56Y46         FDCE (Hold_fdce_C_D)         0.107     1.663    PWMCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DTCLK/div_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.704%)  route 0.181ns (49.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.559     1.534    DTCLK/clk_IBUF_BUFG
    SLICE_X45Y50         FDCE                                         r  DTCLK/div_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  DTCLK/div_clk_reg/Q
                         net (fo=19, routed)          0.181     1.856    DTCLK/CLK
    SLICE_X45Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.901 r  DTCLK/div_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    DTCLK/div_clk_i_1__0_n_0
    SLICE_X45Y50         FDCE                                         r  DTCLK/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    DTCLK/clk_IBUF_BUFG
    SLICE_X45Y50         FDCE                                         r  DTCLK/div_clk_reg/C
                         clock pessimism             -0.517     1.534    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.091     1.625    DTCLK/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.418%)  route 0.183ns (49.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554     1.529    DTCLK/clk_IBUF_BUFG
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  DTCLK/counter_reg[2]/Q
                         net (fo=4, routed)           0.183     1.853    DTCLK/counter_reg_n_0_[2]
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  DTCLK/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    DTCLK/counter[4]_i_1__0_n_0
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822     2.046    DTCLK/clk_IBUF_BUFG
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[4]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.092     1.621    DTCLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X53Y54   DTCLK/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X53Y54   DTCLK/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y54   DTCLK/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y54   DTCLK/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y54   DTCLK/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X45Y50   DTCLK/div_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y46   PWMCLK/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y46   PWMCLK/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y46   PWMCLK/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X53Y54   DTCLK/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y54   DTCLK/counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 logic_A
                            (input port)
  Destination:            pwmout_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 3.718ns (37.281%)  route 6.255ns (62.719%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  logic_A (IN)
                         net (fo=0)                   0.000     0.000    logic_A
    U13                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  logic_A_IBUF_inst/O
                         net (fo=1, routed)           2.643     3.629    DT1/logic_A_IBUF
    SLICE_X64Y55         LUT3 (Prop_lut3_I0_O)        0.126     3.755 r  DT1/pwmout_A_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.612     7.367    pwmout_A_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.606     9.973 r  pwmout_A_OBUF_inst/O
                         net (fo=0)                   0.000     9.973    pwmout_A
    T11                                                               r  pwmout_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic_B
                            (input port)
  Destination:            pwmout_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.728ns  (logic 3.474ns (35.708%)  route 6.254ns (64.292%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  logic_B (IN)
                         net (fo=0)                   0.000     0.000    logic_B
    U12                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  logic_B_IBUF_inst/O
                         net (fo=1, routed)           2.780     3.768    DT1/logic_B_IBUF
    SLICE_X64Y55         LUT3 (Prop_lut3_I0_O)        0.105     3.873 r  DT1/pwmout_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.474     7.347    pwmout_B_OBUF
    R19                  OBUF (Prop_obuf_I_O)         2.381     9.728 r  pwmout_B_OBUF_inst/O
                         net (fo=0)                   0.000     9.728    pwmout_B
    R19                                                               r  pwmout_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.960ns  (logic 1.907ns (27.402%)  route 5.053ns (72.598%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  dtime_A[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  dtime_A_IBUF[0]_inst/O
                         net (fo=2, routed)           3.721     4.668    DT1/dtime_A_IBUF[0]
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.773 r  DT1/pwmaux_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.773    DT1/pwmaux_A3_carry_i_8_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.213 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.807     6.019    DT1/pwmaux_A3
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.127     6.146 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.526     6.672    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I0_O)        0.288     6.960 r  DT1/dtcounter_A[7]_i_2/O
                         net (fo=1, routed)           0.000     6.960    DT1/p_2_in[7]
    SLICE_X44Y49         FDCE                                         r  DT1/dtcounter_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 1.908ns (27.469%)  route 5.038ns (72.531%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  dtime_A[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  dtime_A_IBUF[0]_inst/O
                         net (fo=2, routed)           3.721     4.668    DT1/dtime_A_IBUF[0]
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.773 r  DT1/pwmaux_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.773    DT1/pwmaux_A3_carry_i_8_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.213 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.807     6.019    DT1/pwmaux_A3
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.127     6.146 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.511     6.658    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.289     6.947 r  DT1/dtcounter_A[3]_i_1/O
                         net (fo=1, routed)           0.000     6.947    DT1/p_2_in[3]
    SLICE_X45Y48         FDCE                                         r  DT1/dtcounter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 1.887ns (27.249%)  route 5.038ns (72.751%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  dtime_A[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  dtime_A_IBUF[0]_inst/O
                         net (fo=2, routed)           3.721     4.668    DT1/dtime_A_IBUF[0]
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.773 r  DT1/pwmaux_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.773    DT1/pwmaux_A3_carry_i_8_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.213 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.807     6.019    DT1/pwmaux_A3
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.127     6.146 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.511     6.658    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.268     6.926 r  DT1/dtcounter_A[2]_i_1/O
                         net (fo=1, routed)           0.000     6.926    DT1/p_2_in[2]
    SLICE_X45Y48         FDCE                                         r  DT1/dtcounter_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 1.887ns (28.189%)  route 4.807ns (71.811%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  dtime_A[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  dtime_A_IBUF[0]_inst/O
                         net (fo=2, routed)           3.721     4.668    DT1/dtime_A_IBUF[0]
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.773 r  DT1/pwmaux_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.773    DT1/pwmaux_A3_carry_i_8_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.213 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.807     6.019    DT1/pwmaux_A3
    SLICE_X44Y48         LUT4 (Prop_lut4_I0_O)        0.127     6.146 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.280     6.427    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.268     6.695 r  DT1/dtcounter_A[4]_i_1/O
                         net (fo=1, routed)           0.000     6.695    DT1/p_2_in[4]
    SLICE_X45Y48         FDCE                                         r  DT1/dtcounter_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[0]
                            (input port)
  Destination:            DT1/pwmaux_A_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 1.597ns (24.430%)  route 4.940ns (75.570%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  dtime_A[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  dtime_A_IBUF[0]_inst/O
                         net (fo=2, routed)           3.721     4.668    DT1/dtime_A_IBUF[0]
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.773 r  DT1/pwmaux_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.773    DT1/pwmaux_A3_carry_i_8_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.213 f  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.807     6.019    DT1/pwmaux_A3
    SLICE_X44Y48         LUT4 (Prop_lut4_I3_O)        0.105     6.124 r  DT1/pwmaux_A_i_1/O
                         net (fo=1, routed)           0.413     6.538    DT1/pwmaux_A3_out
    SLICE_X43Y48         FDCE                                         r  DT1/pwmaux_A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_B[1]
                            (input port)
  Destination:            DT1/dtcounter_B_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.348ns  (logic 1.700ns (26.788%)  route 4.647ns (73.212%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  dtime_B[1] (IN)
                         net (fo=0)                   0.000     0.000    dtime_B[1]
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  dtime_B_IBUF[1]_inst/O
                         net (fo=2, routed)           3.016     3.979    DT1/dtime_B_IBUF[1]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.105     4.084 r  DT1/pwmaux_B3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.084    DT1/pwmaux_B3_carry_i_8_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.507 r  DT1/pwmaux_B3_carry/CO[3]
                         net (fo=6, routed)           0.833     5.339    DT1/pwmaux_B3
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.105     5.444 r  DT1/dtcounter_B[7]_i_3/O
                         net (fo=4, routed)           0.799     6.243    DT1/dtcounter_B[7]_i_3_n_0
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.105     6.348 r  DT1/dtcounter_B[7]_i_2/O
                         net (fo=1, routed)           0.000     6.348    DT1/dtcounter_B[7]_i_2_n_0
    SLICE_X42Y43         FDCE                                         r  DT1/dtcounter_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_B[1]
                            (input port)
  Destination:            DT1/dtcounter_B_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 1.700ns (26.805%)  route 4.643ns (73.195%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  dtime_B[1] (IN)
                         net (fo=0)                   0.000     0.000    dtime_B[1]
    Y9                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  dtime_B_IBUF[1]_inst/O
                         net (fo=2, routed)           3.016     3.979    DT1/dtime_B_IBUF[1]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.105     4.084 r  DT1/pwmaux_B3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.084    DT1/pwmaux_B3_carry_i_8_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.507 r  DT1/pwmaux_B3_carry/CO[3]
                         net (fo=6, routed)           0.833     5.339    DT1/pwmaux_B3
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.105     5.444 r  DT1/dtcounter_B[7]_i_3/O
                         net (fo=4, routed)           0.795     6.239    DT1/dtcounter_B[7]_i_3_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.105     6.344 r  DT1/dtcounter_B[4]_i_1/O
                         net (fo=1, routed)           0.000     6.344    DT1/dtcounter_B[4]_i_1_n_0
    SLICE_X43Y43         FDCE                                         r  DT1/dtcounter_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[0]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 1.607ns (26.130%)  route 4.543ns (73.870%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  dtime_A[0] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  dtime_A_IBUF[0]_inst/O
                         net (fo=2, routed)           3.721     4.668    DT1/dtime_A_IBUF[0]
    SLICE_X45Y49         LUT4 (Prop_lut4_I3_O)        0.105     4.773 r  DT1/pwmaux_A3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.773    DT1/pwmaux_A3_carry_i_8_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.213 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.823     6.036    DT1/pwmaux_A3
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.115     6.151 r  DT1/dtcounter_A[5]_i_1/O
                         net (fo=1, routed)           0.000     6.151    DT1/p_2_in[5]
    SLICE_X44Y49         FDCE                                         r  DT1/dtcounter_A_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DT1/dtcounter_A_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.127%)  route 0.151ns (44.873%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE                         0.000     0.000 r  DT1/dtcounter_A_reg[2]/C
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_A_reg[2]/Q
                         net (fo=7, routed)           0.151     0.292    DT1/dtcounter_A[2]
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  DT1/dtcounter_A[4]_i_1/O
                         net (fo=1, routed)           0.000     0.337    DT1/p_2_in[4]
    SLICE_X45Y48         FDCE                                         r  DT1/dtcounter_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.911%)  route 0.134ns (39.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[6]/C
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DT1/dtcounter_B_reg[6]/Q
                         net (fo=4, routed)           0.134     0.298    DT1/dtcounter_B[6]
    SLICE_X42Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.343 r  DT1/dtcounter_B[7]_i_2/O
                         net (fo=1, routed)           0.000     0.343    DT1/dtcounter_B[7]_i_2_n_0
    SLICE_X42Y43         FDCE                                         r  DT1/dtcounter_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.802%)  route 0.160ns (46.198%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[0]/C
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_B_reg[0]/Q
                         net (fo=9, routed)           0.160     0.301    DT1/dtcounter_B[0]
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  DT1/dtcounter_B[4]_i_1/O
                         net (fo=1, routed)           0.000     0.346    DT1/dtcounter_B[4]_i_1_n_0
    SLICE_X43Y43         FDCE                                         r  DT1/dtcounter_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/mask_event_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.304%)  route 0.177ns (48.696%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.177     0.318    CARR1/mask_event
    SLICE_X44Y48         LUT3 (Prop_lut3_I2_O)        0.045     0.363 r  CARR1/mask_event_i_1/O
                         net (fo=1, routed)           0.000     0.363    CARR1/mask_event_i_1_n_0
    SLICE_X44Y48         FDCE                                         r  CARR1/mask_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.387%)  route 0.198ns (51.613%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE                         0.000     0.000 r  DT1/dtcounter_A_reg[0]/C
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_A_reg[0]/Q
                         net (fo=9, routed)           0.198     0.339    DT1/dtcounter_A[0]
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  DT1/dtcounter_A[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    DT1/p_2_in[1]
    SLICE_X44Y49         FDCE                                         r  DT1/dtcounter_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/pwmaux_B_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/pwmaux_B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.692%)  route 0.186ns (47.308%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE                         0.000     0.000 r  DT1/pwmaux_B_reg/C
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DT1/pwmaux_B_reg/Q
                         net (fo=4, routed)           0.186     0.350    DT1/pwmaux_B_reg_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I0_O)        0.043     0.393 r  DT1/pwmaux_B_i_1/O
                         net (fo=1, routed)           0.000     0.393    DT1/pwmaux_B1_out
    SLICE_X42Y46         FDCE                                         r  DT1/pwmaux_B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.139%)  route 0.184ns (46.861%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[6]/C
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DT1/dtcounter_B_reg[6]/Q
                         net (fo=4, routed)           0.184     0.348    DT1/dtcounter_B[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.045     0.393 r  DT1/dtcounter_B[6]_i_1/O
                         net (fo=1, routed)           0.000     0.393    DT1/dtcounter_B[6]_i_1_n_0
    SLICE_X42Y43         FDCE                                         r  DT1/dtcounter_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/state_carrier_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE                         0.000     0.000 r  CARR1/state_carrier_reg/C
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CARR1/state_carrier_reg/Q
                         net (fo=18, routed)          0.186     0.350    CARR1/state_carrier_reg_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  CARR1/state_carrier_i_1/O
                         net (fo=1, routed)           0.000     0.395    CARR1/state_carrier_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_A_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.230ns (57.743%)  route 0.168ns (42.257%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE                         0.000     0.000 r  DT1/dtcounter_A_reg[3]/C
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  DT1/dtcounter_A_reg[3]/Q
                         net (fo=6, routed)           0.168     0.296    DT1/dtcounter_A[3]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.102     0.398 r  DT1/dtcounter_A[3]_i_1/O
                         net (fo=1, routed)           0.000     0.398    DT1/p_2_in[3]
    SLICE_X45Y48         FDCE                                         r  DT1/dtcounter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.230ns (55.043%)  route 0.188ns (44.957%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[1]/C
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  DT1/dtcounter_B_reg[1]/Q
                         net (fo=8, routed)           0.188     0.316    DT1/dtcounter_B[1]
    SLICE_X43Y43         LUT5 (Prop_lut5_I3_O)        0.102     0.418 r  DT1/dtcounter_B[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    DT1/dtcounter_B[1]_i_1_n_0
    SLICE_X43Y43         FDCE                                         r  DT1/dtcounter_B_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmout_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.154ns  (logic 3.109ns (38.129%)  route 5.045ns (61.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.433     6.111    DT1/register_concat_mask[0]
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.124     6.235 r  DT1/pwmout_A_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.612     9.847    pwmout_A_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.606    12.453 r  pwmout_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.453    pwmout_A
    T11                                                               r  pwmout_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CONFIG/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwmout_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 2.865ns (36.861%)  route 4.908ns (63.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  REG_CONFIG/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CONFIG/reg_out_reg[4]/Q
                         net (fo=38, routed)          1.433     6.111    DT1/register_concat_mask[0]
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.105     6.216 r  DT1/pwmout_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.474     9.690    pwmout_B_OBUF
    R19                  OBUF (Prop_obuf_I_O)         2.381    12.071 r  pwmout_B_OBUF_inst/O
                         net (fo=0)                   0.000    12.071    pwmout_B
    R19                                                               r  pwmout_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_PERIOD/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/mask_event_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 2.390ns (41.860%)  route 3.319ns (58.140%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_PERIOD/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.348     4.646 f  REG_PERIOD/reg_out_reg[3]/Q
                         net (fo=6, routed)           1.429     6.075    REG_PERIOD/period_mask[3]
    SLICE_X49Y44         LUT1 (Prop_lut1_I0_O)        0.239     6.314 r  REG_PERIOD/mask_event3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.314    CARR1/mask_event2_carry_i_4_0[2]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.646 r  CARR1/mask_event3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.646    CARR1/mask_event3_carry_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.744 r  CARR1/mask_event3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    CARR1/mask_event3_carry__0_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.842 r  CARR1/mask_event3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.842    CARR1/mask_event3_carry__1_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.107 r  CARR1/mask_event3_carry__2/O[1]
                         net (fo=1, routed)           0.667     7.774    CARR1/mask_event3[14]
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.250     8.024 r  CARR1/mask_event2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.024    CARR1/mask_event2_carry__0_i_2_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     8.404 r  CARR1/mask_event2_carry__0/CO[1]
                         net (fo=1, routed)           0.670     9.074    CARR1/mask_event28_in
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.275     9.349 r  CARR1/mask_event_i_2/O
                         net (fo=1, routed)           0.554     9.903    CARR1/mask_event_i_2_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.105    10.008 r  CARR1/mask_event_i_1/O
                         net (fo=1, routed)           0.000    10.008    CARR1/mask_event_i_1_n_0
    SLICE_X44Y48         FDCE                                         r  CARR1/mask_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_PERIOD/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.512ns  (logic 2.187ns (39.678%)  route 3.325ns (60.322%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_PERIOD/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_PERIOD/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.348     4.646 f  REG_PERIOD/reg_out_reg[3]/Q
                         net (fo=6, routed)           1.390     6.037    REG_PERIOD/period_mask[3]
    SLICE_X49Y48         LUT1 (Prop_lut1_I0_O)        0.239     6.276 r  REG_PERIOD/state_carrier0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.276    REG_PERIOD/state_carrier0_carry_i_16_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.608 r  REG_PERIOD/state_carrier0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.608    REG_PERIOD/state_carrier0_carry_i_10_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.706 r  REG_PERIOD/state_carrier0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.706    REG_PERIOD/state_carrier0_carry_i_9_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.886 r  REG_PERIOD/state_carrier0_carry__0_i_9/O[0]
                         net (fo=2, routed)           0.940     7.826    CARR1/state_carrier1[8]
    SLICE_X48Y48         LUT4 (Prop_lut4_I0_O)        0.249     8.075 r  CARR1/state_carrier0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.075    CARR1/state_carrier0_carry__0_i_8_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.515 r  CARR1/state_carrier0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.515    CARR1/state_carrier0_carry__0_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.613 r  CARR1/state_carrier0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.614    CARR1/state_carrier0_carry__1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  CARR1/state_carrier0_carry__2/CO[3]
                         net (fo=1, routed)           0.993     9.705    CARR1/state_carrier0_carry__2_n_0
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.105     9.810 r  CARR1/state_carrier_i_1/O
                         net (fo=1, routed)           0.000     9.810    CARR1/state_carrier_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.199ns  (logic 1.336ns (31.816%)  route 2.863ns (68.184%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           1.269     5.946    REG_CARR/D[3]
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.105     6.051 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.051    CARR1/S[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.495 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.495    CARR1/state_carrier1_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.626 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.698     7.324    CARR1/state_carrier1_carry__0_n_2
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.277     7.601 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.897     8.498    CARR1/carrier[15]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  CARR1/carrier_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.199ns  (logic 1.336ns (31.816%)  route 2.863ns (68.184%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           1.269     5.946    REG_CARR/D[3]
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.105     6.051 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.051    CARR1/S[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.495 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.495    CARR1/state_carrier1_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.626 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.698     7.324    CARR1/state_carrier1_carry__0_n_2
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.277     7.601 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.897     8.498    CARR1/carrier[15]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  CARR1/carrier_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.199ns  (logic 1.336ns (31.816%)  route 2.863ns (68.184%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           1.269     5.946    REG_CARR/D[3]
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.105     6.051 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.051    CARR1/S[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.495 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.495    CARR1/state_carrier1_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.626 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.698     7.324    CARR1/state_carrier1_carry__0_n_2
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.277     7.601 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.897     8.498    CARR1/carrier[15]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  CARR1/carrier_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.113ns  (logic 1.336ns (32.484%)  route 2.777ns (67.516%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           1.269     5.946    REG_CARR/D[3]
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.105     6.051 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.051    CARR1/S[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.495 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.495    CARR1/state_carrier1_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.626 r  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          1.508     8.134    CARR1/state_carrier1_carry__0_n_2
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.277     8.411 r  CARR1/carrier[11]_i_1/O
                         net (fo=1, routed)           0.000     8.411    CARR1/carrier[11]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  CARR1/carrier_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.113ns  (logic 1.336ns (32.484%)  route 2.777ns (67.516%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           1.269     5.946    REG_CARR/D[3]
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.105     6.051 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.051    CARR1/S[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.495 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.495    CARR1/state_carrier1_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.626 r  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          1.508     8.134    CARR1/state_carrier1_carry__0_n_2
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.277     8.411 r  CARR1/carrier[13]_i_1/O
                         net (fo=1, routed)           0.000     8.411    CARR1/carrier[13]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  CARR1/carrier_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.995ns  (logic 1.336ns (33.442%)  route 2.659ns (66.558%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.380     4.298    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.379     4.677 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           1.269     5.946    REG_CARR/D[3]
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.105     6.051 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.051    CARR1/S[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.495 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.495    CARR1/state_carrier1_carry_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.626 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.698     7.324    CARR1/state_carrier1_carry__0_n_2
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.277     7.601 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.692     8.293    CARR1/carrier[15]_i_1_n_0
    SLICE_X47Y46         FDCE                                         r  CARR1/carrier_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.410%)  route 0.133ns (48.590%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_CARR/reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[7]/Q
                         net (fo=3, routed)           0.133     1.804    CARR1/D[7]
    SLICE_X51Y48         FDRE                                         r  CARR1/init_carr_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.377%)  route 0.177ns (55.623%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  REG_CARR/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.177     1.848    CARR1/D[1]
    SLICE_X51Y48         FDRE                                         r  CARR1/init_carr_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.144%)  route 0.186ns (56.856%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_CARR/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.186     1.857    CARR1/D[0]
    SLICE_X50Y47         FDRE                                         r  CARR1/init_carr_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.141ns (35.625%)  route 0.255ns (64.375%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  REG_CARR/reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[8]/Q
                         net (fo=3, routed)           0.255     1.926    CARR1/D[8]
    SLICE_X51Y48         FDRE                                         r  CARR1/init_carr_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.141ns (32.817%)  route 0.289ns (67.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  REG_CARR/reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[12]/Q
                         net (fo=3, routed)           0.289     1.960    CARR1/D[12]
    SLICE_X51Y49         FDRE                                         r  CARR1/init_carr_buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.033%)  route 0.246ns (56.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  REG_CARR/reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[7]/Q
                         net (fo=3, routed)           0.246     1.917    CARR1/D[7]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.962 r  CARR1/carrier[7]_i_1/O
                         net (fo=1, routed)           0.000     1.962    CARR1/carrier[7]_i_1_n_0
    SLICE_X46Y47         FDCE                                         r  CARR1/carrier_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.586%)  route 0.251ns (57.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  REG_CARR/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.251     1.922    CARR1/D[1]
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.967 r  CARR1/carrier[1]_i_1/O
                         net (fo=1, routed)           0.000     1.967    CARR1/carrier[1]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  CARR1/carrier_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.305     1.976    CARR1/D[2]
    SLICE_X51Y48         FDRE                                         r  CARR1/init_carr_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.186ns (40.969%)  route 0.268ns (59.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  REG_CARR/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[9]/Q
                         net (fo=3, routed)           0.268     1.939    CARR1/D[9]
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.984 r  CARR1/carrier[9]_i_1/O
                         net (fo=1, routed)           0.000     1.984    CARR1/carrier[9]_i_1_n_0
    SLICE_X47Y46         FDCE                                         r  CARR1/carrier_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.186ns (40.956%)  route 0.268ns (59.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.555     1.530    REG_CARR/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  REG_CARR/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  REG_CARR/reg_out_reg[3]/Q
                         net (fo=3, routed)           0.268     1.939    CARR1/D[3]
    SLICE_X47Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.984 r  CARR1/carrier[3]_i_1/O
                         net (fo=1, routed)           0.000     1.984    CARR1/carrier[3]_i_1_n_0
    SLICE_X47Y46         FDCE                                         r  CARR1/carrier_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmclk_divider[1]
                            (input port)
  Destination:            PWMCLK/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.177ns  (logic 1.273ns (20.599%)  route 4.905ns (79.401%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  pwmclk_divider[1] (IN)
                         net (fo=0)                   0.000     0.000    pwmclk_divider[1]
    L14                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pwmclk_divider_IBUF[1]_inst/O
                         net (fo=1, routed)           3.771     4.729    PWMCLK/pwmclk_divider_IBUF[1]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.105     4.834 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.236     5.069    PWMCLK/counter[4]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.105     5.174 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.898     6.072    PWMCLK/counter[4]_i_2_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.105     6.177 r  PWMCLK/div_clk_i_1/O
                         net (fo=1, routed)           0.000     6.177    PWMCLK/div_clk_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  PWMCLK/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.241     3.850    PWMCLK/clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  PWMCLK/div_clk_reg/C

Slack:                    inf
  Source:                 dtclk_divider[4]
                            (input port)
  Destination:            DTCLK/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.153ns (19.195%)  route 4.854ns (80.805%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  dtclk_divider[4] (IN)
                         net (fo=0)                   0.000     0.000    dtclk_divider[4]
    M14                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  dtclk_divider_IBUF[4]_inst/O
                         net (fo=1, routed)           3.895     4.838    DTCLK/dtclk_divider_IBUF[4]
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.105     4.943 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.959     5.903    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.105     6.008 r  DTCLK/div_clk_i_1__0/O
                         net (fo=1, routed)           0.000     6.008    DTCLK/div_clk_i_1__0_n_0
    SLICE_X45Y50         FDCE                                         r  DTCLK/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.236     3.845    DTCLK/clk_IBUF_BUFG
    SLICE_X45Y50         FDCE                                         r  DTCLK/div_clk_reg/C

Slack:                    inf
  Source:                 dtclk_divider[4]
                            (input port)
  Destination:            DTCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.167ns (19.667%)  route 4.768ns (80.333%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  dtclk_divider[4] (IN)
                         net (fo=0)                   0.000     0.000    dtclk_divider[4]
    M14                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  dtclk_divider_IBUF[4]_inst/O
                         net (fo=1, routed)           3.895     4.838    DTCLK/dtclk_divider_IBUF[4]
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.105     4.943 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.872     5.816    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I0_O)        0.119     5.935 r  DTCLK/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.935    DTCLK/counter[3]_i_1__0_n_0
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227     3.836    DTCLK/clk_IBUF_BUFG
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[3]/C

Slack:                    inf
  Source:                 dtclk_divider[4]
                            (input port)
  Destination:            DTCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.921ns  (logic 1.153ns (19.477%)  route 4.768ns (80.523%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  dtclk_divider[4] (IN)
                         net (fo=0)                   0.000     0.000    dtclk_divider[4]
    M14                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  dtclk_divider_IBUF[4]_inst/O
                         net (fo=1, routed)           3.895     4.838    DTCLK/dtclk_divider_IBUF[4]
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.105     4.943 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.872     5.816    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I0_O)        0.105     5.921 r  DTCLK/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.921    DTCLK/counter[2]_i_1__0_n_0
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227     3.836    DTCLK/clk_IBUF_BUFG
    SLICE_X52Y54         FDCE                                         r  DTCLK/counter_reg[2]/C

Slack:                    inf
  Source:                 pwmclk_divider[1]
                            (input port)
  Destination:            PWMCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.867ns  (logic 1.287ns (21.928%)  route 4.581ns (78.072%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  pwmclk_divider[1] (IN)
                         net (fo=0)                   0.000     0.000    pwmclk_divider[1]
    L14                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pwmclk_divider_IBUF[1]_inst/O
                         net (fo=1, routed)           3.771     4.729    PWMCLK/pwmclk_divider_IBUF[1]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.105     4.834 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.236     5.069    PWMCLK/counter[4]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.105     5.174 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.574     5.748    PWMCLK/counter[4]_i_2_n_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.119     5.867 r  PWMCLK/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.867    PWMCLK/counter[1]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.302     3.911    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[1]/C

Slack:                    inf
  Source:                 pwmclk_divider[1]
                            (input port)
  Destination:            PWMCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.853ns  (logic 1.273ns (21.741%)  route 4.581ns (78.259%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  pwmclk_divider[1] (IN)
                         net (fo=0)                   0.000     0.000    pwmclk_divider[1]
    L14                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pwmclk_divider_IBUF[1]_inst/O
                         net (fo=1, routed)           3.771     4.729    PWMCLK/pwmclk_divider_IBUF[1]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.105     4.834 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.236     5.069    PWMCLK/counter[4]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.105     5.174 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.574     5.748    PWMCLK/counter[4]_i_2_n_0
    SLICE_X56Y46         LUT2 (Prop_lut2_I0_O)        0.105     5.853 r  PWMCLK/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.853    PWMCLK/counter[0]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.302     3.911    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[0]/C

Slack:                    inf
  Source:                 pwmclk_divider[1]
                            (input port)
  Destination:            PWMCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.852ns  (logic 1.294ns (22.104%)  route 4.558ns (77.896%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  pwmclk_divider[1] (IN)
                         net (fo=0)                   0.000     0.000    pwmclk_divider[1]
    L14                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pwmclk_divider_IBUF[1]_inst/O
                         net (fo=1, routed)           3.771     4.729    PWMCLK/pwmclk_divider_IBUF[1]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.105     4.834 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.236     5.069    PWMCLK/counter[4]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.105     5.174 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.551     5.726    PWMCLK/counter[4]_i_2_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.126     5.852 r  PWMCLK/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.852    PWMCLK/counter[3]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.302     3.911    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[3]/C

Slack:                    inf
  Source:                 pwmclk_divider[1]
                            (input port)
  Destination:            PWMCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 1.273ns (21.824%)  route 4.558ns (78.176%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  pwmclk_divider[1] (IN)
                         net (fo=0)                   0.000     0.000    pwmclk_divider[1]
    L14                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pwmclk_divider_IBUF[1]_inst/O
                         net (fo=1, routed)           3.771     4.729    PWMCLK/pwmclk_divider_IBUF[1]
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.105     4.834 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.236     5.069    PWMCLK/counter[4]_i_3_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.105     5.174 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.551     5.726    PWMCLK/counter[4]_i_2_n_0
    SLICE_X56Y46         LUT4 (Prop_lut4_I0_O)        0.105     5.831 r  PWMCLK/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.831    PWMCLK/counter[2]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.302     3.911    PWMCLK/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  PWMCLK/counter_reg[2]/C

Slack:                    inf
  Source:                 dtclk_divider[4]
                            (input port)
  Destination:            DTCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.784ns  (logic 1.167ns (20.179%)  route 4.617ns (79.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  dtclk_divider[4] (IN)
                         net (fo=0)                   0.000     0.000    dtclk_divider[4]
    M14                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  dtclk_divider_IBUF[4]_inst/O
                         net (fo=1, routed)           3.895     4.838    DTCLK/dtclk_divider_IBUF[4]
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.105     4.943 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.722     5.665    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.119     5.784 r  DTCLK/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.784    DTCLK/counter[1]_i_1__0_n_0
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227     3.836    DTCLK/clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[1]/C

Slack:                    inf
  Source:                 dtclk_divider[4]
                            (input port)
  Destination:            DTCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 1.153ns (19.986%)  route 4.617ns (80.014%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  dtclk_divider[4] (IN)
                         net (fo=0)                   0.000     0.000    dtclk_divider[4]
    M14                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  dtclk_divider_IBUF[4]_inst/O
                         net (fo=1, routed)           3.895     4.838    DTCLK/dtclk_divider_IBUF[4]
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.105     4.943 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.722     5.665    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.105     5.770 r  DTCLK/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.770    DTCLK/counter[0]_i_1__0_n_0
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.227     3.836    DTCLK/clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  DTCLK/counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_CONFIG/reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.988%)  route 0.434ns (70.012%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.263     0.620    REG_CONFIG/reg_out_reg[0]_0
    SLICE_X44Y52         FDRE                                         r  REG_CONFIG/reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  REG_CONFIG/reg_out_reg[2]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_CONFIG/reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.988%)  route 0.434ns (70.012%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.263     0.620    REG_CONFIG/reg_out_reg[0]_0
    SLICE_X44Y52         FDRE                                         r  REG_CONFIG/reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_CONFIG/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  REG_CONFIG/reg_out_reg[3]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.033%)  route 0.528ns (73.967%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.357     0.714    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[10]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.033%)  route 0.528ns (73.967%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.357     0.714    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[11]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.033%)  route 0.528ns (73.967%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.357     0.714    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[12]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.033%)  route 0.528ns (73.967%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.357     0.714    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  REG_COMPARE/reg_out_reg[13]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.523%)  route 0.572ns (75.477%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.401     0.758    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[14]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.523%)  route 0.572ns (75.477%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.401     0.758    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[15]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.523%)  route 0.572ns (75.477%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.401     0.758    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[4]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_COMPARE/reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.523%)  route 0.572ns (75.477%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.171     0.312    CARR1/mask_event
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  CARR1/reg_out[4]_i_1/O
                         net (fo=53, routed)          0.401     0.758    REG_COMPARE/reg_out_reg[0]_1
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.827     2.051    REG_COMPARE/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  REG_COMPARE/reg_out_reg[5]/C





