Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 13:40:32 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                   58        0.338        0.000                      0                   58        4.750        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.250}      10.500          95.238          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.266        0.000                      0                   58        0.338        0.000                      0                   58        4.750        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 5.460ns (53.423%)  route 4.760ns (46.577%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.524 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.744     5.532    Xn_reg_n_0_[5][2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.105     5.637 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.452     6.088    Y[15]_i_234_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.105     6.193 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.193    Y[15]_i_238_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.646 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.702     7.348    Y_reg[15]_i_207_n_5
    SLICE_X2Y128         LUT3 (Prop_lut3_I1_O)        0.275     7.623 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.581     8.204    Y[11]_i_146_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I3_O)        0.268     8.472 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.472    Y[11]_i_150_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.786 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.786    Y_reg[11]_i_126_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.964 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.541     9.505    Y1[11]
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.238     9.743 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.743    Y[11]_i_127_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.057 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.057    Y_reg[11]_i_118_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.235 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.349    10.584    Y_reg[15]_i_150_n_7
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.238    10.822 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000    10.822    Y[15]_i_118_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.165 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.520    11.685    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    11.935 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    11.935    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.122 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.553    12.675    Y_reg[15]_i_56_n_6
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.250    12.925 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.925    Y[15]_i_23_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    13.406 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.319    13.725    Y_reg[15]_i_15_n_5
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.978 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    13.978    Y[15]_i_4_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.310 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.310    Y_reg[15]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.575 r  Y_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.575    Y0[17]
    SLICE_X3Y120         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.524    CLK_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.294    14.817    
                         clock uncertainty           -0.035    14.782    
    SLICE_X3Y120         FDRE (Setup_fdre_C_D)        0.059    14.841    Y_reg[17]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 5.376ns (53.037%)  route 4.760ns (46.963%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.524 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.744     5.532    Xn_reg_n_0_[5][2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.105     5.637 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.452     6.088    Y[15]_i_234_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.105     6.193 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.193    Y[15]_i_238_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.646 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.702     7.348    Y_reg[15]_i_207_n_5
    SLICE_X2Y128         LUT3 (Prop_lut3_I1_O)        0.275     7.623 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.581     8.204    Y[11]_i_146_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I3_O)        0.268     8.472 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.472    Y[11]_i_150_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.786 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.786    Y_reg[11]_i_126_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.964 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.541     9.505    Y1[11]
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.238     9.743 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.743    Y[11]_i_127_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.057 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.057    Y_reg[11]_i_118_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.235 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.349    10.584    Y_reg[15]_i_150_n_7
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.238    10.822 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000    10.822    Y[15]_i_118_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.165 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.520    11.685    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    11.935 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    11.935    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.122 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.553    12.675    Y_reg[15]_i_56_n_6
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.250    12.925 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.925    Y[15]_i_23_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    13.406 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.319    13.725    Y_reg[15]_i_15_n_5
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.978 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    13.978    Y[15]_i_4_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    14.310 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.310    Y_reg[15]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.491 r  Y_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.491    Y0[16]
    SLICE_X3Y120         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.451    14.524    CLK_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.294    14.817    
                         clock uncertainty           -0.035    14.782    
    SLICE_X3Y120         FDRE (Setup_fdre_C_D)        0.059    14.841    Y_reg[16]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 5.158ns (52.005%)  route 4.760ns (47.995%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.525 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.744     5.532    Xn_reg_n_0_[5][2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.105     5.637 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.452     6.088    Y[15]_i_234_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.105     6.193 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.193    Y[15]_i_238_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.646 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.702     7.348    Y_reg[15]_i_207_n_5
    SLICE_X2Y128         LUT3 (Prop_lut3_I1_O)        0.275     7.623 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.581     8.204    Y[11]_i_146_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I3_O)        0.268     8.472 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.472    Y[11]_i_150_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.786 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.786    Y_reg[11]_i_126_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.964 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.541     9.505    Y1[11]
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.238     9.743 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.743    Y[11]_i_127_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.057 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.057    Y_reg[11]_i_118_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.235 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.349    10.584    Y_reg[15]_i_150_n_7
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.238    10.822 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000    10.822    Y[15]_i_118_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.165 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.520    11.685    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    11.935 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    11.935    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.122 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.553    12.675    Y_reg[15]_i_56_n_6
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.250    12.925 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.925    Y[15]_i_23_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    13.406 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.319    13.725    Y_reg[15]_i_15_n_5
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.978 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    13.978    Y[15]_i_4_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    14.273 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.273    Y0[15]
    SLICE_X3Y119         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    14.525    CLK_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.294    14.818    
                         clock uncertainty           -0.035    14.783    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.059    14.842    Y_reg[15]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.830ns  (logic 5.070ns (51.575%)  route 4.760ns (48.425%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.525 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.744     5.532    Xn_reg_n_0_[5][2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.105     5.637 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.452     6.088    Y[15]_i_234_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.105     6.193 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.193    Y[15]_i_238_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.646 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.702     7.348    Y_reg[15]_i_207_n_5
    SLICE_X2Y128         LUT3 (Prop_lut3_I1_O)        0.275     7.623 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.581     8.204    Y[11]_i_146_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I3_O)        0.268     8.472 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.472    Y[11]_i_150_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.786 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.786    Y_reg[11]_i_126_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.964 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.541     9.505    Y1[11]
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.238     9.743 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.743    Y[11]_i_127_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.057 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.057    Y_reg[11]_i_118_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.235 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.349    10.584    Y_reg[15]_i_150_n_7
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.238    10.822 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000    10.822    Y[15]_i_118_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.165 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.520    11.685    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    11.935 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    11.935    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.122 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.553    12.675    Y_reg[15]_i_56_n_6
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.250    12.925 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.925    Y[15]_i_23_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    13.406 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.319    13.725    Y_reg[15]_i_15_n_5
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.253    13.978 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    13.978    Y[15]_i_4_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    14.185 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.185    Y0[14]
    SLICE_X3Y119         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    14.525    CLK_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.294    14.818    
                         clock uncertainty           -0.035    14.783    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.059    14.842    Y_reg[14]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.530ns  (logic 4.753ns (49.872%)  route 4.777ns (50.128%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.525 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.744     5.532    Xn_reg_n_0_[5][2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.105     5.637 r  Y[15]_i_234/O
                         net (fo=2, routed)           0.452     6.088    Y[15]_i_234_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.105     6.193 r  Y[15]_i_238/O
                         net (fo=1, routed)           0.000     6.193    Y[15]_i_238_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     6.646 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.702     7.348    Y_reg[15]_i_207_n_5
    SLICE_X2Y128         LUT3 (Prop_lut3_I1_O)        0.275     7.623 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.581     8.204    Y[11]_i_146_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I3_O)        0.268     8.472 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.472    Y[11]_i_150_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.786 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.786    Y_reg[11]_i_126_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.964 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.541     9.505    Y1[11]
    SLICE_X2Y133         LUT2 (Prop_lut2_I0_O)        0.238     9.743 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.743    Y[11]_i_127_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.057 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    10.057    Y_reg[11]_i_118_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.235 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.349    10.584    Y_reg[15]_i_150_n_7
    SLICE_X1Y132         LUT2 (Prop_lut2_I1_O)        0.238    10.822 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000    10.822    Y[15]_i_118_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.165 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.520    11.685    Y_reg[15]_i_103_n_6
    SLICE_X1Y125         LUT2 (Prop_lut2_I1_O)        0.250    11.935 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000    11.935    Y[15]_i_70_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    12.122 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.553    12.675    Y_reg[15]_i_56_n_6
    SLICE_X1Y120         LUT2 (Prop_lut2_I1_O)        0.250    12.925 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.925    Y[15]_i_23_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.112 r  Y_reg[15]_i_15/O[1]
                         net (fo=1, routed)           0.336    13.448    Y_reg[15]_i_15_n_6
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.250    13.698 r  Y[15]_i_5/O
                         net (fo=1, routed)           0.000    13.698    Y[15]_i_5_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    13.885 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.885    Y0[13]
    SLICE_X3Y119         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    14.525    CLK_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.294    14.818    
                         clock uncertainty           -0.035    14.783    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.059    14.842    Y_reg[13]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 5.287ns (56.470%)  route 4.075ns (43.530%))
  Logic Levels:           17  (CARRY4=10 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.525 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.539     5.326    Xn_reg_n_0_[5][2]
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.105     5.431 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.427     5.858    Y[3]_i_63_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.176 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.176    Y_reg[3]_i_58_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.356 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.728     7.084    Y_reg[11]_i_160_n_7
    SLICE_X2Y127         LUT4 (Prop_lut4_I3_O)        0.249     7.333 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.333    Y[7]_i_64_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     7.813 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.544     8.357    Y1[5]
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.244     8.601 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     8.601    Y[7]_i_57_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.081 r  Y_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.426     9.507    Y_reg[7]_i_53_n_5
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.244     9.751 r  Y[7]_i_43/O
                         net (fo=1, routed)           0.000     9.751    Y[7]_i_43_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.958 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.567    10.525    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    10.778 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    10.778    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.110 r  Y_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.110    Y_reg[7]_i_27_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.375 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.526    11.901    Y_reg[11]_i_46_n_6
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.151 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.151    Y[11]_i_21_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.632 r  Y_reg[11]_i_15/O[2]
                         net (fo=1, routed)           0.319    12.951    Y_reg[11]_i_15_n_5
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.253    13.204 r  Y[11]_i_4/O
                         net (fo=1, routed)           0.000    13.204    Y[11]_i_4_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.536 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.536    Y_reg[11]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.717 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.717    Y0[12]
    SLICE_X3Y119         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.452    14.525    CLK_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.294    14.818    
                         clock uncertainty           -0.035    14.783    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.059    14.842    Y_reg[12]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 5.069ns (55.433%)  route 4.075ns (44.567%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.526 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.539     5.326    Xn_reg_n_0_[5][2]
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.105     5.431 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.427     5.858    Y[3]_i_63_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.176 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.176    Y_reg[3]_i_58_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.356 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.728     7.084    Y_reg[11]_i_160_n_7
    SLICE_X2Y127         LUT4 (Prop_lut4_I3_O)        0.249     7.333 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.333    Y[7]_i_64_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     7.813 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.544     8.357    Y1[5]
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.244     8.601 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     8.601    Y[7]_i_57_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.081 r  Y_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.426     9.507    Y_reg[7]_i_53_n_5
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.244     9.751 r  Y[7]_i_43/O
                         net (fo=1, routed)           0.000     9.751    Y[7]_i_43_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.958 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.567    10.525    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    10.778 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    10.778    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.110 r  Y_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.110    Y_reg[7]_i_27_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.375 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.526    11.901    Y_reg[11]_i_46_n_6
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.151 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.151    Y[11]_i_21_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.632 r  Y_reg[11]_i_15/O[2]
                         net (fo=1, routed)           0.319    12.951    Y_reg[11]_i_15_n_5
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.253    13.204 r  Y[11]_i_4/O
                         net (fo=1, routed)           0.000    13.204    Y[11]_i_4_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    13.499 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.499    Y0[11]
    SLICE_X3Y118         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.453    14.526    CLK_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.294    14.819    
                         clock uncertainty           -0.035    14.784    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.059    14.843    Y_reg[11]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 4.981ns (55.000%)  route 4.075ns (45.000%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.526 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.539     5.326    Xn_reg_n_0_[5][2]
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.105     5.431 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.427     5.858    Y[3]_i_63_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.176 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.176    Y_reg[3]_i_58_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.356 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.728     7.084    Y_reg[11]_i_160_n_7
    SLICE_X2Y127         LUT4 (Prop_lut4_I3_O)        0.249     7.333 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.333    Y[7]_i_64_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     7.813 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.544     8.357    Y1[5]
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.244     8.601 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     8.601    Y[7]_i_57_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.081 r  Y_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.426     9.507    Y_reg[7]_i_53_n_5
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.244     9.751 r  Y[7]_i_43/O
                         net (fo=1, routed)           0.000     9.751    Y[7]_i_43_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.958 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.567    10.525    Y_reg[7]_i_40_n_5
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.253    10.778 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000    10.778    Y[7]_i_30_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.110 r  Y_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.110    Y_reg[7]_i_27_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.375 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.526    11.901    Y_reg[11]_i_46_n_6
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.250    12.151 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    12.151    Y[11]_i_21_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.632 r  Y_reg[11]_i_15/O[2]
                         net (fo=1, routed)           0.319    12.951    Y_reg[11]_i_15_n_5
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.253    13.204 r  Y[11]_i_4/O
                         net (fo=1, routed)           0.000    13.204    Y[11]_i_4_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    13.411 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.411    Y0[10]
    SLICE_X3Y118         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.453    14.526    CLK_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.294    14.819    
                         clock uncertainty           -0.035    14.784    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.059    14.843    Y_reg[10]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 4.549ns (51.857%)  route 4.223ns (48.143%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.526 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.539     5.326    Xn_reg_n_0_[5][2]
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.105     5.431 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.427     5.858    Y[3]_i_63_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.176 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.176    Y_reg[3]_i_58_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.356 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.728     7.084    Y_reg[11]_i_160_n_7
    SLICE_X2Y127         LUT4 (Prop_lut4_I3_O)        0.249     7.333 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.333    Y[7]_i_64_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     7.524 r  Y_reg[7]_i_54/O[1]
                         net (fo=2, routed)           0.554     8.078    Y1[4]
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.245     8.323 r  Y[7]_i_58/O
                         net (fo=1, routed)           0.000     8.323    Y[7]_i_58_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     8.533 r  Y_reg[7]_i_53/O[0]
                         net (fo=1, routed)           0.498     9.031    Y_reg[7]_i_53_n_7
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.238     9.269 r  Y[7]_i_45/O
                         net (fo=1, routed)           0.000     9.269    Y[7]_i_45_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     9.476 r  Y_reg[7]_i_40/O[0]
                         net (fo=1, routed)           0.633    10.109    Y_reg[7]_i_40_n_7
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.249    10.358 r  Y[7]_i_32/O
                         net (fo=1, routed)           0.000    10.358    Y[7]_i_32_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.701 r  Y_reg[7]_i_27/O[1]
                         net (fo=1, routed)           0.526    11.227    Y_reg[7]_i_27_n_6
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.250    11.477 r  Y[7]_i_18/O
                         net (fo=1, routed)           0.000    11.477    Y[7]_i_18_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.958 r  Y_reg[7]_i_14/O[2]
                         net (fo=1, routed)           0.319    12.277    Y_reg[7]_i_14_n_5
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.253    12.530 r  Y[7]_i_4/O
                         net (fo=1, routed)           0.000    12.530    Y[7]_i_4_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.862 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.862    Y_reg[7]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.127 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.127    Y0[9]
    SLICE_X3Y118         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.453    14.526    CLK_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.294    14.819    
                         clock uncertainty           -0.035    14.784    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.059    14.843    Y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 Xn_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 4.465ns (51.392%)  route 4.223ns (48.608%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.526 - 10.500 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  Xn_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][2]/Q
                         net (fo=17, routed)          0.539     5.326    Xn_reg_n_0_[5][2]
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.105     5.431 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.427     5.858    Y[3]_i_63_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.176 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.176    Y_reg[3]_i_58_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.356 r  Y_reg[11]_i_160/O[0]
                         net (fo=3, routed)           0.728     7.084    Y_reg[11]_i_160_n_7
    SLICE_X2Y127         LUT4 (Prop_lut4_I3_O)        0.249     7.333 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.333    Y[7]_i_64_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191     7.524 r  Y_reg[7]_i_54/O[1]
                         net (fo=2, routed)           0.554     8.078    Y1[4]
    SLICE_X2Y132         LUT2 (Prop_lut2_I0_O)        0.245     8.323 r  Y[7]_i_58/O
                         net (fo=1, routed)           0.000     8.323    Y[7]_i_58_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     8.533 r  Y_reg[7]_i_53/O[0]
                         net (fo=1, routed)           0.498     9.031    Y_reg[7]_i_53_n_7
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.238     9.269 r  Y[7]_i_45/O
                         net (fo=1, routed)           0.000     9.269    Y[7]_i_45_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     9.476 r  Y_reg[7]_i_40/O[0]
                         net (fo=1, routed)           0.633    10.109    Y_reg[7]_i_40_n_7
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.249    10.358 r  Y[7]_i_32/O
                         net (fo=1, routed)           0.000    10.358    Y[7]_i_32_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.701 r  Y_reg[7]_i_27/O[1]
                         net (fo=1, routed)           0.526    11.227    Y_reg[7]_i_27_n_6
    SLICE_X1Y118         LUT2 (Prop_lut2_I1_O)        0.250    11.477 r  Y[7]_i_18/O
                         net (fo=1, routed)           0.000    11.477    Y[7]_i_18_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.958 r  Y_reg[7]_i_14/O[2]
                         net (fo=1, routed)           0.319    12.277    Y_reg[7]_i_14_n_5
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.253    12.530 r  Y[7]_i_4/O
                         net (fo=1, routed)           0.000    12.530    Y[7]_i_4_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    12.862 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.862    Y_reg[7]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.043 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.043    Y0[8]
    SLICE_X3Y118         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
    L22                                               0.000    10.500 r  CLK (IN)
                         net (fo=0)                   0.000    10.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    11.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.453    14.526    CLK_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.294    14.819    
                         clock uncertainty           -0.035    14.784    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.059    14.843    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.043    
  -------------------------------------------------------------------
                         slack                                  1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Xn_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.526%)  route 0.293ns (67.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.644     1.549    CLK_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  Xn_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Xn_reg[3][6]/Q
                         net (fo=18, routed)          0.293     1.983    Xn_reg[3]__0[6]
    SLICE_X6Y127         FDRE                                         r  Xn_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X6Y127         FDRE                                         r  Xn_reg[4][6]/C
                         clock pessimism             -0.485     1.586    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.059     1.645    Xn_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.187%)  route 0.284ns (66.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][2]/Q
                         net (fo=18, routed)          0.284     1.978    Xn_reg[2]__0[2]
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.509     1.562    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.070     1.632    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.724%)  route 0.318ns (69.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][0]/Q
                         net (fo=16, routed)          0.318     2.017    Xn_reg[1]__0[0]
    SLICE_X3Y115         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.570    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.070     1.640    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Xn_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.072%)  route 0.328ns (69.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][3]/Q
                         net (fo=21, routed)          0.328     2.022    Xn_reg[2]__0[3]
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  Xn_reg[3][3]/C
                         clock pessimism             -0.509     1.562    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.066     1.628    Xn_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 Xn_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.346%)  route 0.339ns (70.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.644     1.549    CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  Xn_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Xn_reg[4][9]/Q
                         net (fo=14, routed)          0.339     2.030    Xn_reg[4]__0[9]
    SLICE_X4Y132         FDRE                                         r  Xn_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.920     2.077    CLK_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  Xn_reg[5][9]/C
                         clock pessimism             -0.509     1.567    
    SLICE_X4Y132         FDRE (Hold_fdre_C_D)         0.059     1.626    Xn_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.147%)  route 0.331ns (66.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  Xn_reg[3][0]/Q
                         net (fo=16, routed)          0.331     2.045    Xn_reg[3]__0[0]
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.057     1.641    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 Xn_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.002%)  route 0.345ns (70.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.641     1.546    CLK_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  Xn_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Xn_reg[3][9]/Q
                         net (fo=14, routed)          0.345     2.033    Xn_reg[3]__0[9]
    SLICE_X4Y127         FDRE                                         r  Xn_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.915     2.072    CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  Xn_reg[4][9]/C
                         clock pessimism             -0.509     1.562    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.066     1.628    Xn_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Xn_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.044%)  route 0.380ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.644     1.549    CLK_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  Xn_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Xn_reg[3][4]/Q
                         net (fo=18, routed)          0.380     2.071    Xn_reg[3]__0[4]
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][4]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.070     1.654    Xn_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.234%)  route 0.361ns (68.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  Xn_reg[3][1]/Q
                         net (fo=19, routed)          0.361     2.075    Xn_reg[3]__0[1]
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.066     1.650    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Xn_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            Xn_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.603%)  route 0.355ns (68.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Xn_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  Xn_reg[3][5]/Q
                         net (fo=18, routed)          0.355     2.069    Xn_reg[3]__0[5]
    SLICE_X6Y126         FDRE                                         r  Xn_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  Xn_reg[4][5]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.059     1.643    Xn_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.250 }
Period(ns):         10.500
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.500      8.908      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X3Y110   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X4Y109   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X4Y110   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X4Y109   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X3Y111   Xn_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X4Y110   Xn_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X3Y111   Xn_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X3Y111   Xn_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.500      9.500      SLICE_X4Y112   Xn_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y110   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y109   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y109   Xn_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y111   Xn_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y111   Xn_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y111   Xn_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y119   Y_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y119   Y_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y119   Y_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y119   Y_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y110   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y110   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y109   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y109   Xn_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y110   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y110   Xn_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y109   Xn_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X4Y109   Xn_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y111   Xn_reg[1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.250       4.750      SLICE_X3Y111   Xn_reg[1][4]/C



