Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 30 13:46:29 2022
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Chip_InstrIP_control_sets_placed.rpt
| Design       : Chip_InstrIP
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   263 |
|    Minimum number of control sets                        |   263 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   263 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   257 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             364 |          142 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |            2138 |         1579 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal   |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  u_IR/E[0]        |                                         |                  |                2 |              4 |         2.00 |
|  u_cu/ALUControl0 |                                         |                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__8_4[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    |                                         | u_pc/SR[0]       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_12[0]    |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_13[0]    |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_14[0]    |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_2[0]     |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_3[0]     |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[3]_rep__5_1[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_4[0]     |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_5[0]     |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_6[0]     |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_7[0]     |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_8[0]     |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_9[0]     |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_0[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[3]_rep__5_3[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[3]_rep__5_2[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_1[0]     |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_10[0]    |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep_11[0]    |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[3]_rep__5_0[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__0_6[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_1[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_6[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_9[0]  |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_12[0] |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_11[0] |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_1[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_0[0]  |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_10[0] |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_4[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_1[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_5[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_0[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_10[0] |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_13[0] |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_3[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_2[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_4[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_5[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_2[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_6[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__0_2[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_7[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_6[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__0_1[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_8[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_6[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_11[0] |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_15[0] |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__0_0[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_3[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_12[0] |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_12[0] |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__0_3[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_11[0] |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_7[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__0_4[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_5[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_7[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_0[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_2[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_3[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_2[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_5[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_8[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_13[0] |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_4[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_1[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_3[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__2_9[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_10[0] |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_14[0] |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__0_4[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[4]_rep__1_9[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__0_5[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__1_2[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep_1[0]     |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__2_1[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__3_1[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__2_0[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__0_0[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__2_3[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__0_4[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__1_1[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__1_4[0]  |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_7[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__3_0[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__0_3[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/E[0]                        |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__3_0[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__0_2[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__0_1[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__3_3[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_0[0]         |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_4[0]         |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__1_1[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__3_4[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__2_2[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__3_0[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_2[0]         |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_0[0]         |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__3_2[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__3_1[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__3_2[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep__1_3[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_8[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__2_2[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_3[0]         |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_1[0]         |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__3_5[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[7]_rep__2_0[0]  |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[6]_rep_1[0]     |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[5]_rep__1_9[0]  |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_19[0]        |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_15[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_14[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_17[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_21[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_22[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_23[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_27[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_28[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_12[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_2[0]         |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_20[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_24[0]        |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_25[0]        |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_26[0]        |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_0[0]         |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_13[0]        |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_1[0]         |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_10[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_11[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_16[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_18[0]        |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_46[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep_4[0]     |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__11_0[0] |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__3_0[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__7_0[0]  |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_10[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_33[0]        |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_42[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_16[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_44[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_17[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_18[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_19[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_2[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__7_4[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__11_3[0] |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_1[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_5[0]         |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep_0[0]     |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_20[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_22[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_23[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_26[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_14[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_29[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_30[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_32[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_34[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_39[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__11_4[0] |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_38[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_40[0]        |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_12[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_21[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_13[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_0[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_24[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_3[0]         |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__3_3[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_15[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_25[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__3_2[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_7[0]         |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep_3[0]     |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_6[0]         |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__7_2[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__3_4[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_11[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_27[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_28[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__11_2[0] |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep__7_3[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_37[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_31[0]        |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_43[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_47[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_8[0]         |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_36[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_4[0]         |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_9[0]         |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_rep_2[0]     |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_35[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_45[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[0]_41[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_40[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_44[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_47[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_54[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_5[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_55[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_38[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_48[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_7[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_31[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_9[0]         |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_36[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_32[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_30[0]        |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_1[0]     |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_29[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_41[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_6[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_3[0]     |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_5[0]     |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_45[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_6[0]     |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_8[0]     |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_34[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_2[0]     |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_53[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__4_0[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__4_2[0]  |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__12_2[0] |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__12_3[0] |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__4_3[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_46[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__0_0[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_7[0]     |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_8[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_51[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_43[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__0_3[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__0_4[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_3[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_42[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_33[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__12_4[0] |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__12_0[0] |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_37[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep_4[0]     |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_35[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__4_4[0]  |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_52[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_50[0]        |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__0_2[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__8_0[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_49[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_39[0]        |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_4[0]         |                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__8_2[0]  |                  |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | u_AluResult/DataOut_reg[1]_rep__8_3[0]  |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG    | u_cu/E[0]                               | u_pc/SR[0]       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG    | u_cu/RegWriteExp_OBUF                   |                  |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG    | u_cu/State_reg[1]_rep_207               |                  |               38 |             90 |         2.37 |
|  clk_IBUF_BUFG    |                                         |                  |              138 |            355 |         2.57 |
+-------------------+-----------------------------------------+------------------+------------------+----------------+--------------+


