#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b3b650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b3b7e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b2e2d0 .functor NOT 1, L_0x1b88850, C4<0>, C4<0>, C4<0>;
L_0x1b88630 .functor XOR 2, L_0x1b884d0, L_0x1b88590, C4<00>, C4<00>;
L_0x1b88740 .functor XOR 2, L_0x1b88630, L_0x1b886a0, C4<00>, C4<00>;
v0x1b843b0_0 .net *"_ivl_10", 1 0, L_0x1b886a0;  1 drivers
v0x1b844b0_0 .net *"_ivl_12", 1 0, L_0x1b88740;  1 drivers
v0x1b84590_0 .net *"_ivl_2", 1 0, L_0x1b87770;  1 drivers
v0x1b84650_0 .net *"_ivl_4", 1 0, L_0x1b884d0;  1 drivers
v0x1b84730_0 .net *"_ivl_6", 1 0, L_0x1b88590;  1 drivers
v0x1b84860_0 .net *"_ivl_8", 1 0, L_0x1b88630;  1 drivers
v0x1b84940_0 .net "a", 0 0, v0x1b816a0_0;  1 drivers
v0x1b849e0_0 .net "b", 0 0, v0x1b81740_0;  1 drivers
v0x1b84a80_0 .net "c", 0 0, v0x1b817e0_0;  1 drivers
v0x1b84b20_0 .var "clk", 0 0;
v0x1b84bc0_0 .net "d", 0 0, v0x1b81920_0;  1 drivers
v0x1b84c60_0 .net "out_pos_dut", 0 0, L_0x1b88350;  1 drivers
v0x1b84d00_0 .net "out_pos_ref", 0 0, L_0x1b86230;  1 drivers
v0x1b84da0_0 .net "out_sop_dut", 0 0, L_0x1b87190;  1 drivers
v0x1b84e40_0 .net "out_sop_ref", 0 0, L_0x1b5be50;  1 drivers
v0x1b84ee0_0 .var/2u "stats1", 223 0;
v0x1b84f80_0 .var/2u "strobe", 0 0;
v0x1b85020_0 .net "tb_match", 0 0, L_0x1b88850;  1 drivers
v0x1b850f0_0 .net "tb_mismatch", 0 0, L_0x1b2e2d0;  1 drivers
v0x1b85190_0 .net "wavedrom_enable", 0 0, v0x1b81bf0_0;  1 drivers
v0x1b85260_0 .net "wavedrom_title", 511 0, v0x1b81c90_0;  1 drivers
L_0x1b87770 .concat [ 1 1 0 0], L_0x1b86230, L_0x1b5be50;
L_0x1b884d0 .concat [ 1 1 0 0], L_0x1b86230, L_0x1b5be50;
L_0x1b88590 .concat [ 1 1 0 0], L_0x1b88350, L_0x1b87190;
L_0x1b886a0 .concat [ 1 1 0 0], L_0x1b86230, L_0x1b5be50;
L_0x1b88850 .cmp/eeq 2, L_0x1b87770, L_0x1b88740;
S_0x1b3b970 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b3b7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b2e6b0 .functor AND 1, v0x1b817e0_0, v0x1b81920_0, C4<1>, C4<1>;
L_0x1b2ea90 .functor NOT 1, v0x1b816a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b2ee70 .functor NOT 1, v0x1b81740_0, C4<0>, C4<0>, C4<0>;
L_0x1b2f0f0 .functor AND 1, L_0x1b2ea90, L_0x1b2ee70, C4<1>, C4<1>;
L_0x1b46270 .functor AND 1, L_0x1b2f0f0, v0x1b817e0_0, C4<1>, C4<1>;
L_0x1b5be50 .functor OR 1, L_0x1b2e6b0, L_0x1b46270, C4<0>, C4<0>;
L_0x1b856b0 .functor NOT 1, v0x1b81740_0, C4<0>, C4<0>, C4<0>;
L_0x1b85720 .functor OR 1, L_0x1b856b0, v0x1b81920_0, C4<0>, C4<0>;
L_0x1b85830 .functor AND 1, v0x1b817e0_0, L_0x1b85720, C4<1>, C4<1>;
L_0x1b858f0 .functor NOT 1, v0x1b816a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b859c0 .functor OR 1, L_0x1b858f0, v0x1b81740_0, C4<0>, C4<0>;
L_0x1b85a30 .functor AND 1, L_0x1b85830, L_0x1b859c0, C4<1>, C4<1>;
L_0x1b85bb0 .functor NOT 1, v0x1b81740_0, C4<0>, C4<0>, C4<0>;
L_0x1b85c20 .functor OR 1, L_0x1b85bb0, v0x1b81920_0, C4<0>, C4<0>;
L_0x1b85b40 .functor AND 1, v0x1b817e0_0, L_0x1b85c20, C4<1>, C4<1>;
L_0x1b85db0 .functor NOT 1, v0x1b816a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b85eb0 .functor OR 1, L_0x1b85db0, v0x1b81920_0, C4<0>, C4<0>;
L_0x1b85f70 .functor AND 1, L_0x1b85b40, L_0x1b85eb0, C4<1>, C4<1>;
L_0x1b86120 .functor XNOR 1, L_0x1b85a30, L_0x1b85f70, C4<0>, C4<0>;
v0x1b2dc00_0 .net *"_ivl_0", 0 0, L_0x1b2e6b0;  1 drivers
v0x1b2e000_0 .net *"_ivl_12", 0 0, L_0x1b856b0;  1 drivers
v0x1b2e3e0_0 .net *"_ivl_14", 0 0, L_0x1b85720;  1 drivers
v0x1b2e7c0_0 .net *"_ivl_16", 0 0, L_0x1b85830;  1 drivers
v0x1b2eba0_0 .net *"_ivl_18", 0 0, L_0x1b858f0;  1 drivers
v0x1b2ef80_0 .net *"_ivl_2", 0 0, L_0x1b2ea90;  1 drivers
v0x1b2f200_0 .net *"_ivl_20", 0 0, L_0x1b859c0;  1 drivers
v0x1b7fc10_0 .net *"_ivl_24", 0 0, L_0x1b85bb0;  1 drivers
v0x1b7fcf0_0 .net *"_ivl_26", 0 0, L_0x1b85c20;  1 drivers
v0x1b7fdd0_0 .net *"_ivl_28", 0 0, L_0x1b85b40;  1 drivers
v0x1b7feb0_0 .net *"_ivl_30", 0 0, L_0x1b85db0;  1 drivers
v0x1b7ff90_0 .net *"_ivl_32", 0 0, L_0x1b85eb0;  1 drivers
v0x1b80070_0 .net *"_ivl_36", 0 0, L_0x1b86120;  1 drivers
L_0x7f600cc29018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b80130_0 .net *"_ivl_38", 0 0, L_0x7f600cc29018;  1 drivers
v0x1b80210_0 .net *"_ivl_4", 0 0, L_0x1b2ee70;  1 drivers
v0x1b802f0_0 .net *"_ivl_6", 0 0, L_0x1b2f0f0;  1 drivers
v0x1b803d0_0 .net *"_ivl_8", 0 0, L_0x1b46270;  1 drivers
v0x1b804b0_0 .net "a", 0 0, v0x1b816a0_0;  alias, 1 drivers
v0x1b80570_0 .net "b", 0 0, v0x1b81740_0;  alias, 1 drivers
v0x1b80630_0 .net "c", 0 0, v0x1b817e0_0;  alias, 1 drivers
v0x1b806f0_0 .net "d", 0 0, v0x1b81920_0;  alias, 1 drivers
v0x1b807b0_0 .net "out_pos", 0 0, L_0x1b86230;  alias, 1 drivers
v0x1b80870_0 .net "out_sop", 0 0, L_0x1b5be50;  alias, 1 drivers
v0x1b80930_0 .net "pos0", 0 0, L_0x1b85a30;  1 drivers
v0x1b809f0_0 .net "pos1", 0 0, L_0x1b85f70;  1 drivers
L_0x1b86230 .functor MUXZ 1, L_0x7f600cc29018, L_0x1b85a30, L_0x1b86120, C4<>;
S_0x1b80b70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b3b7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b816a0_0 .var "a", 0 0;
v0x1b81740_0 .var "b", 0 0;
v0x1b817e0_0 .var "c", 0 0;
v0x1b81880_0 .net "clk", 0 0, v0x1b84b20_0;  1 drivers
v0x1b81920_0 .var "d", 0 0;
v0x1b81a10_0 .var/2u "fail", 0 0;
v0x1b81ab0_0 .var/2u "fail1", 0 0;
v0x1b81b50_0 .net "tb_match", 0 0, L_0x1b88850;  alias, 1 drivers
v0x1b81bf0_0 .var "wavedrom_enable", 0 0;
v0x1b81c90_0 .var "wavedrom_title", 511 0;
E_0x1b39fc0/0 .event negedge, v0x1b81880_0;
E_0x1b39fc0/1 .event posedge, v0x1b81880_0;
E_0x1b39fc0 .event/or E_0x1b39fc0/0, E_0x1b39fc0/1;
S_0x1b80ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b80b70;
 .timescale -12 -12;
v0x1b810e0_0 .var/2s "i", 31 0;
E_0x1b39e60 .event posedge, v0x1b81880_0;
S_0x1b811e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b80b70;
 .timescale -12 -12;
v0x1b813e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b814c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b80b70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b81e70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b3b7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b863e0 .functor NOT 1, v0x1b816a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b86470 .functor NOT 1, v0x1b81740_0, C4<0>, C4<0>, C4<0>;
L_0x1b86610 .functor AND 1, L_0x1b863e0, L_0x1b86470, C4<1>, C4<1>;
L_0x1b86720 .functor AND 1, L_0x1b86610, v0x1b817e0_0, C4<1>, C4<1>;
L_0x1b86920 .functor NOT 1, v0x1b81920_0, C4<0>, C4<0>, C4<0>;
L_0x1b86aa0 .functor AND 1, L_0x1b86720, L_0x1b86920, C4<1>, C4<1>;
L_0x1b86bf0 .functor NOT 1, v0x1b816a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b86d70 .functor AND 1, L_0x1b86bf0, v0x1b81740_0, C4<1>, C4<1>;
L_0x1b86e80 .functor AND 1, L_0x1b86d70, v0x1b817e0_0, C4<1>, C4<1>;
L_0x1b86f40 .functor AND 1, L_0x1b86e80, v0x1b81920_0, C4<1>, C4<1>;
L_0x1b87060 .functor OR 1, L_0x1b86aa0, L_0x1b86f40, C4<0>, C4<0>;
L_0x1b87120 .functor AND 1, v0x1b816a0_0, v0x1b81740_0, C4<1>, C4<1>;
L_0x1b87200 .functor AND 1, L_0x1b87120, v0x1b817e0_0, C4<1>, C4<1>;
L_0x1b872c0 .functor AND 1, L_0x1b87200, v0x1b81920_0, C4<1>, C4<1>;
L_0x1b87190 .functor OR 1, L_0x1b87060, L_0x1b872c0, C4<0>, C4<0>;
L_0x1b874f0 .functor NOT 1, v0x1b816a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b875f0 .functor NOT 1, v0x1b81740_0, C4<0>, C4<0>, C4<0>;
L_0x1b87660 .functor OR 1, L_0x1b874f0, L_0x1b875f0, C4<0>, C4<0>;
L_0x1b87810 .functor OR 1, L_0x1b87660, v0x1b817e0_0, C4<0>, C4<0>;
L_0x1b878d0 .functor NOT 1, v0x1b81740_0, C4<0>, C4<0>, C4<0>;
L_0x1b879f0 .functor OR 1, v0x1b816a0_0, L_0x1b878d0, C4<0>, C4<0>;
L_0x1b87ab0 .functor NOT 1, v0x1b817e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b87be0 .functor OR 1, L_0x1b879f0, L_0x1b87ab0, C4<0>, C4<0>;
L_0x1b87cf0 .functor OR 1, L_0x1b87be0, v0x1b81920_0, C4<0>, C4<0>;
L_0x1b87e80 .functor AND 1, L_0x1b87810, L_0x1b87cf0, C4<1>, C4<1>;
L_0x1b87f90 .functor OR 1, v0x1b816a0_0, v0x1b81740_0, C4<0>, C4<0>;
L_0x1b880e0 .functor OR 1, L_0x1b87f90, v0x1b817e0_0, C4<0>, C4<0>;
L_0x1b881a0 .functor OR 1, L_0x1b880e0, v0x1b81920_0, C4<0>, C4<0>;
L_0x1b88350 .functor AND 1, L_0x1b87e80, L_0x1b881a0, C4<1>, C4<1>;
v0x1b82030_0 .net *"_ivl_0", 0 0, L_0x1b863e0;  1 drivers
v0x1b82110_0 .net *"_ivl_10", 0 0, L_0x1b86aa0;  1 drivers
v0x1b821f0_0 .net *"_ivl_12", 0 0, L_0x1b86bf0;  1 drivers
v0x1b822e0_0 .net *"_ivl_14", 0 0, L_0x1b86d70;  1 drivers
v0x1b823c0_0 .net *"_ivl_16", 0 0, L_0x1b86e80;  1 drivers
v0x1b824f0_0 .net *"_ivl_18", 0 0, L_0x1b86f40;  1 drivers
v0x1b825d0_0 .net *"_ivl_2", 0 0, L_0x1b86470;  1 drivers
v0x1b826b0_0 .net *"_ivl_20", 0 0, L_0x1b87060;  1 drivers
v0x1b82790_0 .net *"_ivl_22", 0 0, L_0x1b87120;  1 drivers
v0x1b82900_0 .net *"_ivl_24", 0 0, L_0x1b87200;  1 drivers
v0x1b829e0_0 .net *"_ivl_26", 0 0, L_0x1b872c0;  1 drivers
v0x1b82ac0_0 .net *"_ivl_30", 0 0, L_0x1b874f0;  1 drivers
v0x1b82ba0_0 .net *"_ivl_32", 0 0, L_0x1b875f0;  1 drivers
v0x1b82c80_0 .net *"_ivl_34", 0 0, L_0x1b87660;  1 drivers
v0x1b82d60_0 .net *"_ivl_36", 0 0, L_0x1b87810;  1 drivers
v0x1b82e40_0 .net *"_ivl_38", 0 0, L_0x1b878d0;  1 drivers
v0x1b82f20_0 .net *"_ivl_4", 0 0, L_0x1b86610;  1 drivers
v0x1b83110_0 .net *"_ivl_40", 0 0, L_0x1b879f0;  1 drivers
v0x1b831f0_0 .net *"_ivl_42", 0 0, L_0x1b87ab0;  1 drivers
v0x1b832d0_0 .net *"_ivl_44", 0 0, L_0x1b87be0;  1 drivers
v0x1b833b0_0 .net *"_ivl_46", 0 0, L_0x1b87cf0;  1 drivers
v0x1b83490_0 .net *"_ivl_48", 0 0, L_0x1b87e80;  1 drivers
v0x1b83570_0 .net *"_ivl_50", 0 0, L_0x1b87f90;  1 drivers
v0x1b83650_0 .net *"_ivl_52", 0 0, L_0x1b880e0;  1 drivers
v0x1b83730_0 .net *"_ivl_54", 0 0, L_0x1b881a0;  1 drivers
v0x1b83810_0 .net *"_ivl_6", 0 0, L_0x1b86720;  1 drivers
v0x1b838f0_0 .net *"_ivl_8", 0 0, L_0x1b86920;  1 drivers
v0x1b839d0_0 .net "a", 0 0, v0x1b816a0_0;  alias, 1 drivers
v0x1b83a70_0 .net "b", 0 0, v0x1b81740_0;  alias, 1 drivers
v0x1b83b60_0 .net "c", 0 0, v0x1b817e0_0;  alias, 1 drivers
v0x1b83c50_0 .net "d", 0 0, v0x1b81920_0;  alias, 1 drivers
v0x1b83d40_0 .net "out_pos", 0 0, L_0x1b88350;  alias, 1 drivers
v0x1b83e00_0 .net "out_sop", 0 0, L_0x1b87190;  alias, 1 drivers
S_0x1b84190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b3b7e0;
 .timescale -12 -12;
E_0x1b239f0 .event anyedge, v0x1b84f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b84f80_0;
    %nor/r;
    %assign/vec4 v0x1b84f80_0, 0;
    %wait E_0x1b239f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b80b70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b81a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b81ab0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b80b70;
T_4 ;
    %wait E_0x1b39fc0;
    %load/vec4 v0x1b81b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b81a10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b80b70;
T_5 ;
    %wait E_0x1b39e60;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %wait E_0x1b39e60;
    %load/vec4 v0x1b81a10_0;
    %store/vec4 v0x1b81ab0_0, 0, 1;
    %fork t_1, S_0x1b80ea0;
    %jmp t_0;
    .scope S_0x1b80ea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b810e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b810e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b39e60;
    %load/vec4 v0x1b810e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b810e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b810e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b80b70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b39fc0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b81920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b817e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b81740_0, 0;
    %assign/vec4 v0x1b816a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b81a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b81ab0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b3b7e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b84b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b84f80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b3b7e0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b84b20_0;
    %inv;
    %store/vec4 v0x1b84b20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b3b7e0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b81880_0, v0x1b850f0_0, v0x1b84940_0, v0x1b849e0_0, v0x1b84a80_0, v0x1b84bc0_0, v0x1b84e40_0, v0x1b84da0_0, v0x1b84d00_0, v0x1b84c60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b3b7e0;
T_9 ;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b3b7e0;
T_10 ;
    %wait E_0x1b39fc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b84ee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b84ee0_0, 4, 32;
    %load/vec4 v0x1b85020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b84ee0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b84ee0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b84ee0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b84e40_0;
    %load/vec4 v0x1b84e40_0;
    %load/vec4 v0x1b84da0_0;
    %xor;
    %load/vec4 v0x1b84e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b84ee0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b84ee0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b84d00_0;
    %load/vec4 v0x1b84d00_0;
    %load/vec4 v0x1b84c60_0;
    %xor;
    %load/vec4 v0x1b84d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b84ee0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b84ee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b84ee0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response14/top_module.sv";
