// Seed: 835836233
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    output supply0 id_4,
    input tri id_5,
    output tri0 id_6,
    input logic id_7,
    output wand id_8,
    input wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output logic id_16
);
  always id_16 <= id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
