<?xml version="1.0"?>
<!-- Architecture annotation for OpenFPGA framework
     This annotation supports the k6_N10_40nm.xml 
     - General purpose logic block
       - K = 6, N = 10, I = 40
       - Single mode
     - Routing architecture
       - L = 4, fc_in = 0.15, fc_out = 0.1
  -->
<openfpga_architecture>
  <technology_library>
    <device_library>
      <device_model name="logic" type="transistor">
        <lib type="industry" corner="TOP_TT" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="0.9" pn_ratio="2"/>
        <pmos name="pch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
        <nmos name="nch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
      </device_model>
      <device_model name="io" type="transistor">
        <lib type="academia" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="2.5" pn_ratio="3"/>
        <pmos name="pch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
        <nmos name="nch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
      </device_model>
    </device_library>
    <variation_library>
      <variation name="logic_transistor_var" abs_deviation="0.1" num_sigma="3"/>
      <variation name="io_transistor_var" abs_deviation="0.1" num_sigma="3"/>
    </variation_library>
  </technology_library>
  <circuit_library>
    <circuit_model type="inv_buf" name="INVTX1" prefix="INVTX1" is_default="true">
      <design_technology type="cmos" topology="inverter" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="buf4" prefix="buf4" is_default="false">
      <design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="4"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="tap_buf4" prefix="tap_buf4" is_default="false">
      <design_technology type="cmos" topology="buffer" size="1" num_level="3" f_per_stage="4"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="gate" name="OR2" prefix="OR2" is_default="true">
      <design_technology type="cmos" topology="OR"/>
      <device_technology device_model_name="logic"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" size="1"/>
      <port type="input" prefix="b" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <delay_matrix type="rise" in_port="a b" out_port="out">
        10e-12 5e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="a b" out_port="out">
        10e-12 5e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="pass_gate" name="TGATE" prefix="TGATE" is_default="true">
      <design_technology type="cmos" topology="transmission_gate" nmos_size="1" pmos_size="2"/>
      <device_technology device_model_name="logic"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="input" prefix="sel" size="1"/>
      <port type="input" prefix="selb" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <delay_matrix type="rise" in_port="in sel selb" out_port="out">
        10e-12 5e-12 5e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in sel selb" out_port="out">
        10e-12 5e-12 5e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="chan_wire" name="chan_segment" prefix="track_seg" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="101" C="22.5e-15" num_level="1"/>
      <!-- model_type could be T, res_val and cap_val DON'T CARE -->
    </circuit_model>
    <circuit_model type="wire" name="direct_interc" prefix="direct_interc" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="0" C="0" num_level="1"/>
      <!-- model_type could be T, res_val cap_val should be defined -->
    </circuit_model>
    <circuit_model type="mux" name="mux_2level" prefix="mux_2level" dump_structural_verilog="true">
      <design_technology type="cmos" structure="multi_level" num_level="2" add_const_input="true" const_input_val="1"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <pass_gate_logic circuit_model_name="TGATE"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_2level_tapbuf" prefix="mux_2level_tapbuf" dump_structural_verilog="true">
      <design_technology type="cmos" structure="multi_level" num_level="2" add_const_input="true" const_input_val="1"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="tap_buf4"/>
      <pass_gate_logic circuit_model_name="TGATE"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_1level_tapbuf" prefix="mux_1level_tapbuf" is_default="true" dump_structural_verilog="true">
      <design_technology type="cmos" structure="one_level" add_const_input="true" const_input_val="1"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="tap_buf4"/>
      <pass_gate_logic circuit_model_name="TGATE"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1"/>
    </circuit_model>
    <!--DFF subckt ports should be defined as <D> <Q> <CLK> <RESET> <SET>  -->
    <circuit_model type="ff" name="DFFSRQ" prefix="DFFSRQ" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/dff.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/dff.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <port type="input" prefix="D" size="1"/>
      <port type="input" prefix="set" lib_name="SET" size="1" is_global="true" default_val="0" is_set="true"/>
      <port type="input" prefix="reset" lib_name="RST" size="1" is_global="true" default_val="0" is_reset="true"/>
      <port type="output" prefix="Q" size="1"/>
      <port type="clock" prefix="clk" lib_name="CK" size="1" is_global="false" default_val="0"/>
    </circuit_model>
    <circuit_model type="lut" name="frac_lut6" prefix="frac_lut6" dump_structural_verilog="true">
      <design_technology type="cmos" fracturable_lut="true"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <lut_input_inverter exist="true" circuit_model_name="INVTX1"/>
      <lut_input_buffer exist="true" circuit_model_name="buf4"/>
      <lut_intermediate_buffer exist="true" circuit_model_name="buf4" location_map="-1-1-"/>
      <pass_gate_logic circuit_model_name="TGATE"/>
      <port type="input" prefix="in" size="6" tri_state_map="----11" circuit_model_name="OR2"/>
      <port type="output" prefix="lut4_out" size="4" lut_frac_level="4" lut_output_mask="0,1,2,3"/>
      <port type="output" prefix="lut5_out" size="2" lut_frac_level="5" lut_output_mask="0,1"/>
      <port type="output" prefix="lut6_out" size="1" lut_output_mask="0"/>
      <port type="sram" prefix="sram" size="64"/>
      <port type="sram" prefix="mode" size="2" mode_select="true" circuit_model_name="DFFR" default_val="1"/>
    </circuit_model>
    <!--Scan-chain DFF subckt ports should be defined as <D> <Q> <Qb> <CLK> <RESET> <SET>  -->
    <circuit_model type="ccff" name="DFFR" prefix="DFFR" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/dff.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/dff.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <port type="input" prefix="pReset" lib_name="RST" size="1" is_global="true" default_val="0" is_reset="true" is_prog="true"/>
      <port type="input" prefix="D" size="1"/>
      <port type="output" prefix="Q" size="1"/>
      <port type="output" prefix="QN" size="1"/>
      <port type="clock" prefix="prog_clk" lib_name="CK" size="1" is_global="true" default_val="0" is_prog="true"/>
    </circuit_model>
    <circuit_model type="iopad" name="GPIO" prefix="GPIO" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/gpio.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/gpio.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <port type="inout" prefix="PAD" size="1" is_global="true" is_io="true" is_data_io="true"/>
      <port type="sram" prefix="DIR" size="1" mode_select="true" circuit_model_name="DFFR" default_val="1"/>
      <port type="input" prefix="outpad" lib_name="A" size="1"/>
      <port type="output" prefix="inpad" lib_name="Y" size="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="ADDF" prefix="ADDF" is_default="true" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/adder.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/adder.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <port type="input" prefix="a" lib_name="A" size="1"/>
      <port type="input" prefix="b" lib_name="B" size="1"/>
      <port type="input" prefix="cin" lib_name="CI" size="1"/>
      <port type="output" prefix="sumout" lib_name="SUM" size="1"/>
      <port type="output" prefix="cout" lib_name="CO" size="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="mult_36x36" prefix="mult_36x36" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/mult_36x36.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/mult_36x36.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <port type="input" prefix="a" lib_name="a" size="36"/>
      <port type="input" prefix="b" lib_name="b" size="36"/>
      <port type="output" prefix="out" lib_name="out" size="72"/>
      <!-- As a fracturable multiplier, it requires 2 configuration bits to operate in 4 different modes -->
      <port type="sram" prefix="mode" size="2" mode_select="true" circuit_model_name="DFFR" default_val="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="frac_mem_32k" prefix="frac_mem_32k" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/spice/frac_mem_32k.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/openfpga_cell_library/verilog/frac_mem_32k.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVTX1"/>
      <output_buffer exist="true" circuit_model_name="INVTX1"/>
      <port type="input" prefix="addr1" lib_name="addr_a" size="15"/>
      <port type="input" prefix="addr2" lib_name="addr_b" size="15"/>
      <port type="input" prefix="data1" lib_name="data_a" size="32"/>
      <port type="input" prefix="data2" lib_name="data_b" size="32"/>
      <port type="input" prefix="we1" lib_name="we_a" size="1"/>
      <port type="input" prefix="we2" lib_name="we_b" size="1"/>
      <port type="output" prefix="out1" lib_name="q_a" size="32"/>
      <port type="output" prefix="out2" lib_name="q_b" size="32"/>
      <port type="clock" prefix="clk" size="1" is_global="false" default_val="0"/>
      <!-- As a fracturable memory, it requires 4 configuration bits to operate in 13 different modes -->
      <port type="sram" prefix="mode" size="4" mode_select="true" circuit_model_name="DFFR" default_val="1"/>
    </circuit_model>
  </circuit_library>
  <configuration_protocol>
    <organization type="scan_chain" circuit_model_name="DFFR"/>
  </configuration_protocol>
  <connection_block>
    <switch name="ipin_cblock" circuit_model_name="mux_2level_tapbuf"/>
  </connection_block>
  <switch_block>
    <switch name="0" circuit_model_name="mux_2level_tapbuf"/>
  </switch_block>
  <routing_segment>
    <segment name="L4" circuit_model_name="chan_segment"/>
  </routing_segment>
  <direct_connection>
    <direct name="adder_carry" circuit_model_name="direct_interc" type="inter_column" x_dir="positive" y_dir="positive"/>
  </direct_connection>
  <tile_annotations>
    <global_port name="clk" is_clock="true" default_val="0">
      <!-- MUST explicitly define the number of clock bits
           being consistent with physical tile port definition
        -->
      <tile name="clb" port="clk[0:7]" x="-1" y="-1"/>
      <tile name="memory" port="clk[0:7]" x="-1" y="-1"/>
    </global_port>
  </tile_annotations>
  <pb_type_annotations>
    <!-- physical pb_type binding in complex block IO -->
    <pb_type name="io" physical_mode_name="physical" idle_mode_name="inpad"/>
    <pb_type name="io[physical].iopad" circuit_model_name="GPIO" mode_bits="1"/>
    <pb_type name="io[inpad].inpad" physical_pb_type_name="io[physical].iopad" mode_bits="1"/>
    <pb_type name="io[outpad].outpad" physical_pb_type_name="io[physical].iopad" mode_bits="0"/>
    <!-- End physical pb_type binding in complex block IO -->
    <!-- physical pb_type binding in complex block CLB -->
    <!-- physical mode will be the default mode if not specified -->
    <pb_type name="clb">
      <!-- Binding interconnect to circuit models as their physical implementation, if not defined, we use the default model -->
      <interconnect name="crossbar" circuit_model_name="mux_2level"/>
    </pb_type>
    <pb_type name="clb.fle" physical_mode_name="physical"/>
    <pb_type name="clb.fle[physical].fabric.frac_logic.frac_lut6" circuit_model_name="frac_lut6" mode_bits="11"/>
    <pb_type name="clb.fle[physical].fabric.ff" circuit_model_name="DFFSRQ"/>
    <pb_type name="clb.fle[physical].fabric.adder" circuit_model_name="ADDF"/>
    <!-- Binding operating pb_type to physical pb_type -->
    <!-- Binding operating pb_types in mode 'n2_lut5' -->
    <pb_type name="clb.fle[n2_lut5].ble5.lut5" physical_pb_type_name="clb.fle[physical].fabric.frac_logic.frac_lut6" mode_bits="01" physical_pb_type_index_factor="0.5">
      <!-- Binding the lut5 to the first 5 inputs of fracturable lut6 -->
      <port name="in" physical_mode_port="in[0:4]"/>
      <port name="out" physical_mode_port="lut5_out[0:0]" physical_mode_pin_rotate_offset="1"/>
    </pb_type>
    <pb_type name="clb.fle[n2_lut5].ble5.ff" physical_pb_type_name="clb.fle[physical].fabric.ff"/>
    <!-- Binding operating pb_types in mode 'arithmetic' -->
    <pb_type name="clb.fle[arithmetic].arithmetic.lut4" physical_pb_type_name="clb.fle[physical].fabric.frac_logic.frac_lut6" mode_bits="11" physical_pb_type_index_factor="0.25">
      <!-- Binding the lut4 to the first 4 inputs of fracturable lut6 -->
      <port name="in" physical_mode_port="in[0:3]"/>
      <port name="out" physical_mode_port="lut4_out[0:0]" physical_mode_pin_rotate_offset="1"/>
    </pb_type>
    <pb_type name="clb.fle[arithmetic].arithmetic.adder" physical_pb_type_name="clb.fle[physical].fabric.adder"/>
    <pb_type name="clb.fle[arithmetic].arithmetic.ff" physical_pb_type_name="clb.fle[physical].fabric.ff"/>
    <!-- Binding operating pb_types in mode 'ble6' -->
    <pb_type name="clb.fle[n1_lut6].ble6.lut6" physical_pb_type_name="clb.fle[physical].fabric.frac_logic.frac_lut6" mode_bits="00">
      <!-- Binding the lut6 to the first 6 inputs of fracturable lut6 -->
      <port name="in" physical_mode_port="in[0:5]"/>
      <port name="out" physical_mode_port="lut6_out"/>
    </pb_type>
    <pb_type name="clb.fle[n1_lut6].ble6.ff" physical_pb_type_name="clb.fle[physical].fabric.ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0"/>
    <!-- End physical pb_type binding in complex block clb -->
    <!-- physical pb_type binding in complex block dsp -->
    <pb_type name="mult_36" physical_mode_name="mult_36x36" idle_mode_name="mult_36x36"/>
    <!-- Bind the primitive pb_type in the physical mode to a circuit model -->
    <pb_type name="mult_36[mult_36x36].mult_36x36_slice.mult_36x36" circuit_model_name="mult_36x36" mode_bits="00"/>
    <!-- Bind the 9x9 multiplier to the physical 36x36 multiplier
         There are four 9x9 multipliers, each of which occupies part
         of the input/output of the 36x36 multiplier
      -->
    <pb_type name="mult_36[two_divisible_mult_18x18].divisible_mult_18x18[two_mult_9x9].mult_9x9_slice.mult_9x9" physical_pb_type_name="mult_36[mult_36x36].mult_36x36_slice.mult_36x36" mode_bits="01" physical_pb_type_index_factor="0">
      <port name="a" physical_mode_port="a[0:8]" physical_mode_port_rotate_offset="9"/>
      <port name="b" physical_mode_port="b[0:8]" physical_mode_port_rotate_offset="9"/>
      <port name="out" physical_mode_port="out[0:17]" physical_mode_port_rotate_offset="18"/>
    </pb_type>
    <!-- Bind the 18x18 multiplier to the physical 36x36 multiplier
         There are two 18x18 multipliers, each of which occupies part
         of the input/output of the 36x36 multiplier
      -->
    <pb_type name="mult_36[two_divisible_mult_18x18].divisible_mult_18x18[mult_18x18].mult_18x18_slice.mult_18x18" physical_pb_type_name="mult_36[mult_36x36].mult_36x36_slice.mult_36x36" mode_bits="10" physical_pb_type_index_factor="0">
      <port name="a" physical_mode_port="a[0:17]" physical_mode_port_rotate_offset="18"/>
      <port name="b" physical_mode_port="b[0:17]" physical_mode_port_rotate_offset="18"/>
      <port name="out" physical_mode_port="out[0:35]" physical_mode_port_rotate_offset="36"/>
    </pb_type>
    <!-- END physical pb_type binding in complex block dsp -->
    <!-- physical pb_type binding in complex block memory -->
    <pb_type name="memory" physical_mode_name="physical" idle_mode_name="physical"/>
    <pb_type name="memory[physical].frac_mem_32k" circuit_model_name="frac_mem_32k" mode_bits="0000"/>
    <!-- Bind the 512x64 single port RAM to the physical implementation -->
    <pb_type name="memory[mem_512x64_sp].mem_512x64_sp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0000">
      <port name="addr" physical_mode_port="addr1[0:8]"/>
      <port name="data" physical_mode_port="data1 data2" physical_mode_pin_initial_offset="0 -32"/>
      <port name="we" physical_mode_port="we1"/>
      <port name="out" physical_mode_port="out1 out2" physical_mode_pin_initial_offset="0 -32"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 1024x32 single port RAM to the physical implementation -->
    <pb_type name="memory[mem_1024x32_sp].mem_1024x32_sp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0001">
      <port name="addr" physical_mode_port="addr1[0:9]"/>
      <port name="data" physical_mode_port="data1"/>
      <port name="we" physical_mode_port="we1"/>
      <port name="out" physical_mode_port="out1"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 2048x16 single port RAM to the physical implementation -->
    <pb_type name="memory[mem_2048x16_sp].mem_2048x16_sp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0010">
      <port name="addr" physical_mode_port="addr1[0:10]"/>
      <port name="data" physical_mode_port="data1[0:15]"/>
      <port name="we" physical_mode_port="we1"/>
      <port name="out" physical_mode_port="out1[0:15]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 4096x8 single port RAM to the physical implementation -->
    <pb_type name="memory[mem_4096x8_sp].mem_4096x8_sp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0011">
      <port name="addr" physical_mode_port="addr1[0:11]"/>
      <port name="data" physical_mode_port="data1[0:7]"/>
      <port name="we" physical_mode_port="we1"/>
      <port name="out" physical_mode_port="out1[0:7]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 8192x4 single port RAM to the physical implementation -->
    <pb_type name="memory[mem_8192x4_sp].mem_8192x4_sp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0100">
      <port name="addr" physical_mode_port="addr1[0:12]"/>
      <port name="data" physical_mode_port="data1[0:3]"/>
      <port name="we" physical_mode_port="we1"/>
      <port name="out" physical_mode_port="out1[0:3]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 16384x2 single port RAM to the physical implementation -->
    <pb_type name="memory[mem_16384x2_sp].mem_16384x2_sp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0101">
      <port name="addr" physical_mode_port="addr1[0:13]"/>
      <port name="data" physical_mode_port="data1[0:1]"/>
      <port name="we" physical_mode_port="we1"/>
      <port name="out" physical_mode_port="out1[0:1]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 32768x1 single port RAM to the physical implementation -->
    <pb_type name="memory[mem_32768x1_sp].mem_32768x1_sp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0110">
      <port name="addr" physical_mode_port="addr1[0:14]"/>
      <port name="data" physical_mode_port="data1[0:0]"/>
      <port name="we" physical_mode_port="we1"/>
      <port name="out" physical_mode_port="out1[0:0]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 1024x32 dual port RAM to the physical implementation -->
    <pb_type name="memory[mem_1024x32_dp].mem_1024x32_dp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="0111">
      <port name="addr1" physical_mode_port="addr1[0:9]"/>
      <port name="addr2" physical_mode_port="addr2[0:9]"/>
      <port name="data1" physical_mode_port="data1[0:31]"/>
      <port name="data2" physical_mode_port="data2[0:31]"/>
      <port name="we1" physical_mode_port="we1"/>
      <port name="we2" physical_mode_port="we2"/>
      <port name="out1" physical_mode_port="out1[0:31]"/>
      <port name="out2" physical_mode_port="out2[0:31]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 2048x16 dual port RAM to the physical implementation -->
    <pb_type name="memory[mem_2048x16_dp].mem_2048x16_dp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="1000">
      <port name="addr1" physical_mode_port="addr1[0:10]"/>
      <port name="addr2" physical_mode_port="addr2[0:10]"/>
      <port name="data1" physical_mode_port="data1[0:15]"/>
      <port name="data2" physical_mode_port="data2[0:15]"/>
      <port name="we1" physical_mode_port="we1"/>
      <port name="we2" physical_mode_port="we2"/>
      <port name="out1" physical_mode_port="out1[0:15]"/>
      <port name="out2" physical_mode_port="out2[0:15]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 4096x8 dual port RAM to the physical implementation -->
    <pb_type name="memory[mem_4096x8_dp].mem_4096x8_dp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="1001">
      <port name="addr1" physical_mode_port="addr1[0:11]"/>
      <port name="addr2" physical_mode_port="addr2[0:11]"/>
      <port name="data1" physical_mode_port="data1[0:7]"/>
      <port name="data2" physical_mode_port="data2[0:7]"/>
      <port name="we1" physical_mode_port="we1"/>
      <port name="we2" physical_mode_port="we2"/>
      <port name="out1" physical_mode_port="out1[0:7]"/>
      <port name="out2" physical_mode_port="out2[0:7]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 8192x4 dual port RAM to the physical implementation -->
    <pb_type name="memory[mem_8192x4_dp].mem_8192x4_dp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="1010">
      <port name="addr1" physical_mode_port="addr1[0:12]"/>
      <port name="addr2" physical_mode_port="addr2[0:12]"/>
      <port name="data1" physical_mode_port="data1[0:3]"/>
      <port name="data2" physical_mode_port="data2[0:3]"/>
      <port name="we1" physical_mode_port="we1"/>
      <port name="we2" physical_mode_port="we2"/>
      <port name="out1" physical_mode_port="out1[0:3]"/>
      <port name="out2" physical_mode_port="out2[0:3]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 16384x2 dual port RAM to the physical implementation -->
    <pb_type name="memory[mem_16384x2_dp].mem_16384x2_dp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="1011">
      <port name="addr1" physical_mode_port="addr1[0:13]"/>
      <port name="addr2" physical_mode_port="addr2[0:13]"/>
      <port name="data1" physical_mode_port="data1[0:1]"/>
      <port name="data2" physical_mode_port="data2[0:1]"/>
      <port name="we1" physical_mode_port="we1"/>
      <port name="we2" physical_mode_port="we2"/>
      <port name="out1" physical_mode_port="out1[0:1]"/>
      <port name="out2" physical_mode_port="out2[0:1]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- Bind the 32768x1 dual port RAM to the physical implementation -->
    <pb_type name="memory[mem_32768x1_dp].mem_32768x1_dp" physical_pb_type_name="memory[physical].frac_mem_32k" mode_bits="1100">
      <port name="addr1" physical_mode_port="addr1[0:14]"/>
      <port name="addr2" physical_mode_port="addr2[0:14]"/>
      <port name="data1" physical_mode_port="data1[0:0]"/>
      <port name="data2" physical_mode_port="data2[0:0]"/>
      <port name="we1" physical_mode_port="we1"/>
      <port name="we2" physical_mode_port="we2"/>
      <port name="out1" physical_mode_port="out1[0:0]"/>
      <port name="out2" physical_mode_port="out2[0:0]"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!-- END physical pb_type binding in complex block memory -->
  </pb_type_annotations>
</openfpga_architecture>
