Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jul 17 11:07:38 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file comparator_test_4bit_timing_summary_routed.rpt -pb comparator_test_4bit_timing_summary_routed.pb -rpx comparator_test_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : comparator_test_4bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            equal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.895ns  (logic 5.436ns (45.698%)  route 6.459ns (54.302%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           3.887     5.342    b_IBUF[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.466 r  equal_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.444     5.910    equal_OBUF_inst_i_2_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.150     6.060 r  equal_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.128     8.189    equal_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.895 r  equal_OBUF_inst/O
                         net (fo=0)                   0.000    11.895    equal
    U16                                                               r  equal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            greator
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.840ns  (logic 5.246ns (44.310%)  route 6.594ns (55.690%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 f  b_IBUF[0]_inst/O
                         net (fo=3, routed)           3.614     5.082    b_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     5.206 r  greator_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.484     5.690    greator_OBUF_inst_i_2_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.124     5.814 r  greator_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.496     8.310    greator_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.840 r  greator_OBUF_inst/O
                         net (fo=0)                   0.000    11.840    greator
    E19                                                               r  greator (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            less
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 5.202ns (45.651%)  route 6.193ns (54.349%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           3.653     5.106    b_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     5.230 r  less_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.873     6.102    less_OBUF_inst_i_2_n_0
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.124     6.226 r  less_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     7.894    less_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.395 r  less_OBUF_inst/O
                         net (fo=0)                   0.000    11.395    less
    U19                                                               r  less (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            less
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.464ns (60.769%)  route 0.945ns (39.231%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.626     0.843    a_IBUF[3]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.888 r  less_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.207    less_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.409 r  less_OBUF_inst/O
                         net (fo=0)                   0.000     2.409    less
    U19                                                               r  less (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            equal
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.580ns (57.432%)  route 1.171ns (42.568%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.493     0.714    a_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.759 r  equal_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.146     0.905    equal_OBUF_inst_i_2_n_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.046     0.951 r  equal_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.532     1.483    equal_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.751 r  equal_OBUF_inst/O
                         net (fo=0)                   0.000     2.751    equal
    U16                                                               r  equal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            greator
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.492ns (51.359%)  route 1.413ns (48.641%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.696     0.913    a_IBUF[3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.958 r  greator_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.717     1.675    greator_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.906 r  greator_OBUF_inst/O
                         net (fo=0)                   0.000     2.906    greator
    E19                                                               r  greator (OUT)
  -------------------------------------------------------------------    -------------------





