# compile vhdl design source files
vhdl xil_defaultlib  "../../../sd_trab_pdi.srcs/sources_1/imports/cristiano/projects/zynq_terminal/zynq_terminal.srcs/sources_1/imports/2018-04-06/delay.vhd"
vhdl xil_defaultlib  "../../../sd_trab_pdi.srcs/sources_1/imports/my_lib/rom.vhd"
vhdl xil_defaultlib  "../../../sd_trab_pdi.srcs/sources_1/imports/my_lib/ram.vhd"
vhdl xil_defaultlib  "../../../sd_trab_pdi.srcs/sources_1/new/pdi.vhd"
vhdl xil_defaultlib  "../../../sd_trab_pdi.srcs/sources_1/new/pdi_controlller.vhd"
vhdl xil_defaultlib  "../../../sd_trab_pdi.srcs/sources_1/new/tb.vhd"

# Do not sort compile order
nosort
