/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/input/input.h>
#include <dt-bindings/seco/ectrl.h>


/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	clocks {
		codec_osc: anaclk2 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24576000>;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio7 12 0>;
			enable-active-high;
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};


	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str = "LDB-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

#include <dt-bindings/pwm/pwm.h>
//	backlight {
//		compatible = "pwm-backlight";
//		pwms = <&pwm1 0 5000000>;
//		brightness-levels = <0 4 8 16 32 64 128 255>;
//		default-brightness-level = <7>;
//		enable-gpios = <&gpio1 4 0>; 
//		status = "okay";
//	};

//	v4l2_cap_0 {
//		compatible = "fsl,imx6q-v4l2-capture";
//		ipu_id = <0>;
//		csi_id = <0>;
//		mclk_source = <0>;
//		status = "okay";
//	};
//
//	v4l2_cap_1 {
//		compatible = "fsl,imx6q-v4l2-capture";
//		ipu_id = <0>;
//		csi_id = <1>;
//		mclk_source = <0>;
//		status = "okay";
//	};
//
//	v4l2_out {
//		compatible = "fsl,mxc_v4l2_output";
//		status = "okay";
//	};

//	mipi_dsi_reset: mipi-dsi-reset {
//		compatible = "gpio-reset";
//		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
//		reset-delay-us = <50>;
//		#reset-cells = <0>;
//	};
};

&clks {
	assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
			  <&clks IMX6QDL_PLL4_BYPASS>,
			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
				<&clks IMX6QDL_PLL4_BYPASS_SRC>;
	assigned-clock-rates = <0>, <0>, <24576000>;
};



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    IOMUX                                 |
 * |__________________________________________________________________________|
 */
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-SBC_A62 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
			>;
		};


/*  __________________________________________________________________________
 * |________________________________ UART ____________________________________|
 */
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
			>;
		};


/*  __________________________________________________________________________
 * |_________________________________ I2C ____________________________________|
 */
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL           0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA           0x4001b8b1
			 >;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA            0x4001b8b1
			>;
		};
/*  __________________________________________________________________________
 * |_________________________________ SPI ____________________________________|
 */
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1
				/*  CS SPI 1  */
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30          0x80000000

			>;
		};
		
		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
			        MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO      0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI      0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK      0x100b1
				/*  CS SPI 2  */
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x80000000
			>;
		};
/*  __________________________________________________________________________
 * |________________________________ USDHC ___________________________________|
 */
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05         0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07         0x1f071 
			>;
		};


/*  __________________________________________________________________________
 * |______________________________ ETHERNET __________________________________|
 */
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0

				/*  Phy Interrupt  */
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x1f071
				/*  ENET RESET */
				MX6QDL_PAD_EIM_D23__GPIO3_IO23          0x1f071
			>;
		};


/*  __________________________________________________________________________
 * |__________________________________ USB ___________________________________|
 */
		pinctrl_usb_h1: usbh1grp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2         0x130b0
				MX6QDL_PAD_GPIO_17__GPIO7_IO12          0x1f071
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID           0x17059 
			>;
		};

	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */




/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    UART                                  |
 * |__________________________________________________________________________|
 */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   USDHC                                  |
 * |__________________________________________________________________________|
 */
&usdhc4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc4>;
        bus-width = <8>;
        no-1-8-v;
        non-removable;
        keep-power-in-suspend;
        status = "okay";
};

&usdhc3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc3>;
        cd-gpios = <&gpio7 0 0>;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        no-1-8-v;
        status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            SPI INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio2 30 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";


	flash: m25p80@0 {
	
		#address-cells = <1>;
		#size-cells = <0>;
 
		compatible = "spansion,s25fl208k";
		spi-max-frequency = <20000000>;
		reg = <0>;

		partition@0 {
			label = "bootloader";
			reg = <0x00000000 0x00004000>;
		};
       };


};


&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24  0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            I2C INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
	
	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     USB                                  |
 * |__________________________________________________________________________|
 */
&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_h1>;
	status = "okay";
};


&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  ETHERNET                                |
 * |__________________________________________________________________________|
 */
&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio3 23 0>;
	phy-reset-duration = <10>;
	fsl,magic-packet;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 VIDEO OUTPUT                             |
 * |__________________________________________________________________________|
 */
&hdmi_audio {
	status = "okay";
};


&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};


&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};


&ldb {
	status = "okay";

	lvds-channel@0 {
		reg = <0>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;

		display-timings {
			native-mode = <&timing3>;
			
			timing0: LDB-WVGA {
				clock-frequency = <38000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <56>;
				hfront-porch = <50>;
				vback-porch = <20>;
				vfront-porch = <53>;
				hsync-len = <180>;
				vsync-len = <30>;
			};
			
			timing1: LDB-SVGA {
				clock-frequency = <40000000>;
				hactive = <800>;
				vactive = <600>;
				hback-porch = <40>;
				hfront-porch = <60>;
				vback-porch = <10>;
				vfront-porch = <10>;
				hsync-len = <20>;
				vsync-len = <10>;
			};

			timing2: LDB-WXGA {
				clock-frequency = <72000000>;
				hactive = <1368>;
				vactive = <768>;
				hback-porch = <93>;
				hfront-porch = <33>;
				vback-porch = <22>;
				vfront-porch = <7>;
				hsync-len = <40>;
				vsync-len = <4>;
			};

			timing3: LDB-XGA {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <1230>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};

			timing4: LDB-SXGA {
				clock-frequency = <54000000>;
				hactive = <1280>;
				vactive = <1024>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};

		};
	};

	lvds-channel@1 {
		reg = <1>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		crtc = "ipu2-di1";
		display-timings {
			native-mode = <&timing1>;
			timing6: seco_lvds1 {
				clock-frequency = <38000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <56>;
				hfront-porch = <50>;
				vback-porch = <20>;
				vfront-porch = <23>;
				hsync-len = <150>;
				vsync-len = <60>;
			};
		};
	};

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


