Sequential logic circuit below implemented in the SystemVerilog HDL:

![image](https://user-images.githubusercontent.com/73920832/152664222-a6fee27a-fb43-4508-b9ba-b15d8c110a68.png)

Then, an SV testbench is used to test the sequential logic circuit and display its operation on the GTKWave grapher:
