Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto d42ef402e29d44dd9f4c7ab49edd4258 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_add_4
Compiling module xil_defaultlib.PC4_add_imm
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.Jump_Address
Compiling module xil_defaultlib.MUX4to1_PCSrc
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX5_RegDst
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.sign_zero_extend
Compiling module xil_defaultlib.MUX32_ALUSrcA
Compiling module xil_defaultlib.MUX32_ALUSrcB
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.MUX32_DBDataSrc
Compiling module xil_defaultlib.single_cycle_CPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
