# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/VERILOG/aula18_clah/sim_carry_look_ahead/sim_carry_look_ahead.mdo}
# Loading project sim_carry_look_ahead
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:00:06 on May 05,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/VERILOG/aula18_clah" -work work D:/RTL_FPGA/VERILOG/aula18_clah/somador_carry_look_ahead_param.v 
# -- Compiling module carry_look_ahead_adder
# 
# Top level modules:
# 	carry_look_ahead_adder
# End time: 20:00:06 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:00:06 on May 05,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/VERILOG/aula18_clah" -work work D:/RTL_FPGA/VERILOG/aula18_clah/carry_look_ahead_adder_tf.v 
# -- Compiling module carry_look_ahead_adder_tb
# 
# Top level modules:
# 	carry_look_ahead_adder_tb
# End time: 20:00:06 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u carry_look_ahead_adder_tb 
# Start time: 20:00:07 on May 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.carry_look_ahead_adder_tb(fast)
# Loading work.carry_look_ahead_adder(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# Time=0 | A=00001111 B=00000001 Cin=0 | S=00010000 Cout=0
# Time=10000 | A=11110000 B=00001111 Cin=0 | S=11111111 Cout=0
# Time=20000 | A=10101010 B=01010101 Cin=1 | S=00000000 Cout=1
# Time=30000 | A=11111111 B=11111111 Cin=0 | S=11111110 Cout=1
# ** Note: $finish    : D:/RTL_FPGA/VERILOG/aula18_clah/carry_look_ahead_adder_tf.v(42)
#    Time: 40 ns  Iteration: 0  Instance: /carry_look_ahead_adder_tb
# 1
# Break in Module carry_look_ahead_adder_tb at D:/RTL_FPGA/VERILOG/aula18_clah/carry_look_ahead_adder_tf.v line 42
# Causality operation skipped due to absence of debug database file
# End time: 20:08:00 on May 05,2025, Elapsed time: 0:07:53
# Errors: 0, Warnings: 6
