/*
; RP2350_io_bank0.
; ================

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Generated using the .svd description	The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		RP2350_io_bank0 equates.
;
;   (c) 2025-2026, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-NorÃ©az           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#pragma	once

#include	<stdint.h>

// IO_BANK0 address definitions
// ----------------------------

typedef struct {
	volatile	uint32_t	GPIO0_STATUS;
	volatile	uint32_t	GPIO0_CTRL;
	volatile	uint32_t	GPIO1_STATUS;
	volatile	uint32_t	GPIO1_CTRL;
	volatile	uint32_t	GPIO2_STATUS;
	volatile	uint32_t	GPIO2_CTRL;
	volatile	uint32_t	GPIO3_STATUS;
	volatile	uint32_t	GPIO3_CTRL;
	volatile	uint32_t	GPIO4_STATUS;
	volatile	uint32_t	GPIO4_CTRL;
	volatile	uint32_t	GPIO5_STATUS;
	volatile	uint32_t	GPIO5_CTRL;
	volatile	uint32_t	GPIO6_STATUS;
	volatile	uint32_t	GPIO6_CTRL;
	volatile	uint32_t	GPIO7_STATUS;
	volatile	uint32_t	GPIO7_CTRL;
	volatile	uint32_t	GPIO8_STATUS;
	volatile	uint32_t	GPIO8_CTRL;
	volatile	uint32_t	GPIO9_STATUS;
	volatile	uint32_t	GPIO9_CTRL;
	volatile	uint32_t	GPIO10_STATUS;
	volatile	uint32_t	GPIO10_CTRL;
	volatile	uint32_t	GPIO11_STATUS;
	volatile	uint32_t	GPIO11_CTRL;
	volatile	uint32_t	GPIO12_STATUS;
	volatile	uint32_t	GPIO12_CTRL;
	volatile	uint32_t	GPIO13_STATUS;
	volatile	uint32_t	GPIO13_CTRL;
	volatile	uint32_t	GPIO14_STATUS;
	volatile	uint32_t	GPIO14_CTRL;
	volatile	uint32_t	GPIO15_STATUS;
	volatile	uint32_t	GPIO15_CTRL;
	volatile	uint32_t	GPIO16_STATUS;
	volatile	uint32_t	GPIO16_CTRL;
	volatile	uint32_t	GPIO17_STATUS;
	volatile	uint32_t	GPIO17_CTRL;
	volatile	uint32_t	GPIO18_STATUS;
	volatile	uint32_t	GPIO18_CTRL;
	volatile	uint32_t	GPIO19_STATUS;
	volatile	uint32_t	GPIO19_CTRL;
	volatile	uint32_t	GPIO20_STATUS;
	volatile	uint32_t	GPIO20_CTRL;
	volatile	uint32_t	GPIO21_STATUS;
	volatile	uint32_t	GPIO21_CTRL;
	volatile	uint32_t	GPIO22_STATUS;
	volatile	uint32_t	GPIO22_CTRL;
	volatile	uint32_t	GPIO23_STATUS;
	volatile	uint32_t	GPIO23_CTRL;
	volatile	uint32_t	GPIO24_STATUS;
	volatile	uint32_t	GPIO24_CTRL;
	volatile	uint32_t	GPIO25_STATUS;
	volatile	uint32_t	GPIO25_CTRL;
	volatile	uint32_t	GPIO26_STATUS;
	volatile	uint32_t	GPIO26_CTRL;
	volatile	uint32_t	GPIO27_STATUS;
	volatile	uint32_t	GPIO27_CTRL;
	volatile	uint32_t	GPIO28_STATUS;
	volatile	uint32_t	GPIO28_CTRL;
	volatile	uint32_t	GPIO29_STATUS;
	volatile	uint32_t	GPIO29_CTRL;
	volatile	uint32_t	GPIO30_STATUS;
	volatile	uint32_t	GPIO30_CTRL;
	volatile	uint32_t	GPIO31_STATUS;
	volatile	uint32_t	GPIO31_CTRL;
	volatile	uint32_t	GPIO32_STATUS;
	volatile	uint32_t	GPIO32_CTRL;
	volatile	uint32_t	GPIO33_STATUS;
	volatile	uint32_t	GPIO33_CTRL;
	volatile	uint32_t	GPIO34_STATUS;
	volatile	uint32_t	GPIO34_CTRL;
	volatile	uint32_t	GPIO35_STATUS;
	volatile	uint32_t	GPIO35_CTRL;
	volatile	uint32_t	GPIO36_STATUS;
	volatile	uint32_t	GPIO36_CTRL;
	volatile	uint32_t	GPIO37_STATUS;
	volatile	uint32_t	GPIO37_CTRL;
	volatile	uint32_t	GPIO38_STATUS;
	volatile	uint32_t	GPIO38_CTRL;
	volatile	uint32_t	GPIO39_STATUS;
	volatile	uint32_t	GPIO39_CTRL;
	volatile	uint32_t	GPIO40_STATUS;
	volatile	uint32_t	GPIO40_CTRL;
	volatile	uint32_t	GPIO41_STATUS;
	volatile	uint32_t	GPIO41_CTRL;
	volatile	uint32_t	GPIO42_STATUS;
	volatile	uint32_t	GPIO42_CTRL;
	volatile	uint32_t	GPIO43_STATUS;
	volatile	uint32_t	GPIO43_CTRL;
	volatile	uint32_t	GPIO44_STATUS;
	volatile	uint32_t	GPIO44_CTRL;
	volatile	uint32_t	GPIO45_STATUS;
	volatile	uint32_t	GPIO45_CTRL;
	volatile	uint32_t	GPIO46_STATUS;
	volatile	uint32_t	GPIO46_CTRL;
	volatile	uint32_t	GPIO47_STATUS;
	volatile	uint32_t	GPIO47_CTRL;
	volatile	uint32_t	RESERVED0[32];
	volatile	uint32_t	IRQSUMMARY_PROC0_SECURE0;
	volatile	uint32_t	IRQSUMMARY_PROC0_SECURE1;
	volatile	uint32_t	IRQSUMMARY_PROC0_NONSECURE0;
	volatile	uint32_t	IRQSUMMARY_PROC0_NONSECURE1;
	volatile	uint32_t	IRQSUMMARY_PROC1_SECURE0;
	volatile	uint32_t	IRQSUMMARY_PROC1_SECURE1;
	volatile	uint32_t	IRQSUMMARY_PROC1_NONSECURE0;
	volatile	uint32_t	IRQSUMMARY_PROC1_NONSECURE1;
	volatile	uint32_t	IRQSUMMARY_DORMANT_WAKE_SECURE0;
	volatile	uint32_t	IRQSUMMARY_DORMANT_WAKE_SECURE1;
	volatile	uint32_t	IRQSUMMARY_DORMANT_WAKE_NONSECURE0;
	volatile	uint32_t	IRQSUMMARY_DORMANT_WAKE_NONSECURE1;
	volatile	uint32_t	INTR0;
	volatile	uint32_t	INTR1;
	volatile	uint32_t	INTR2;
	volatile	uint32_t	INTR3;
	volatile	uint32_t	INTR4;
	volatile	uint32_t	INTR5;
	volatile	uint32_t	PROC0_INTE0;
	volatile	uint32_t	PROC0_INTE1;
	volatile	uint32_t	PROC0_INTE2;
	volatile	uint32_t	PROC0_INTE3;
	volatile	uint32_t	PROC0_INTE4;
	volatile	uint32_t	PROC0_INTE5;
	volatile	uint32_t	PROC0_INTF0;
	volatile	uint32_t	PROC0_INTF1;
	volatile	uint32_t	PROC0_INTF2;
	volatile	uint32_t	PROC0_INTF3;
	volatile	uint32_t	PROC0_INTF4;
	volatile	uint32_t	PROC0_INTF5;
	volatile	uint32_t	PROC0_INTS0;
	volatile	uint32_t	PROC0_INTS1;
	volatile	uint32_t	PROC0_INTS2;
	volatile	uint32_t	PROC0_INTS3;
	volatile	uint32_t	PROC0_INTS4;
	volatile	uint32_t	PROC0_INTS5;
	volatile	uint32_t	PROC1_INTE0;
	volatile	uint32_t	PROC1_INTE1;
	volatile	uint32_t	PROC1_INTE2;
	volatile	uint32_t	PROC1_INTE3;
	volatile	uint32_t	PROC1_INTE4;
	volatile	uint32_t	PROC1_INTE5;
	volatile	uint32_t	PROC1_INTF0;
	volatile	uint32_t	PROC1_INTF1;
	volatile	uint32_t	PROC1_INTF2;
	volatile	uint32_t	PROC1_INTF3;
	volatile	uint32_t	PROC1_INTF4;
	volatile	uint32_t	PROC1_INTF5;
	volatile	uint32_t	PROC1_INTS0;
	volatile	uint32_t	PROC1_INTS1;
	volatile	uint32_t	PROC1_INTS2;
	volatile	uint32_t	PROC1_INTS3;
	volatile	uint32_t	PROC1_INTS4;
	volatile	uint32_t	PROC1_INTS5;
	volatile	uint32_t	DORMANT_WAKE_INTE0;
	volatile	uint32_t	DORMANT_WAKE_INTE1;
	volatile	uint32_t	DORMANT_WAKE_INTE2;
	volatile	uint32_t	DORMANT_WAKE_INTE3;
	volatile	uint32_t	DORMANT_WAKE_INTE4;
	volatile	uint32_t	DORMANT_WAKE_INTE5;
	volatile	uint32_t	DORMANT_WAKE_INTF0;
	volatile	uint32_t	DORMANT_WAKE_INTF1;
	volatile	uint32_t	DORMANT_WAKE_INTF2;
	volatile	uint32_t	DORMANT_WAKE_INTF3;
	volatile	uint32_t	DORMANT_WAKE_INTF4;
	volatile	uint32_t	DORMANT_WAKE_INTF5;
	volatile	uint32_t	DORMANT_WAKE_INTS0;
	volatile	uint32_t	DORMANT_WAKE_INTS1;
	volatile	uint32_t	DORMANT_WAKE_INTS2;
	volatile	uint32_t	DORMANT_WAKE_INTS3;
	volatile	uint32_t	DORMANT_WAKE_INTS4;
	volatile	uint32_t	DORMANT_WAKE_INTS5;
} IO_BANK0_TypeDef;

#ifdef __cplusplus
#define	IO_BANK0_NS	reinterpret_cast<IO_BANK0_TypeDef *>(0x40028000u)
#define	IO_BANK0_S	reinterpret_cast<IO_BANK0_TypeDef *>(0x40028000u)
#else
#define	IO_BANK0_NS	((IO_BANK0_TypeDef *)0x40028000u)
#define	IO_BANK0_S	((IO_BANK0_TypeDef *)0x40028000u)
#endif

// GPIO0_STATUS Configuration

#define	IO_BANK0_GPIO0_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO0_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO0_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO0_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO0_CTRL Configuration

#define	IO_BANK0_GPIO0_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO0_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO0_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO0_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO0_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO0_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO0_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO0_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO0_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_JTAG_TCK						(0x0u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_SPI0_RX							(0x1u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_UART0_TX						(0x2u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_PWM_A_0							(0x4u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_SIOB_PROC_0						(0x5u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_PIO0_0							(0x6u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_PIO1_0							(0x7u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_PIO2_0							(0x8u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_XIP_SS_N_1						(0x9u<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO0_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO0_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO0_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO0_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO0_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO0_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO0_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO0_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO0_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO0_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO0_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO0_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO0_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO0_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO0_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO0_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO0_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO1_STATUS Configuration

#define	IO_BANK0_GPIO1_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO1_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO1_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO1_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO1_CTRL Configuration

#define	IO_BANK0_GPIO1_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO1_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO1_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO1_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO1_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO1_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO1_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO1_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO1_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_JTAG_TMS						(0x0u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_SPI0_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_UART0_RX						(0x2u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_PWM_B_0							(0x4u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_SIOB_PROC_1						(0x5u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_PIO0_1							(0x6u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_PIO1_1							(0x7u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_PIO2_1							(0x8u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_CORESIGHT_TRACECLK				(0x9u<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO1_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO1_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO1_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO1_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO1_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO1_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO1_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO1_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO1_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO1_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO1_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO1_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO1_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO1_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO1_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO1_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO1_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO2_STATUS Configuration

#define	IO_BANK0_GPIO2_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO2_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO2_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO2_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO2_CTRL Configuration

#define	IO_BANK0_GPIO2_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO2_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO2_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO2_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO2_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO2_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO2_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO2_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO2_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_JTAG_TDI						(0x0u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_SPI0_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_UART0_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_PWM_A_1							(0x4u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_SIOB_PROC_2						(0x5u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_PIO0_2							(0x6u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_PIO1_2							(0x7u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_PIO2_2							(0x8u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_CORESIGHT_TRACEDATA_0			(0x9u<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_UART0_TX						(0xBu<<0)
#define	IO_BANK0_GPIO2_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO2_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO2_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO2_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO2_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO2_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO2_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO2_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO2_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO2_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO2_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO2_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO2_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO2_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO2_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO2_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO2_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO3_STATUS Configuration

#define	IO_BANK0_GPIO3_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO3_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO3_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO3_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO3_CTRL Configuration

#define	IO_BANK0_GPIO3_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO3_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO3_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO3_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO3_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO3_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO3_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO3_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO3_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_JTAG_TDO						(0x0u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_SPI0_TX							(0x1u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_UART0_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_PWM_B_1							(0x4u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_SIOB_PROC_3						(0x5u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_PIO0_3							(0x6u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_PIO1_3							(0x7u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_PIO2_3							(0x8u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_CORESIGHT_TRACEDATA_1			(0x9u<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_UART0_RX						(0xBu<<0)
#define	IO_BANK0_GPIO3_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO3_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO3_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO3_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO3_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO3_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO3_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO3_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO3_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO3_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO3_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO3_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO3_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO3_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO3_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO3_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO3_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO4_STATUS Configuration

#define	IO_BANK0_GPIO4_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO4_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO4_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO4_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO4_CTRL Configuration

#define	IO_BANK0_GPIO4_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO4_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO4_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO4_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO4_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO4_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO4_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO4_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO4_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_SPI0_RX							(0x1u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_UART1_TX						(0x2u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_PWM_A_2							(0x4u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_SIOB_PROC_4						(0x5u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_PIO0_4							(0x6u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_PIO1_4							(0x7u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_PIO2_4							(0x8u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_CORESIGHT_TRACEDATA_2			(0x9u<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO4_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO4_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO4_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO4_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO4_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO4_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO4_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO4_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO4_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO4_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO4_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO4_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO4_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO4_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO4_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO4_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO4_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO5_STATUS Configuration

#define	IO_BANK0_GPIO5_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO5_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO5_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO5_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO5_CTRL Configuration

#define	IO_BANK0_GPIO5_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO5_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO5_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO5_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO5_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO5_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO5_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO5_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO5_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_SPI0_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_UART1_RX						(0x2u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_PWM_B_2							(0x4u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_SIOB_PROC_5						(0x5u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_PIO0_5							(0x6u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_PIO1_5							(0x7u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_PIO2_5							(0x8u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_CORESIGHT_TRACEDATA_3			(0x9u<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO5_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO5_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO5_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO5_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO5_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO5_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO5_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO5_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO5_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO5_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO5_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO5_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO5_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO5_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO5_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO5_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO5_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO6_STATUS Configuration

#define	IO_BANK0_GPIO6_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO6_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO6_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO6_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO6_CTRL Configuration

#define	IO_BANK0_GPIO6_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO6_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO6_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO6_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO6_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO6_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO6_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO6_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO6_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_SPI0_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_UART1_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_PWM_A_3							(0x4u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_SIOB_PROC_6						(0x5u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_PIO0_6							(0x6u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_PIO1_6							(0x7u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_PIO2_6							(0x8u<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_UART1_TX						(0xBu<<0)
#define	IO_BANK0_GPIO6_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO6_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO6_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO6_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO6_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO6_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO6_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO6_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO6_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO6_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO6_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO6_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO6_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO6_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO6_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO6_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO6_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO7_STATUS Configuration

#define	IO_BANK0_GPIO7_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO7_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO7_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO7_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO7_CTRL Configuration

#define	IO_BANK0_GPIO7_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO7_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO7_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO7_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO7_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO7_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO7_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO7_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO7_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_SPI0_TX							(0x1u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_UART1_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_PWM_B_3							(0x4u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_SIOB_PROC_7						(0x5u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_PIO0_7							(0x6u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_PIO1_7							(0x7u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_PIO2_7							(0x8u<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_UART1_RX						(0xBu<<0)
#define	IO_BANK0_GPIO7_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO7_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO7_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO7_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO7_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO7_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO7_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO7_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO7_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO7_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO7_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO7_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO7_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO7_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO7_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO7_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO7_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO8_STATUS Configuration

#define	IO_BANK0_GPIO8_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO8_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO8_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO8_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO8_CTRL Configuration

#define	IO_BANK0_GPIO8_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO8_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO8_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO8_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO8_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO8_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO8_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO8_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO8_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_SPI1_RX							(0x1u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_UART1_TX						(0x2u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_PWM_A_4							(0x4u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_SIOB_PROC_8						(0x5u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_PIO0_8							(0x6u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_PIO1_8							(0x7u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_PIO2_8							(0x8u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_XIP_SS_N_1						(0x9u<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO8_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO8_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO8_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO8_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO8_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO8_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO8_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO8_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO8_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO8_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO8_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO8_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO8_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO8_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO8_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO8_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO8_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO9_STATUS Configuration

#define	IO_BANK0_GPIO9_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO9_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO9_STATUS_INFROMPAD								(0x1u<<17)
#define	IO_BANK0_GPIO9_STATUS_IRQTOPROC								(0x1u<<26)

// GPIO9_CTRL Configuration

#define	IO_BANK0_GPIO9_CTRL_FUNCSEL									(0x1Fu<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO9_CTRL_OUTOVER									(0x3u<<12)
#define	IO_BANK0_GPIO9_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO9_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO9_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO9_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO9_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO9_CTRL_IRQOVER									(0x3u<<28)
#define	IO_BANK0_GPIO9_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_SPI1_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_UART1_RX						(0x2u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_PWM_B_4							(0x4u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_SIOB_PROC_9						(0x5u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_PIO0_9							(0x6u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_PIO1_9							(0x7u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_PIO2_9							(0x8u<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO9_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO9_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO9_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO9_CTRL_OUTOVER_LOW								(0x2u<<12)
#define	IO_BANK0_GPIO9_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO9_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO9_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO9_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO9_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO9_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO9_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO9_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO9_CTRL_INOVER_HIGH								(0x3u<<16)
#define	IO_BANK0_GPIO9_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO9_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO9_CTRL_IRQOVER_LOW								(0x2u<<28)
#define	IO_BANK0_GPIO9_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO10_STATUS Configuration

#define	IO_BANK0_GPIO10_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO10_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO10_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO10_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO10_CTRL Configuration

#define	IO_BANK0_GPIO10_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO10_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO10_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO10_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO10_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO10_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO10_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO10_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO10_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_SPI1_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_UART1_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_PWM_A_5						(0x4u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_SIOB_PROC_10					(0x5u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_PIO0_10						(0x6u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_PIO1_10						(0x7u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_PIO2_10						(0x8u<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_UART1_TX						(0xBu<<0)
#define	IO_BANK0_GPIO10_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO10_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO10_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO10_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO10_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO10_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO10_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO10_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO10_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO10_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO10_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO10_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO10_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO10_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO10_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO10_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO10_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO11_STATUS Configuration

#define	IO_BANK0_GPIO11_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO11_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO11_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO11_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO11_CTRL Configuration

#define	IO_BANK0_GPIO11_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO11_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO11_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO11_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO11_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO11_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO11_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO11_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO11_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_SPI1_TX						(0x1u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_UART1_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_PWM_B_5						(0x4u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_SIOB_PROC_11					(0x5u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_PIO0_11						(0x6u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_PIO1_11						(0x7u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_PIO2_11						(0x8u<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_UART1_RX						(0xBu<<0)
#define	IO_BANK0_GPIO11_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO11_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO11_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO11_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO11_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO11_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO11_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO11_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO11_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO11_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO11_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO11_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO11_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO11_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO11_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO11_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO11_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO12_STATUS Configuration

#define	IO_BANK0_GPIO12_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO12_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO12_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO12_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO12_CTRL Configuration

#define	IO_BANK0_GPIO12_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO12_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO12_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO12_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO12_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO12_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO12_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO12_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO12_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_HSTX_0							(0x0u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_SPI1_RX						(0x1u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_UART0_TX						(0x2u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_PWM_A_6						(0x4u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_SIOB_PROC_12					(0x5u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_PIO0_12						(0x6u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_PIO1_12						(0x7u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_PIO2_12						(0x8u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_CLOCKS_GPIN_0					(0x9u<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO12_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO12_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO12_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO12_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO12_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO12_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO12_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO12_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO12_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO12_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO12_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO12_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO12_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO12_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO12_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO12_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO12_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO13_STATUS Configuration

#define	IO_BANK0_GPIO13_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO13_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO13_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO13_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO13_CTRL Configuration

#define	IO_BANK0_GPIO13_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO13_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO13_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO13_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO13_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO13_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO13_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO13_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO13_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_HSTX_1							(0x0u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_SPI1_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_UART0_RX						(0x2u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_PWM_B_6						(0x4u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_SIOB_PROC_13					(0x5u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_PIO0_13						(0x6u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_PIO1_13						(0x7u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_PIO2_13						(0x8u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_CLOCKS_GPOUT_0					(0x9u<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO13_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO13_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO13_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO13_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO13_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO13_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO13_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO13_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO13_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO13_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO13_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO13_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO13_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO13_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO13_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO13_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO13_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO14_STATUS Configuration

#define	IO_BANK0_GPIO14_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO14_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO14_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO14_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO14_CTRL Configuration

#define	IO_BANK0_GPIO14_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO14_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO14_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO14_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO14_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO14_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO14_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO14_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO14_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_HSTX_2							(0x0u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_SPI1_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_UART0_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_PWM_A_7						(0x4u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_SIOB_PROC_14					(0x5u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_PIO0_14						(0x6u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_PIO1_14						(0x7u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_PIO2_14						(0x8u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_CLOCKS_GPIN_1					(0x9u<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_UART0_TX						(0xBu<<0)
#define	IO_BANK0_GPIO14_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO14_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO14_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO14_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO14_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO14_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO14_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO14_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO14_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO14_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO14_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO14_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO14_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO14_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO14_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO14_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO14_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO15_STATUS Configuration

#define	IO_BANK0_GPIO15_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO15_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO15_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO15_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO15_CTRL Configuration

#define	IO_BANK0_GPIO15_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO15_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO15_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO15_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO15_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO15_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO15_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO15_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO15_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_HSTX_3							(0x0u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_SPI1_TX						(0x1u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_UART0_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_PWM_B_7						(0x4u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_SIOB_PROC_15					(0x5u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_PIO0_15						(0x6u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_PIO1_15						(0x7u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_PIO2_15						(0x8u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_CLOCKS_GPOUT_1					(0x9u<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_UART0_RX						(0xBu<<0)
#define	IO_BANK0_GPIO15_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO15_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO15_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO15_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO15_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO15_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO15_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO15_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO15_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO15_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO15_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO15_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO15_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO15_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO15_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO15_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO15_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO16_STATUS Configuration

#define	IO_BANK0_GPIO16_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO16_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO16_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO16_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO16_CTRL Configuration

#define	IO_BANK0_GPIO16_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO16_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO16_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO16_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO16_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO16_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO16_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO16_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO16_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_HSTX_4							(0x0u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_SPI0_RX						(0x1u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_UART0_TX						(0x2u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_PWM_A_0						(0x4u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_SIOB_PROC_16					(0x5u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_PIO0_16						(0x6u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_PIO1_16						(0x7u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_PIO2_16						(0x8u<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO16_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO16_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO16_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO16_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO16_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO16_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO16_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO16_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO16_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO16_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO16_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO16_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO16_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO16_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO16_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO16_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO16_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO17_STATUS Configuration

#define	IO_BANK0_GPIO17_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO17_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO17_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO17_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO17_CTRL Configuration

#define	IO_BANK0_GPIO17_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO17_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO17_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO17_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO17_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO17_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO17_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO17_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO17_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_HSTX_5							(0x0u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_SPI0_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_UART0_RX						(0x2u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_PWM_B_0						(0x4u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_SIOB_PROC_17					(0x5u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_PIO0_17						(0x6u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_PIO1_17						(0x7u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_PIO2_17						(0x8u<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO17_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO17_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO17_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO17_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO17_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO17_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO17_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO17_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO17_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO17_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO17_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO17_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO17_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO17_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO17_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO17_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO17_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO18_STATUS Configuration

#define	IO_BANK0_GPIO18_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO18_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO18_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO18_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO18_CTRL Configuration

#define	IO_BANK0_GPIO18_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO18_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO18_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO18_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO18_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO18_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO18_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO18_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO18_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_HSTX_6							(0x0u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_SPI0_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_UART0_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_PWM_A_1						(0x4u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_SIOB_PROC_18					(0x5u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_PIO0_18						(0x6u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_PIO1_18						(0x7u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_PIO2_18						(0x8u<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_UART0_TX						(0xBu<<0)
#define	IO_BANK0_GPIO18_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO18_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO18_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO18_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO18_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO18_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO18_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO18_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO18_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO18_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO18_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO18_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO18_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO18_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO18_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO18_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO18_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO19_STATUS Configuration

#define	IO_BANK0_GPIO19_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO19_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO19_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO19_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO19_CTRL Configuration

#define	IO_BANK0_GPIO19_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO19_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO19_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO19_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO19_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO19_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO19_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO19_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO19_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_HSTX_7							(0x0u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_SPI0_TX						(0x1u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_UART0_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_PWM_B_1						(0x4u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_SIOB_PROC_19					(0x5u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_PIO0_19						(0x6u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_PIO1_19						(0x7u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_PIO2_19						(0x8u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_XIP_SS_N_1						(0x9u<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_UART0_RX						(0xBu<<0)
#define	IO_BANK0_GPIO19_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO19_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO19_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO19_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO19_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO19_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO19_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO19_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO19_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO19_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO19_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO19_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO19_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO19_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO19_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO19_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO19_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO20_STATUS Configuration

#define	IO_BANK0_GPIO20_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO20_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO20_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO20_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO20_CTRL Configuration

#define	IO_BANK0_GPIO20_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO20_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO20_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO20_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO20_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO20_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO20_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO20_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO20_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_SPI0_RX						(0x1u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_UART1_TX						(0x2u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_PWM_A_2						(0x4u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_SIOB_PROC_20					(0x5u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_PIO0_20						(0x6u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_PIO1_20						(0x7u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_PIO2_20						(0x8u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_CLOCKS_GPIN_0					(0x9u<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO20_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO20_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO20_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO20_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO20_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO20_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO20_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO20_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO20_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO20_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO20_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO20_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO20_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO20_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO20_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO20_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO20_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO21_STATUS Configuration

#define	IO_BANK0_GPIO21_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO21_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO21_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO21_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO21_CTRL Configuration

#define	IO_BANK0_GPIO21_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO21_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO21_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO21_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO21_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO21_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO21_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO21_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO21_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_SPI0_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_UART1_RX						(0x2u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_PWM_B_2						(0x4u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_SIOB_PROC_21					(0x5u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_PIO0_21						(0x6u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_PIO1_21						(0x7u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_PIO2_21						(0x8u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_CLOCKS_GPOUT_0					(0x9u<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO21_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO21_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO21_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO21_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO21_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO21_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO21_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO21_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO21_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO21_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO21_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO21_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO21_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO21_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO21_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO21_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO21_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO22_STATUS Configuration

#define	IO_BANK0_GPIO22_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO22_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO22_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO22_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO22_CTRL Configuration

#define	IO_BANK0_GPIO22_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO22_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO22_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO22_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO22_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO22_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO22_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO22_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO22_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_SPI0_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_UART1_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_PWM_A_3						(0x4u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_SIOB_PROC_22					(0x5u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_PIO0_22						(0x6u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_PIO1_22						(0x7u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_PIO2_22						(0x8u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_CLOCKS_GPIN_1					(0x9u<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_UART1_TX						(0xBu<<0)
#define	IO_BANK0_GPIO22_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO22_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO22_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO22_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO22_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO22_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO22_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO22_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO22_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO22_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO22_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO22_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO22_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO22_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO22_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO22_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO22_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO23_STATUS Configuration

#define	IO_BANK0_GPIO23_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO23_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO23_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO23_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO23_CTRL Configuration

#define	IO_BANK0_GPIO23_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO23_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO23_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO23_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO23_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO23_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO23_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO23_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO23_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_SPI0_TX						(0x1u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_UART1_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_PWM_B_3						(0x4u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_SIOB_PROC_23					(0x5u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_PIO0_23						(0x6u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_PIO1_23						(0x7u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_PIO2_23						(0x8u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_CLOCKS_GPOUT_1					(0x9u<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_UART1_RX						(0xBu<<0)
#define	IO_BANK0_GPIO23_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO23_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO23_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO23_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO23_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO23_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO23_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO23_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO23_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO23_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO23_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO23_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO23_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO23_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO23_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO23_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO23_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO24_STATUS Configuration

#define	IO_BANK0_GPIO24_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO24_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO24_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO24_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO24_CTRL Configuration

#define	IO_BANK0_GPIO24_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO24_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO24_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO24_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO24_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO24_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO24_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO24_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO24_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_SPI1_RX						(0x1u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_UART1_TX						(0x2u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_PWM_A_4						(0x4u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_SIOB_PROC_24					(0x5u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_PIO0_24						(0x6u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_PIO1_24						(0x7u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_PIO2_24						(0x8u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_CLOCKS_GPOUT_2					(0x9u<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO24_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO24_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO24_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO24_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO24_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO24_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO24_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO24_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO24_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO24_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO24_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO24_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO24_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO24_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO24_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO24_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO24_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO25_STATUS Configuration

#define	IO_BANK0_GPIO25_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO25_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO25_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO25_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO25_CTRL Configuration

#define	IO_BANK0_GPIO25_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO25_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO25_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO25_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO25_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO25_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO25_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO25_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO25_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_SPI1_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_UART1_RX						(0x2u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_PWM_B_4						(0x4u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_SIOB_PROC_25					(0x5u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_PIO0_25						(0x6u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_PIO1_25						(0x7u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_PIO2_25						(0x8u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_CLOCKS_GPOUT_3					(0x9u<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO25_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO25_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO25_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO25_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO25_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO25_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO25_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO25_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO25_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO25_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO25_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO25_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO25_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO25_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO25_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO25_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO25_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO26_STATUS Configuration

#define	IO_BANK0_GPIO26_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO26_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO26_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO26_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO26_CTRL Configuration

#define	IO_BANK0_GPIO26_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO26_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO26_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO26_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO26_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO26_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO26_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO26_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO26_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_SPI1_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_UART1_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_PWM_A_5						(0x4u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_SIOB_PROC_26					(0x5u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_PIO0_26						(0x6u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_PIO1_26						(0x7u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_PIO2_26						(0x8u<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_UART1_TX						(0xBu<<0)
#define	IO_BANK0_GPIO26_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO26_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO26_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO26_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO26_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO26_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO26_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO26_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO26_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO26_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO26_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO26_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO26_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO26_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO26_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO26_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO26_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO27_STATUS Configuration

#define	IO_BANK0_GPIO27_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO27_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO27_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO27_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO27_CTRL Configuration

#define	IO_BANK0_GPIO27_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO27_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO27_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO27_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO27_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO27_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO27_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO27_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO27_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_SPI1_TX						(0x1u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_UART1_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_PWM_B_5						(0x4u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_SIOB_PROC_27					(0x5u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_PIO0_27						(0x6u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_PIO1_27						(0x7u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_PIO2_27						(0x8u<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_UART1_RX						(0xBu<<0)
#define	IO_BANK0_GPIO27_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO27_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO27_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO27_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO27_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO27_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO27_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO27_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO27_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO27_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO27_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO27_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO27_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO27_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO27_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO27_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO27_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO28_STATUS Configuration

#define	IO_BANK0_GPIO28_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO28_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO28_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO28_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO28_CTRL Configuration

#define	IO_BANK0_GPIO28_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO28_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO28_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO28_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO28_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO28_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO28_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO28_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO28_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_SPI1_RX						(0x1u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_UART0_TX						(0x2u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_PWM_A_6						(0x4u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_SIOB_PROC_28					(0x5u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_PIO0_28						(0x6u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_PIO1_28						(0x7u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_PIO2_28						(0x8u<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO28_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO28_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO28_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO28_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO28_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO28_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO28_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO28_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO28_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO28_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO28_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO28_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO28_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO28_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO28_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO28_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO28_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO29_STATUS Configuration

#define	IO_BANK0_GPIO29_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO29_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO29_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO29_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO29_CTRL Configuration

#define	IO_BANK0_GPIO29_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO29_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO29_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO29_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO29_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO29_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO29_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO29_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO29_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_SPI1_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_UART0_RX						(0x2u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_PWM_B_6						(0x4u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_SIOB_PROC_29					(0x5u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_PIO0_29						(0x6u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_PIO1_29						(0x7u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_PIO2_29						(0x8u<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO29_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO29_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO29_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO29_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO29_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO29_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO29_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO29_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO29_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO29_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO29_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO29_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO29_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO29_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO29_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO29_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO29_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO30_STATUS Configuration

#define	IO_BANK0_GPIO30_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO30_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO30_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO30_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO30_CTRL Configuration

#define	IO_BANK0_GPIO30_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO30_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO30_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO30_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO30_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO30_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO30_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO30_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO30_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_SPI1_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_UART0_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_PWM_A_7						(0x4u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_SIOB_PROC_30					(0x5u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_PIO0_30						(0x6u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_PIO1_30						(0x7u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_PIO2_30						(0x8u<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_UART0_TX						(0xBu<<0)
#define	IO_BANK0_GPIO30_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO30_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO30_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO30_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO30_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO30_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO30_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO30_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO30_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO30_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO30_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO30_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO30_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO30_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO30_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO30_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO30_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO31_STATUS Configuration

#define	IO_BANK0_GPIO31_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO31_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO31_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO31_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO31_CTRL Configuration

#define	IO_BANK0_GPIO31_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO31_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO31_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO31_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO31_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO31_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO31_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO31_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO31_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_SPI1_TX						(0x1u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_UART0_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_PWM_B_7						(0x4u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_SIOB_PROC_31					(0x5u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_PIO0_31						(0x6u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_PIO1_31						(0x7u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_PIO2_31						(0x8u<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_UART0_RX						(0xBu<<0)
#define	IO_BANK0_GPIO31_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO31_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO31_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO31_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO31_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO31_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO31_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO31_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO31_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO31_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO31_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO31_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO31_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO31_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO31_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO31_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO31_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO32_STATUS Configuration

#define	IO_BANK0_GPIO32_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO32_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO32_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO32_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO32_CTRL Configuration

#define	IO_BANK0_GPIO32_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO32_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO32_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO32_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO32_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO32_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO32_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO32_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO32_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_SPI0_RX						(0x1u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_UART0_TX						(0x2u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_PWM_A_8						(0x4u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_SIOB_PROC_32					(0x5u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_PIO0_32						(0x6u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_PIO1_32						(0x7u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_PIO2_32						(0x8u<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO32_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO32_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO32_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO32_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO32_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO32_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO32_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO32_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO32_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO32_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO32_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO32_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO32_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO32_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO32_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO32_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO32_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO33_STATUS Configuration

#define	IO_BANK0_GPIO33_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO33_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO33_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO33_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO33_CTRL Configuration

#define	IO_BANK0_GPIO33_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO33_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO33_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO33_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO33_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO33_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO33_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO33_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO33_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_SPI0_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_UART0_RX						(0x2u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_PWM_B_8						(0x4u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_SIOB_PROC_33					(0x5u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_PIO0_33						(0x6u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_PIO1_33						(0x7u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_PIO2_33						(0x8u<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO33_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO33_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO33_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO33_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO33_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO33_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO33_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO33_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO33_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO33_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO33_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO33_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO33_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO33_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO33_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO33_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO33_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO34_STATUS Configuration

#define	IO_BANK0_GPIO34_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO34_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO34_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO34_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO34_CTRL Configuration

#define	IO_BANK0_GPIO34_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO34_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO34_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO34_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO34_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO34_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO34_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO34_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO34_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_SPI0_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_UART0_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_PWM_A_9						(0x4u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_SIOB_PROC_34					(0x5u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_PIO0_34						(0x6u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_PIO1_34						(0x7u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_PIO2_34						(0x8u<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_UART0_TX						(0xBu<<0)
#define	IO_BANK0_GPIO34_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO34_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO34_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO34_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO34_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO34_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO34_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO34_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO34_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO34_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO34_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO34_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO34_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO34_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO34_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO34_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO34_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO35_STATUS Configuration

#define	IO_BANK0_GPIO35_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO35_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO35_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO35_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO35_CTRL Configuration

#define	IO_BANK0_GPIO35_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO35_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO35_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO35_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO35_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO35_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO35_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO35_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO35_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_SPI0_TX						(0x1u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_UART0_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_PWM_B_9						(0x4u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_SIOB_PROC_35					(0x5u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_PIO0_35						(0x6u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_PIO1_35						(0x7u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_PIO2_35						(0x8u<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_UART0_RX						(0xBu<<0)
#define	IO_BANK0_GPIO35_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO35_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO35_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO35_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO35_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO35_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO35_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO35_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO35_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO35_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO35_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO35_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO35_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO35_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO35_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO35_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO35_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO36_STATUS Configuration

#define	IO_BANK0_GPIO36_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO36_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO36_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO36_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO36_CTRL Configuration

#define	IO_BANK0_GPIO36_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO36_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO36_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO36_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO36_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO36_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO36_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO36_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO36_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_SPI0_RX						(0x1u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_UART1_TX						(0x2u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_PWM_A_10						(0x4u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_SIOB_PROC_36					(0x5u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_PIO0_36						(0x6u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_PIO1_36						(0x7u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_PIO2_36						(0x8u<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO36_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO36_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO36_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO36_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO36_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO36_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO36_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO36_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO36_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO36_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO36_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO36_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO36_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO36_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO36_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO36_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO36_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO37_STATUS Configuration

#define	IO_BANK0_GPIO37_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO37_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO37_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO37_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO37_CTRL Configuration

#define	IO_BANK0_GPIO37_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO37_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO37_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO37_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO37_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO37_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO37_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO37_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO37_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_SPI0_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_UART1_RX						(0x2u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_PWM_B_10						(0x4u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_SIOB_PROC_37					(0x5u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_PIO0_37						(0x6u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_PIO1_37						(0x7u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_PIO2_37						(0x8u<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO37_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO37_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO37_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO37_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO37_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO37_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO37_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO37_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO37_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO37_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO37_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO37_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO37_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO37_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO37_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO37_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO37_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO38_STATUS Configuration

#define	IO_BANK0_GPIO38_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO38_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO38_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO38_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO38_CTRL Configuration

#define	IO_BANK0_GPIO38_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO38_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO38_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO38_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO38_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO38_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO38_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO38_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO38_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_SPI0_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_UART1_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_PWM_A_11						(0x4u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_SIOB_PROC_38					(0x5u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_PIO0_38						(0x6u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_PIO1_38						(0x7u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_PIO2_38						(0x8u<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_UART1_TX						(0xBu<<0)
#define	IO_BANK0_GPIO38_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO38_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO38_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO38_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO38_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO38_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO38_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO38_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO38_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO38_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO38_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO38_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO38_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO38_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO38_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO38_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO38_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO39_STATUS Configuration

#define	IO_BANK0_GPIO39_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO39_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO39_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO39_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO39_CTRL Configuration

#define	IO_BANK0_GPIO39_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO39_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO39_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO39_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO39_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO39_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO39_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO39_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO39_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_SPI0_TX						(0x1u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_UART1_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_PWM_B_11						(0x4u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_SIOB_PROC_39					(0x5u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_PIO0_39						(0x6u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_PIO1_39						(0x7u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_PIO2_39						(0x8u<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_UART1_RX						(0xBu<<0)
#define	IO_BANK0_GPIO39_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO39_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO39_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO39_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO39_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO39_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO39_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO39_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO39_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO39_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO39_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO39_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO39_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO39_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO39_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO39_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO39_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO40_STATUS Configuration

#define	IO_BANK0_GPIO40_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO40_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO40_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO40_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO40_CTRL Configuration

#define	IO_BANK0_GPIO40_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO40_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO40_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO40_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO40_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO40_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO40_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO40_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO40_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_SPI1_RX						(0x1u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_UART1_TX						(0x2u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_PWM_A_8						(0x4u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_SIOB_PROC_40					(0x5u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_PIO0_40						(0x6u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_PIO1_40						(0x7u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_PIO2_40						(0x8u<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO40_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO40_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO40_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO40_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO40_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO40_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO40_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO40_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO40_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO40_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO40_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO40_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO40_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO40_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO40_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO40_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO40_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO41_STATUS Configuration

#define	IO_BANK0_GPIO41_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO41_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO41_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO41_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO41_CTRL Configuration

#define	IO_BANK0_GPIO41_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO41_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO41_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO41_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO41_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO41_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO41_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO41_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO41_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_SPI1_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_UART1_RX						(0x2u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_PWM_B_8						(0x4u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_SIOB_PROC_41					(0x5u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_PIO0_41						(0x6u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_PIO1_41						(0x7u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_PIO2_41						(0x8u<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO41_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO41_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO41_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO41_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO41_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO41_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO41_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO41_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO41_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO41_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO41_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO41_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO41_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO41_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO41_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO41_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO41_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO42_STATUS Configuration

#define	IO_BANK0_GPIO42_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO42_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO42_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO42_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO42_CTRL Configuration

#define	IO_BANK0_GPIO42_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO42_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO42_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO42_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO42_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO42_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO42_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO42_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO42_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_SPI1_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_UART1_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_PWM_A_9						(0x4u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_SIOB_PROC_42					(0x5u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_PIO0_42						(0x6u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_PIO1_42						(0x7u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_PIO2_42						(0x8u<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_UART1_TX						(0xBu<<0)
#define	IO_BANK0_GPIO42_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO42_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO42_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO42_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO42_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO42_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO42_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO42_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO42_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO42_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO42_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO42_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO42_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO42_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO42_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO42_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO42_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO43_STATUS Configuration

#define	IO_BANK0_GPIO43_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO43_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO43_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO43_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO43_CTRL Configuration

#define	IO_BANK0_GPIO43_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO43_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO43_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO43_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO43_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO43_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO43_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO43_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO43_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_SPI1_TX						(0x1u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_UART1_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_PWM_B_9						(0x4u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_SIOB_PROC_43					(0x5u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_PIO0_43						(0x6u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_PIO1_43						(0x7u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_PIO2_43						(0x8u<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_UART1_RX						(0xBu<<0)
#define	IO_BANK0_GPIO43_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO43_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO43_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO43_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO43_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO43_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO43_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO43_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO43_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO43_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO43_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO43_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO43_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO43_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO43_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO43_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO43_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO44_STATUS Configuration

#define	IO_BANK0_GPIO44_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO44_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO44_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO44_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO44_CTRL Configuration

#define	IO_BANK0_GPIO44_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO44_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO44_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO44_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO44_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO44_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO44_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO44_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO44_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_SPI1_RX						(0x1u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_UART0_TX						(0x2u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_I2C0_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_PWM_A_10						(0x4u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_SIOB_PROC_44					(0x5u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_PIO0_44						(0x6u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_PIO1_44						(0x7u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_PIO2_44						(0x8u<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO44_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO44_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO44_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO44_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO44_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO44_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO44_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO44_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO44_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO44_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO44_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO44_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO44_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO44_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO44_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO44_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO44_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO45_STATUS Configuration

#define	IO_BANK0_GPIO45_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO45_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO45_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO45_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO45_CTRL Configuration

#define	IO_BANK0_GPIO45_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO45_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO45_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO45_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO45_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO45_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO45_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO45_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO45_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_SPI1_SS_N						(0x1u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_UART0_RX						(0x2u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_I2C0_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_PWM_B_10						(0x4u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_SIOB_PROC_45					(0x5u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_PIO0_45						(0x6u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_PIO1_45						(0x7u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_PIO2_45						(0x8u<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_USB_MUXING_OVERCURR_DETECT		(0xAu<<0)
#define	IO_BANK0_GPIO45_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO45_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO45_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO45_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO45_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO45_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO45_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO45_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO45_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO45_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO45_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO45_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO45_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO45_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO45_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO45_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO45_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO46_STATUS Configuration

#define	IO_BANK0_GPIO46_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO46_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO46_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO46_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO46_CTRL Configuration

#define	IO_BANK0_GPIO46_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO46_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO46_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO46_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO46_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO46_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO46_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO46_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO46_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_SPI1_SCLK						(0x1u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_UART0_CTS						(0x2u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_I2C1_SDA						(0x3u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_PWM_A_11						(0x4u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_SIOB_PROC_46					(0x5u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_PIO0_46						(0x6u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_PIO1_46						(0x7u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_PIO2_46						(0x8u<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_USB_MUXING_VBUS_DETECT			(0xAu<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_UART0_TX						(0xBu<<0)
#define	IO_BANK0_GPIO46_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO46_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO46_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO46_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO46_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO46_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO46_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO46_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO46_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO46_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO46_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO46_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO46_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO46_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO46_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO46_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO46_CTRL_IRQOVER_HIGH							(0x3u<<28)

// GPIO47_STATUS Configuration

#define	IO_BANK0_GPIO47_STATUS_OUTTOPAD								(0x1u<<9)
#define	IO_BANK0_GPIO47_STATUS_OETOPAD								(0x1u<<13)
#define	IO_BANK0_GPIO47_STATUS_INFROMPAD							(0x1u<<17)
#define	IO_BANK0_GPIO47_STATUS_IRQTOPROC							(0x1u<<26)

// GPIO47_CTRL Configuration

#define	IO_BANK0_GPIO47_CTRL_FUNCSEL								(0x1Fu<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_0								(0x1u<<0)
#define	IO_BANK0_GPIO47_CTRL_OUTOVER								(0x3u<<12)
#define	IO_BANK0_GPIO47_CTRL_OUTOVER_0								(0x1u<<12)
#define	IO_BANK0_GPIO47_CTRL_OEOVER									(0x3u<<14)
#define	IO_BANK0_GPIO47_CTRL_OEOVER_0								(0x1u<<14)
#define	IO_BANK0_GPIO47_CTRL_INOVER									(0x3u<<16)
#define	IO_BANK0_GPIO47_CTRL_INOVER_0								(0x1u<<16)
#define	IO_BANK0_GPIO47_CTRL_IRQOVER								(0x3u<<28)
#define	IO_BANK0_GPIO47_CTRL_IRQOVER_0								(0x1u<<28)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_SPI1_TX						(0x1u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_UART0_RTS						(0x2u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_I2C1_SCL						(0x3u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_PWM_B_11						(0x4u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_SIOB_PROC_47					(0x5u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_PIO0_47						(0x6u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_PIO1_47						(0x7u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_PIO2_47						(0x8u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_XIP_SS_N_1						(0x9u<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_USB_MUXING_VBUS_EN				(0xAu<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_UART0_RX						(0xBu<<0)
#define	IO_BANK0_GPIO47_CTRL_FUNCSEL_NULL							(0x1Fu<<0)
#define	IO_BANK0_GPIO47_CTRL_OUTOVER_NORMAL							(0x0u<<12)
#define	IO_BANK0_GPIO47_CTRL_OUTOVER_INVERT							(0x1u<<12)
#define	IO_BANK0_GPIO47_CTRL_OUTOVER_LOW							(0x2u<<12)
#define	IO_BANK0_GPIO47_CTRL_OUTOVER_HIGH							(0x3u<<12)
#define	IO_BANK0_GPIO47_CTRL_OEOVER_NORMAL							(0x0u<<14)
#define	IO_BANK0_GPIO47_CTRL_OEOVER_INVERT							(0x1u<<14)
#define	IO_BANK0_GPIO47_CTRL_OEOVER_DISABLE							(0x2u<<14)
#define	IO_BANK0_GPIO47_CTRL_OEOVER_ENABLE							(0x3u<<14)
#define	IO_BANK0_GPIO47_CTRL_INOVER_NORMAL							(0x0u<<16)
#define	IO_BANK0_GPIO47_CTRL_INOVER_INVERT							(0x1u<<16)
#define	IO_BANK0_GPIO47_CTRL_INOVER_LOW								(0x2u<<16)
#define	IO_BANK0_GPIO47_CTRL_INOVER_HIGH							(0x3u<<16)
#define	IO_BANK0_GPIO47_CTRL_IRQOVER_NORMAL							(0x0u<<28)
#define	IO_BANK0_GPIO47_CTRL_IRQOVER_INVERT							(0x1u<<28)
#define	IO_BANK0_GPIO47_CTRL_IRQOVER_LOW							(0x2u<<28)
#define	IO_BANK0_GPIO47_CTRL_IRQOVER_HIGH							(0x3u<<28)

// IRQSUMMARY_PROC0_SECURE0 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO0						(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO1						(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO2						(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO3						(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO4						(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO5						(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO6						(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO7						(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO8						(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO9						(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO10					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO11					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO12					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO13					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO14					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO15					(0x1u<<15)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO16					(0x1u<<16)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO17					(0x1u<<17)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO18					(0x1u<<18)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO19					(0x1u<<19)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO20					(0x1u<<20)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO21					(0x1u<<21)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO22					(0x1u<<22)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO23					(0x1u<<23)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO24					(0x1u<<24)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO25					(0x1u<<25)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO26					(0x1u<<26)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO27					(0x1u<<27)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO28					(0x1u<<28)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO29					(0x1u<<29)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO30					(0x1u<<30)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE0_GPIO31					(0x1u<<31)

// IRQSUMMARY_PROC0_SECURE1 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO32					(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO33					(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO34					(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO35					(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO36					(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO37					(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO38					(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO39					(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO40					(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO41					(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO42					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO43					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO44					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO45					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO46					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC0_SECURE1_GPIO47					(0x1u<<15)

// IRQSUMMARY_PROC0_NONSECURE0 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO0					(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO1					(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO2					(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO3					(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO4					(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO5					(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO6					(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO7					(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO8					(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO9					(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO10					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO11					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO12					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO13					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO14					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO15					(0x1u<<15)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO16					(0x1u<<16)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO17					(0x1u<<17)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO18					(0x1u<<18)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO19					(0x1u<<19)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO20					(0x1u<<20)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO21					(0x1u<<21)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO22					(0x1u<<22)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO23					(0x1u<<23)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO24					(0x1u<<24)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO25					(0x1u<<25)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO26					(0x1u<<26)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO27					(0x1u<<27)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO28					(0x1u<<28)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO29					(0x1u<<29)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO30					(0x1u<<30)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE0_GPIO31					(0x1u<<31)

// IRQSUMMARY_PROC0_NONSECURE1 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO32					(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO33					(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO34					(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO35					(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO36					(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO37					(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO38					(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO39					(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO40					(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO41					(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO42					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO43					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO44					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO45					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO46					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC0_NONSECURE1_GPIO47					(0x1u<<15)

// IRQSUMMARY_PROC1_SECURE0 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO0						(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO1						(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO2						(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO3						(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO4						(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO5						(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO6						(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO7						(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO8						(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO9						(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO10					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO11					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO12					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO13					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO14					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO15					(0x1u<<15)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO16					(0x1u<<16)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO17					(0x1u<<17)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO18					(0x1u<<18)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO19					(0x1u<<19)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO20					(0x1u<<20)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO21					(0x1u<<21)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO22					(0x1u<<22)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO23					(0x1u<<23)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO24					(0x1u<<24)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO25					(0x1u<<25)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO26					(0x1u<<26)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO27					(0x1u<<27)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO28					(0x1u<<28)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO29					(0x1u<<29)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO30					(0x1u<<30)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE0_GPIO31					(0x1u<<31)

// IRQSUMMARY_PROC1_SECURE1 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO32					(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO33					(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO34					(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO35					(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO36					(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO37					(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO38					(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO39					(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO40					(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO41					(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO42					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO43					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO44					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO45					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO46					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC1_SECURE1_GPIO47					(0x1u<<15)

// IRQSUMMARY_PROC1_NONSECURE0 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO0					(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO1					(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO2					(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO3					(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO4					(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO5					(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO6					(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO7					(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO8					(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO9					(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO10					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO11					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO12					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO13					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO14					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO15					(0x1u<<15)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO16					(0x1u<<16)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO17					(0x1u<<17)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO18					(0x1u<<18)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO19					(0x1u<<19)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO20					(0x1u<<20)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO21					(0x1u<<21)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO22					(0x1u<<22)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO23					(0x1u<<23)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO24					(0x1u<<24)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO25					(0x1u<<25)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO26					(0x1u<<26)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO27					(0x1u<<27)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO28					(0x1u<<28)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO29					(0x1u<<29)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO30					(0x1u<<30)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE0_GPIO31					(0x1u<<31)

// IRQSUMMARY_PROC1_NONSECURE1 Configuration

#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO32					(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO33					(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO34					(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO35					(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO36					(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO37					(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO38					(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO39					(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO40					(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO41					(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO42					(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO43					(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO44					(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO45					(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO46					(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_PROC1_NONSECURE1_GPIO47					(0x1u<<15)

// IRQSUMMARY_DORMANT_WAKE_SECURE0 Configuration

#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO0				(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO1				(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO2				(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO3				(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO4				(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO5				(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO6				(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO7				(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO8				(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO9				(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO10				(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO11				(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO12				(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO13				(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO14				(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO15				(0x1u<<15)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO16				(0x1u<<16)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO17				(0x1u<<17)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO18				(0x1u<<18)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO19				(0x1u<<19)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO20				(0x1u<<20)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO21				(0x1u<<21)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO22				(0x1u<<22)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO23				(0x1u<<23)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO24				(0x1u<<24)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO25				(0x1u<<25)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO26				(0x1u<<26)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO27				(0x1u<<27)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO28				(0x1u<<28)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO29				(0x1u<<29)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO30				(0x1u<<30)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE0_GPIO31				(0x1u<<31)

// IRQSUMMARY_DORMANT_WAKE_SECURE1 Configuration

#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO32				(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO33				(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO34				(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO35				(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO36				(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO37				(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO38				(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO39				(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO40				(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO41				(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO42				(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO43				(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO44				(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO45				(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO46				(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_SECURE1_GPIO47				(0x1u<<15)

// IRQSUMMARY_DORMANT_WAKE_NONSECURE0 Configuration

#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO0			(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO1			(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO2			(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO3			(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO4			(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO5			(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO6			(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO7			(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO8			(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO9			(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO10			(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO11			(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO12			(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO13			(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO14			(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO15			(0x1u<<15)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO16			(0x1u<<16)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO17			(0x1u<<17)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO18			(0x1u<<18)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO19			(0x1u<<19)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO20			(0x1u<<20)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO21			(0x1u<<21)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO22			(0x1u<<22)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO23			(0x1u<<23)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO24			(0x1u<<24)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO25			(0x1u<<25)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO26			(0x1u<<26)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO27			(0x1u<<27)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO28			(0x1u<<28)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO29			(0x1u<<29)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO30			(0x1u<<30)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE0_GPIO31			(0x1u<<31)

// IRQSUMMARY_DORMANT_WAKE_NONSECURE1 Configuration

#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO32			(0x1u<<0)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO33			(0x1u<<1)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO34			(0x1u<<2)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO35			(0x1u<<3)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO36			(0x1u<<4)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO37			(0x1u<<5)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO38			(0x1u<<6)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO39			(0x1u<<7)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO40			(0x1u<<8)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO41			(0x1u<<9)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO42			(0x1u<<10)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO43			(0x1u<<11)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO44			(0x1u<<12)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO45			(0x1u<<13)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO46			(0x1u<<14)
#define	IO_BANK0_IRQSUMMARY_DORMANT_WAKE_NONSECURE1_GPIO47			(0x1u<<15)

// INTR0 Configuration

#define	IO_BANK0_INTR0_GPIO0_LEVEL_LOW								(0x1u<<0)
#define	IO_BANK0_INTR0_GPIO0_LEVEL_HIGH								(0x1u<<1)
#define	IO_BANK0_INTR0_GPIO0_EDGE_LOW								(0x1u<<2)
#define	IO_BANK0_INTR0_GPIO0_EDGE_HIGH								(0x1u<<3)
#define	IO_BANK0_INTR0_GPIO1_LEVEL_LOW								(0x1u<<4)
#define	IO_BANK0_INTR0_GPIO1_LEVEL_HIGH								(0x1u<<5)
#define	IO_BANK0_INTR0_GPIO1_EDGE_LOW								(0x1u<<6)
#define	IO_BANK0_INTR0_GPIO1_EDGE_HIGH								(0x1u<<7)
#define	IO_BANK0_INTR0_GPIO2_LEVEL_LOW								(0x1u<<8)
#define	IO_BANK0_INTR0_GPIO2_LEVEL_HIGH								(0x1u<<9)
#define	IO_BANK0_INTR0_GPIO2_EDGE_LOW								(0x1u<<10)
#define	IO_BANK0_INTR0_GPIO2_EDGE_HIGH								(0x1u<<11)
#define	IO_BANK0_INTR0_GPIO3_LEVEL_LOW								(0x1u<<12)
#define	IO_BANK0_INTR0_GPIO3_LEVEL_HIGH								(0x1u<<13)
#define	IO_BANK0_INTR0_GPIO3_EDGE_LOW								(0x1u<<14)
#define	IO_BANK0_INTR0_GPIO3_EDGE_HIGH								(0x1u<<15)
#define	IO_BANK0_INTR0_GPIO4_LEVEL_LOW								(0x1u<<16)
#define	IO_BANK0_INTR0_GPIO4_LEVEL_HIGH								(0x1u<<17)
#define	IO_BANK0_INTR0_GPIO4_EDGE_LOW								(0x1u<<18)
#define	IO_BANK0_INTR0_GPIO4_EDGE_HIGH								(0x1u<<19)
#define	IO_BANK0_INTR0_GPIO5_LEVEL_LOW								(0x1u<<20)
#define	IO_BANK0_INTR0_GPIO5_LEVEL_HIGH								(0x1u<<21)
#define	IO_BANK0_INTR0_GPIO5_EDGE_LOW								(0x1u<<22)
#define	IO_BANK0_INTR0_GPIO5_EDGE_HIGH								(0x1u<<23)
#define	IO_BANK0_INTR0_GPIO6_LEVEL_LOW								(0x1u<<24)
#define	IO_BANK0_INTR0_GPIO6_LEVEL_HIGH								(0x1u<<25)
#define	IO_BANK0_INTR0_GPIO6_EDGE_LOW								(0x1u<<26)
#define	IO_BANK0_INTR0_GPIO6_EDGE_HIGH								(0x1u<<27)
#define	IO_BANK0_INTR0_GPIO7_LEVEL_LOW								(0x1u<<28)
#define	IO_BANK0_INTR0_GPIO7_LEVEL_HIGH								(0x1u<<29)
#define	IO_BANK0_INTR0_GPIO7_EDGE_LOW								(0x1u<<30)
#define	IO_BANK0_INTR0_GPIO7_EDGE_HIGH								(0x1u<<31)

// INTR1 Configuration

#define	IO_BANK0_INTR1_GPIO8_LEVEL_LOW								(0x1u<<0)
#define	IO_BANK0_INTR1_GPIO8_LEVEL_HIGH								(0x1u<<1)
#define	IO_BANK0_INTR1_GPIO8_EDGE_LOW								(0x1u<<2)
#define	IO_BANK0_INTR1_GPIO8_EDGE_HIGH								(0x1u<<3)
#define	IO_BANK0_INTR1_GPIO9_LEVEL_LOW								(0x1u<<4)
#define	IO_BANK0_INTR1_GPIO9_LEVEL_HIGH								(0x1u<<5)
#define	IO_BANK0_INTR1_GPIO9_EDGE_LOW								(0x1u<<6)
#define	IO_BANK0_INTR1_GPIO9_EDGE_HIGH								(0x1u<<7)
#define	IO_BANK0_INTR1_GPIO10_LEVEL_LOW								(0x1u<<8)
#define	IO_BANK0_INTR1_GPIO10_LEVEL_HIGH							(0x1u<<9)
#define	IO_BANK0_INTR1_GPIO10_EDGE_LOW								(0x1u<<10)
#define	IO_BANK0_INTR1_GPIO10_EDGE_HIGH								(0x1u<<11)
#define	IO_BANK0_INTR1_GPIO11_LEVEL_LOW								(0x1u<<12)
#define	IO_BANK0_INTR1_GPIO11_LEVEL_HIGH							(0x1u<<13)
#define	IO_BANK0_INTR1_GPIO11_EDGE_LOW								(0x1u<<14)
#define	IO_BANK0_INTR1_GPIO11_EDGE_HIGH								(0x1u<<15)
#define	IO_BANK0_INTR1_GPIO12_LEVEL_LOW								(0x1u<<16)
#define	IO_BANK0_INTR1_GPIO12_LEVEL_HIGH							(0x1u<<17)
#define	IO_BANK0_INTR1_GPIO12_EDGE_LOW								(0x1u<<18)
#define	IO_BANK0_INTR1_GPIO12_EDGE_HIGH								(0x1u<<19)
#define	IO_BANK0_INTR1_GPIO13_LEVEL_LOW								(0x1u<<20)
#define	IO_BANK0_INTR1_GPIO13_LEVEL_HIGH							(0x1u<<21)
#define	IO_BANK0_INTR1_GPIO13_EDGE_LOW								(0x1u<<22)
#define	IO_BANK0_INTR1_GPIO13_EDGE_HIGH								(0x1u<<23)
#define	IO_BANK0_INTR1_GPIO14_LEVEL_LOW								(0x1u<<24)
#define	IO_BANK0_INTR1_GPIO14_LEVEL_HIGH							(0x1u<<25)
#define	IO_BANK0_INTR1_GPIO14_EDGE_LOW								(0x1u<<26)
#define	IO_BANK0_INTR1_GPIO14_EDGE_HIGH								(0x1u<<27)
#define	IO_BANK0_INTR1_GPIO15_LEVEL_LOW								(0x1u<<28)
#define	IO_BANK0_INTR1_GPIO15_LEVEL_HIGH							(0x1u<<29)
#define	IO_BANK0_INTR1_GPIO15_EDGE_LOW								(0x1u<<30)
#define	IO_BANK0_INTR1_GPIO15_EDGE_HIGH								(0x1u<<31)

// INTR2 Configuration

#define	IO_BANK0_INTR2_GPIO16_LEVEL_LOW								(0x1u<<0)
#define	IO_BANK0_INTR2_GPIO16_LEVEL_HIGH							(0x1u<<1)
#define	IO_BANK0_INTR2_GPIO16_EDGE_LOW								(0x1u<<2)
#define	IO_BANK0_INTR2_GPIO16_EDGE_HIGH								(0x1u<<3)
#define	IO_BANK0_INTR2_GPIO17_LEVEL_LOW								(0x1u<<4)
#define	IO_BANK0_INTR2_GPIO17_LEVEL_HIGH							(0x1u<<5)
#define	IO_BANK0_INTR2_GPIO17_EDGE_LOW								(0x1u<<6)
#define	IO_BANK0_INTR2_GPIO17_EDGE_HIGH								(0x1u<<7)
#define	IO_BANK0_INTR2_GPIO18_LEVEL_LOW								(0x1u<<8)
#define	IO_BANK0_INTR2_GPIO18_LEVEL_HIGH							(0x1u<<9)
#define	IO_BANK0_INTR2_GPIO18_EDGE_LOW								(0x1u<<10)
#define	IO_BANK0_INTR2_GPIO18_EDGE_HIGH								(0x1u<<11)
#define	IO_BANK0_INTR2_GPIO19_LEVEL_LOW								(0x1u<<12)
#define	IO_BANK0_INTR2_GPIO19_LEVEL_HIGH							(0x1u<<13)
#define	IO_BANK0_INTR2_GPIO19_EDGE_LOW								(0x1u<<14)
#define	IO_BANK0_INTR2_GPIO19_EDGE_HIGH								(0x1u<<15)
#define	IO_BANK0_INTR2_GPIO20_LEVEL_LOW								(0x1u<<16)
#define	IO_BANK0_INTR2_GPIO20_LEVEL_HIGH							(0x1u<<17)
#define	IO_BANK0_INTR2_GPIO20_EDGE_LOW								(0x1u<<18)
#define	IO_BANK0_INTR2_GPIO20_EDGE_HIGH								(0x1u<<19)
#define	IO_BANK0_INTR2_GPIO21_LEVEL_LOW								(0x1u<<20)
#define	IO_BANK0_INTR2_GPIO21_LEVEL_HIGH							(0x1u<<21)
#define	IO_BANK0_INTR2_GPIO21_EDGE_LOW								(0x1u<<22)
#define	IO_BANK0_INTR2_GPIO21_EDGE_HIGH								(0x1u<<23)
#define	IO_BANK0_INTR2_GPIO22_LEVEL_LOW								(0x1u<<24)
#define	IO_BANK0_INTR2_GPIO22_LEVEL_HIGH							(0x1u<<25)
#define	IO_BANK0_INTR2_GPIO22_EDGE_LOW								(0x1u<<26)
#define	IO_BANK0_INTR2_GPIO22_EDGE_HIGH								(0x1u<<27)
#define	IO_BANK0_INTR2_GPIO23_LEVEL_LOW								(0x1u<<28)
#define	IO_BANK0_INTR2_GPIO23_LEVEL_HIGH							(0x1u<<29)
#define	IO_BANK0_INTR2_GPIO23_EDGE_LOW								(0x1u<<30)
#define	IO_BANK0_INTR2_GPIO23_EDGE_HIGH								(0x1u<<31)

// INTR3 Configuration

#define	IO_BANK0_INTR3_GPIO24_LEVEL_LOW								(0x1u<<0)
#define	IO_BANK0_INTR3_GPIO24_LEVEL_HIGH							(0x1u<<1)
#define	IO_BANK0_INTR3_GPIO24_EDGE_LOW								(0x1u<<2)
#define	IO_BANK0_INTR3_GPIO24_EDGE_HIGH								(0x1u<<3)
#define	IO_BANK0_INTR3_GPIO25_LEVEL_LOW								(0x1u<<4)
#define	IO_BANK0_INTR3_GPIO25_LEVEL_HIGH							(0x1u<<5)
#define	IO_BANK0_INTR3_GPIO25_EDGE_LOW								(0x1u<<6)
#define	IO_BANK0_INTR3_GPIO25_EDGE_HIGH								(0x1u<<7)
#define	IO_BANK0_INTR3_GPIO26_LEVEL_LOW								(0x1u<<8)
#define	IO_BANK0_INTR3_GPIO26_LEVEL_HIGH							(0x1u<<9)
#define	IO_BANK0_INTR3_GPIO26_EDGE_LOW								(0x1u<<10)
#define	IO_BANK0_INTR3_GPIO26_EDGE_HIGH								(0x1u<<11)
#define	IO_BANK0_INTR3_GPIO27_LEVEL_LOW								(0x1u<<12)
#define	IO_BANK0_INTR3_GPIO27_LEVEL_HIGH							(0x1u<<13)
#define	IO_BANK0_INTR3_GPIO27_EDGE_LOW								(0x1u<<14)
#define	IO_BANK0_INTR3_GPIO27_EDGE_HIGH								(0x1u<<15)
#define	IO_BANK0_INTR3_GPIO28_LEVEL_LOW								(0x1u<<16)
#define	IO_BANK0_INTR3_GPIO28_LEVEL_HIGH							(0x1u<<17)
#define	IO_BANK0_INTR3_GPIO28_EDGE_LOW								(0x1u<<18)
#define	IO_BANK0_INTR3_GPIO28_EDGE_HIGH								(0x1u<<19)
#define	IO_BANK0_INTR3_GPIO29_LEVEL_LOW								(0x1u<<20)
#define	IO_BANK0_INTR3_GPIO29_LEVEL_HIGH							(0x1u<<21)
#define	IO_BANK0_INTR3_GPIO29_EDGE_LOW								(0x1u<<22)
#define	IO_BANK0_INTR3_GPIO29_EDGE_HIGH								(0x1u<<23)
#define	IO_BANK0_INTR3_GPIO30_LEVEL_LOW								(0x1u<<24)
#define	IO_BANK0_INTR3_GPIO30_LEVEL_HIGH							(0x1u<<25)
#define	IO_BANK0_INTR3_GPIO30_EDGE_LOW								(0x1u<<26)
#define	IO_BANK0_INTR3_GPIO30_EDGE_HIGH								(0x1u<<27)
#define	IO_BANK0_INTR3_GPIO31_LEVEL_LOW								(0x1u<<28)
#define	IO_BANK0_INTR3_GPIO31_LEVEL_HIGH							(0x1u<<29)
#define	IO_BANK0_INTR3_GPIO31_EDGE_LOW								(0x1u<<30)
#define	IO_BANK0_INTR3_GPIO31_EDGE_HIGH								(0x1u<<31)

// INTR4 Configuration

#define	IO_BANK0_INTR4_GPIO32_LEVEL_LOW								(0x1u<<0)
#define	IO_BANK0_INTR4_GPIO32_LEVEL_HIGH							(0x1u<<1)
#define	IO_BANK0_INTR4_GPIO32_EDGE_LOW								(0x1u<<2)
#define	IO_BANK0_INTR4_GPIO32_EDGE_HIGH								(0x1u<<3)
#define	IO_BANK0_INTR4_GPIO33_LEVEL_LOW								(0x1u<<4)
#define	IO_BANK0_INTR4_GPIO33_LEVEL_HIGH							(0x1u<<5)
#define	IO_BANK0_INTR4_GPIO33_EDGE_LOW								(0x1u<<6)
#define	IO_BANK0_INTR4_GPIO33_EDGE_HIGH								(0x1u<<7)
#define	IO_BANK0_INTR4_GPIO34_LEVEL_LOW								(0x1u<<8)
#define	IO_BANK0_INTR4_GPIO34_LEVEL_HIGH							(0x1u<<9)
#define	IO_BANK0_INTR4_GPIO34_EDGE_LOW								(0x1u<<10)
#define	IO_BANK0_INTR4_GPIO34_EDGE_HIGH								(0x1u<<11)
#define	IO_BANK0_INTR4_GPIO35_LEVEL_LOW								(0x1u<<12)
#define	IO_BANK0_INTR4_GPIO35_LEVEL_HIGH							(0x1u<<13)
#define	IO_BANK0_INTR4_GPIO35_EDGE_LOW								(0x1u<<14)
#define	IO_BANK0_INTR4_GPIO35_EDGE_HIGH								(0x1u<<15)
#define	IO_BANK0_INTR4_GPIO36_LEVEL_LOW								(0x1u<<16)
#define	IO_BANK0_INTR4_GPIO36_LEVEL_HIGH							(0x1u<<17)
#define	IO_BANK0_INTR4_GPIO36_EDGE_LOW								(0x1u<<18)
#define	IO_BANK0_INTR4_GPIO36_EDGE_HIGH								(0x1u<<19)
#define	IO_BANK0_INTR4_GPIO37_LEVEL_LOW								(0x1u<<20)
#define	IO_BANK0_INTR4_GPIO37_LEVEL_HIGH							(0x1u<<21)
#define	IO_BANK0_INTR4_GPIO37_EDGE_LOW								(0x1u<<22)
#define	IO_BANK0_INTR4_GPIO37_EDGE_HIGH								(0x1u<<23)
#define	IO_BANK0_INTR4_GPIO38_LEVEL_LOW								(0x1u<<24)
#define	IO_BANK0_INTR4_GPIO38_LEVEL_HIGH							(0x1u<<25)
#define	IO_BANK0_INTR4_GPIO38_EDGE_LOW								(0x1u<<26)
#define	IO_BANK0_INTR4_GPIO38_EDGE_HIGH								(0x1u<<27)
#define	IO_BANK0_INTR4_GPIO39_LEVEL_LOW								(0x1u<<28)
#define	IO_BANK0_INTR4_GPIO39_LEVEL_HIGH							(0x1u<<29)
#define	IO_BANK0_INTR4_GPIO39_EDGE_LOW								(0x1u<<30)
#define	IO_BANK0_INTR4_GPIO39_EDGE_HIGH								(0x1u<<31)

// INTR5 Configuration

#define	IO_BANK0_INTR5_GPIO40_LEVEL_LOW								(0x1u<<0)
#define	IO_BANK0_INTR5_GPIO40_LEVEL_HIGH							(0x1u<<1)
#define	IO_BANK0_INTR5_GPIO40_EDGE_LOW								(0x1u<<2)
#define	IO_BANK0_INTR5_GPIO40_EDGE_HIGH								(0x1u<<3)
#define	IO_BANK0_INTR5_GPIO41_LEVEL_LOW								(0x1u<<4)
#define	IO_BANK0_INTR5_GPIO41_LEVEL_HIGH							(0x1u<<5)
#define	IO_BANK0_INTR5_GPIO41_EDGE_LOW								(0x1u<<6)
#define	IO_BANK0_INTR5_GPIO41_EDGE_HIGH								(0x1u<<7)
#define	IO_BANK0_INTR5_GPIO42_LEVEL_LOW								(0x1u<<8)
#define	IO_BANK0_INTR5_GPIO42_LEVEL_HIGH							(0x1u<<9)
#define	IO_BANK0_INTR5_GPIO42_EDGE_LOW								(0x1u<<10)
#define	IO_BANK0_INTR5_GPIO42_EDGE_HIGH								(0x1u<<11)
#define	IO_BANK0_INTR5_GPIO43_LEVEL_LOW								(0x1u<<12)
#define	IO_BANK0_INTR5_GPIO43_LEVEL_HIGH							(0x1u<<13)
#define	IO_BANK0_INTR5_GPIO43_EDGE_LOW								(0x1u<<14)
#define	IO_BANK0_INTR5_GPIO43_EDGE_HIGH								(0x1u<<15)
#define	IO_BANK0_INTR5_GPIO44_LEVEL_LOW								(0x1u<<16)
#define	IO_BANK0_INTR5_GPIO44_LEVEL_HIGH							(0x1u<<17)
#define	IO_BANK0_INTR5_GPIO44_EDGE_LOW								(0x1u<<18)
#define	IO_BANK0_INTR5_GPIO44_EDGE_HIGH								(0x1u<<19)
#define	IO_BANK0_INTR5_GPIO45_LEVEL_LOW								(0x1u<<20)
#define	IO_BANK0_INTR5_GPIO45_LEVEL_HIGH							(0x1u<<21)
#define	IO_BANK0_INTR5_GPIO45_EDGE_LOW								(0x1u<<22)
#define	IO_BANK0_INTR5_GPIO45_EDGE_HIGH								(0x1u<<23)
#define	IO_BANK0_INTR5_GPIO46_LEVEL_LOW								(0x1u<<24)
#define	IO_BANK0_INTR5_GPIO46_LEVEL_HIGH							(0x1u<<25)
#define	IO_BANK0_INTR5_GPIO46_EDGE_LOW								(0x1u<<26)
#define	IO_BANK0_INTR5_GPIO46_EDGE_HIGH								(0x1u<<27)
#define	IO_BANK0_INTR5_GPIO47_LEVEL_LOW								(0x1u<<28)
#define	IO_BANK0_INTR5_GPIO47_LEVEL_HIGH							(0x1u<<29)
#define	IO_BANK0_INTR5_GPIO47_EDGE_LOW								(0x1u<<30)
#define	IO_BANK0_INTR5_GPIO47_EDGE_HIGH								(0x1u<<31)

// PROC0_INTE0 Configuration

#define	IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTE0_GPIO0_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTE0_GPIO0_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC0_INTE0_GPIO0_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTE0_GPIO1_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTE0_GPIO1_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC0_INTE0_GPIO1_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTE0_GPIO2_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTE0_GPIO2_EDGE_LOW							(0x1u<<10)
#define	IO_BANK0_PROC0_INTE0_GPIO2_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTE0_GPIO3_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTE0_GPIO3_EDGE_LOW							(0x1u<<14)
#define	IO_BANK0_PROC0_INTE0_GPIO3_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTE0_GPIO4_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTE0_GPIO4_EDGE_LOW							(0x1u<<18)
#define	IO_BANK0_PROC0_INTE0_GPIO4_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTE0_GPIO5_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTE0_GPIO5_EDGE_LOW							(0x1u<<22)
#define	IO_BANK0_PROC0_INTE0_GPIO5_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTE0_GPIO6_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTE0_GPIO6_EDGE_LOW							(0x1u<<26)
#define	IO_BANK0_PROC0_INTE0_GPIO6_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTE0_GPIO7_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTE0_GPIO7_EDGE_LOW							(0x1u<<30)
#define	IO_BANK0_PROC0_INTE0_GPIO7_EDGE_HIGH						(0x1u<<31)

// PROC0_INTE1 Configuration

#define	IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTE1_GPIO8_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTE1_GPIO8_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC0_INTE1_GPIO8_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTE1_GPIO9_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTE1_GPIO9_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC0_INTE1_GPIO9_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTE1_GPIO10_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTE1_GPIO10_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTE1_GPIO10_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTE1_GPIO11_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTE1_GPIO11_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTE1_GPIO11_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTE1_GPIO12_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTE1_GPIO12_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTE1_GPIO12_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTE1_GPIO13_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTE1_GPIO13_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTE1_GPIO13_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTE1_GPIO14_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTE1_GPIO14_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTE1_GPIO14_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTE1_GPIO15_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTE1_GPIO15_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTE1_GPIO15_EDGE_HIGH						(0x1u<<31)

// PROC0_INTE2 Configuration

#define	IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTE2_GPIO16_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTE2_GPIO16_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTE2_GPIO16_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTE2_GPIO17_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTE2_GPIO17_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTE2_GPIO17_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTE2_GPIO18_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTE2_GPIO18_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTE2_GPIO18_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTE2_GPIO19_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTE2_GPIO19_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTE2_GPIO19_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTE2_GPIO20_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTE2_GPIO20_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTE2_GPIO20_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTE2_GPIO21_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTE2_GPIO21_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTE2_GPIO21_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTE2_GPIO22_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTE2_GPIO22_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTE2_GPIO22_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTE2_GPIO23_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTE2_GPIO23_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTE2_GPIO23_EDGE_HIGH						(0x1u<<31)

// PROC0_INTE3 Configuration

#define	IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTE3_GPIO24_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTE3_GPIO24_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTE3_GPIO24_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTE3_GPIO25_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTE3_GPIO25_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTE3_GPIO25_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTE3_GPIO26_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTE3_GPIO26_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTE3_GPIO26_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTE3_GPIO27_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTE3_GPIO27_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTE3_GPIO27_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTE3_GPIO28_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTE3_GPIO28_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTE3_GPIO28_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTE3_GPIO29_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTE3_GPIO29_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTE3_GPIO29_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTE3_GPIO30_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTE3_GPIO30_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTE3_GPIO30_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTE3_GPIO31_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTE3_GPIO31_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTE3_GPIO31_EDGE_HIGH						(0x1u<<31)

// PROC0_INTE4 Configuration

#define	IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTE4_GPIO32_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTE4_GPIO32_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTE4_GPIO32_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTE4_GPIO33_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTE4_GPIO33_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTE4_GPIO33_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTE4_GPIO34_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTE4_GPIO34_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTE4_GPIO34_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTE4_GPIO35_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTE4_GPIO35_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTE4_GPIO35_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTE4_GPIO36_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTE4_GPIO36_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTE4_GPIO36_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTE4_GPIO37_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTE4_GPIO37_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTE4_GPIO37_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTE4_GPIO38_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTE4_GPIO38_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTE4_GPIO38_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTE4_GPIO39_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTE4_GPIO39_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTE4_GPIO39_EDGE_HIGH						(0x1u<<31)

// PROC0_INTE5 Configuration

#define	IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTE5_GPIO40_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTE5_GPIO40_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTE5_GPIO40_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTE5_GPIO41_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTE5_GPIO41_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTE5_GPIO41_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTE5_GPIO42_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTE5_GPIO42_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTE5_GPIO42_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTE5_GPIO43_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTE5_GPIO43_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTE5_GPIO43_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTE5_GPIO44_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTE5_GPIO44_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTE5_GPIO44_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTE5_GPIO45_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTE5_GPIO45_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTE5_GPIO45_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTE5_GPIO46_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTE5_GPIO46_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTE5_GPIO46_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTE5_GPIO47_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTE5_GPIO47_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTE5_GPIO47_EDGE_HIGH						(0x1u<<31)

// PROC0_INTF0 Configuration

#define	IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTF0_GPIO0_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTF0_GPIO0_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC0_INTF0_GPIO0_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTF0_GPIO1_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTF0_GPIO1_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC0_INTF0_GPIO1_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTF0_GPIO2_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTF0_GPIO2_EDGE_LOW							(0x1u<<10)
#define	IO_BANK0_PROC0_INTF0_GPIO2_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTF0_GPIO3_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTF0_GPIO3_EDGE_LOW							(0x1u<<14)
#define	IO_BANK0_PROC0_INTF0_GPIO3_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTF0_GPIO4_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTF0_GPIO4_EDGE_LOW							(0x1u<<18)
#define	IO_BANK0_PROC0_INTF0_GPIO4_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTF0_GPIO5_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTF0_GPIO5_EDGE_LOW							(0x1u<<22)
#define	IO_BANK0_PROC0_INTF0_GPIO5_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTF0_GPIO6_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTF0_GPIO6_EDGE_LOW							(0x1u<<26)
#define	IO_BANK0_PROC0_INTF0_GPIO6_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTF0_GPIO7_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTF0_GPIO7_EDGE_LOW							(0x1u<<30)
#define	IO_BANK0_PROC0_INTF0_GPIO7_EDGE_HIGH						(0x1u<<31)

// PROC0_INTF1 Configuration

#define	IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTF1_GPIO8_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTF1_GPIO8_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC0_INTF1_GPIO8_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTF1_GPIO9_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTF1_GPIO9_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC0_INTF1_GPIO9_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTF1_GPIO10_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTF1_GPIO10_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTF1_GPIO10_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTF1_GPIO11_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTF1_GPIO11_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTF1_GPIO11_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTF1_GPIO12_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTF1_GPIO12_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTF1_GPIO12_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTF1_GPIO13_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTF1_GPIO13_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTF1_GPIO13_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTF1_GPIO14_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTF1_GPIO14_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTF1_GPIO14_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTF1_GPIO15_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTF1_GPIO15_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTF1_GPIO15_EDGE_HIGH						(0x1u<<31)

// PROC0_INTF2 Configuration

#define	IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTF2_GPIO16_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTF2_GPIO16_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTF2_GPIO16_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTF2_GPIO17_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTF2_GPIO17_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTF2_GPIO17_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTF2_GPIO18_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTF2_GPIO18_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTF2_GPIO18_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTF2_GPIO19_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTF2_GPIO19_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTF2_GPIO19_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTF2_GPIO20_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTF2_GPIO20_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTF2_GPIO20_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTF2_GPIO21_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTF2_GPIO21_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTF2_GPIO21_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTF2_GPIO22_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTF2_GPIO22_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTF2_GPIO22_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTF2_GPIO23_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTF2_GPIO23_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTF2_GPIO23_EDGE_HIGH						(0x1u<<31)

// PROC0_INTF3 Configuration

#define	IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTF3_GPIO24_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTF3_GPIO24_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTF3_GPIO24_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTF3_GPIO25_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTF3_GPIO25_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTF3_GPIO25_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTF3_GPIO26_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTF3_GPIO26_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTF3_GPIO26_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTF3_GPIO27_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTF3_GPIO27_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTF3_GPIO27_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTF3_GPIO28_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTF3_GPIO28_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTF3_GPIO28_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTF3_GPIO29_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTF3_GPIO29_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTF3_GPIO29_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTF3_GPIO30_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTF3_GPIO30_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTF3_GPIO30_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTF3_GPIO31_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTF3_GPIO31_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTF3_GPIO31_EDGE_HIGH						(0x1u<<31)

// PROC0_INTF4 Configuration

#define	IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTF4_GPIO32_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTF4_GPIO32_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTF4_GPIO32_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTF4_GPIO33_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTF4_GPIO33_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTF4_GPIO33_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTF4_GPIO34_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTF4_GPIO34_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTF4_GPIO34_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTF4_GPIO35_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTF4_GPIO35_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTF4_GPIO35_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTF4_GPIO36_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTF4_GPIO36_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTF4_GPIO36_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTF4_GPIO37_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTF4_GPIO37_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTF4_GPIO37_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTF4_GPIO38_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTF4_GPIO38_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTF4_GPIO38_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTF4_GPIO39_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTF4_GPIO39_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTF4_GPIO39_EDGE_HIGH						(0x1u<<31)

// PROC0_INTF5 Configuration

#define	IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTF5_GPIO40_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTF5_GPIO40_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTF5_GPIO40_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTF5_GPIO41_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTF5_GPIO41_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTF5_GPIO41_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTF5_GPIO42_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTF5_GPIO42_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTF5_GPIO42_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTF5_GPIO43_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTF5_GPIO43_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTF5_GPIO43_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTF5_GPIO44_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTF5_GPIO44_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTF5_GPIO44_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTF5_GPIO45_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTF5_GPIO45_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTF5_GPIO45_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTF5_GPIO46_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTF5_GPIO46_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTF5_GPIO46_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTF5_GPIO47_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTF5_GPIO47_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTF5_GPIO47_EDGE_HIGH						(0x1u<<31)

// PROC0_INTS0 Configuration

#define	IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTS0_GPIO0_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTS0_GPIO0_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC0_INTS0_GPIO0_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTS0_GPIO1_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTS0_GPIO1_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC0_INTS0_GPIO1_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTS0_GPIO2_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTS0_GPIO2_EDGE_LOW							(0x1u<<10)
#define	IO_BANK0_PROC0_INTS0_GPIO2_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTS0_GPIO3_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTS0_GPIO3_EDGE_LOW							(0x1u<<14)
#define	IO_BANK0_PROC0_INTS0_GPIO3_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTS0_GPIO4_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTS0_GPIO4_EDGE_LOW							(0x1u<<18)
#define	IO_BANK0_PROC0_INTS0_GPIO4_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTS0_GPIO5_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTS0_GPIO5_EDGE_LOW							(0x1u<<22)
#define	IO_BANK0_PROC0_INTS0_GPIO5_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTS0_GPIO6_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTS0_GPIO6_EDGE_LOW							(0x1u<<26)
#define	IO_BANK0_PROC0_INTS0_GPIO6_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTS0_GPIO7_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTS0_GPIO7_EDGE_LOW							(0x1u<<30)
#define	IO_BANK0_PROC0_INTS0_GPIO7_EDGE_HIGH						(0x1u<<31)

// PROC0_INTS1 Configuration

#define	IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTS1_GPIO8_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTS1_GPIO8_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC0_INTS1_GPIO8_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTS1_GPIO9_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTS1_GPIO9_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC0_INTS1_GPIO9_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTS1_GPIO10_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTS1_GPIO10_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTS1_GPIO10_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTS1_GPIO11_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTS1_GPIO11_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTS1_GPIO11_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTS1_GPIO12_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTS1_GPIO12_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTS1_GPIO12_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTS1_GPIO13_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTS1_GPIO13_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTS1_GPIO13_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTS1_GPIO14_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTS1_GPIO14_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTS1_GPIO14_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTS1_GPIO15_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTS1_GPIO15_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTS1_GPIO15_EDGE_HIGH						(0x1u<<31)

// PROC0_INTS2 Configuration

#define	IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTS2_GPIO16_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTS2_GPIO16_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTS2_GPIO16_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTS2_GPIO17_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTS2_GPIO17_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTS2_GPIO17_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTS2_GPIO18_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTS2_GPIO18_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTS2_GPIO18_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTS2_GPIO19_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTS2_GPIO19_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTS2_GPIO19_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTS2_GPIO20_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTS2_GPIO20_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTS2_GPIO20_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTS2_GPIO21_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTS2_GPIO21_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTS2_GPIO21_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTS2_GPIO22_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTS2_GPIO22_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTS2_GPIO22_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTS2_GPIO23_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTS2_GPIO23_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTS2_GPIO23_EDGE_HIGH						(0x1u<<31)

// PROC0_INTS3 Configuration

#define	IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTS3_GPIO24_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTS3_GPIO24_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTS3_GPIO24_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTS3_GPIO25_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTS3_GPIO25_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTS3_GPIO25_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTS3_GPIO26_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTS3_GPIO26_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTS3_GPIO26_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTS3_GPIO27_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTS3_GPIO27_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTS3_GPIO27_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTS3_GPIO28_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTS3_GPIO28_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTS3_GPIO28_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTS3_GPIO29_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTS3_GPIO29_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTS3_GPIO29_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTS3_GPIO30_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTS3_GPIO30_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTS3_GPIO30_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTS3_GPIO31_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTS3_GPIO31_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTS3_GPIO31_EDGE_HIGH						(0x1u<<31)

// PROC0_INTS4 Configuration

#define	IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTS4_GPIO32_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTS4_GPIO32_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTS4_GPIO32_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTS4_GPIO33_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTS4_GPIO33_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTS4_GPIO33_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTS4_GPIO34_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTS4_GPIO34_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTS4_GPIO34_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTS4_GPIO35_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTS4_GPIO35_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTS4_GPIO35_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTS4_GPIO36_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTS4_GPIO36_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTS4_GPIO36_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTS4_GPIO37_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTS4_GPIO37_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTS4_GPIO37_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTS4_GPIO38_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTS4_GPIO38_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTS4_GPIO38_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTS4_GPIO39_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTS4_GPIO39_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTS4_GPIO39_EDGE_HIGH						(0x1u<<31)

// PROC0_INTS5 Configuration

#define	IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC0_INTS5_GPIO40_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC0_INTS5_GPIO40_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC0_INTS5_GPIO40_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC0_INTS5_GPIO41_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC0_INTS5_GPIO41_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC0_INTS5_GPIO41_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC0_INTS5_GPIO42_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC0_INTS5_GPIO42_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC0_INTS5_GPIO42_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC0_INTS5_GPIO43_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC0_INTS5_GPIO43_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC0_INTS5_GPIO43_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC0_INTS5_GPIO44_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC0_INTS5_GPIO44_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC0_INTS5_GPIO44_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC0_INTS5_GPIO45_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC0_INTS5_GPIO45_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC0_INTS5_GPIO45_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC0_INTS5_GPIO46_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC0_INTS5_GPIO46_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC0_INTS5_GPIO46_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC0_INTS5_GPIO47_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC0_INTS5_GPIO47_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC0_INTS5_GPIO47_EDGE_HIGH						(0x1u<<31)

// PROC1_INTE0 Configuration

#define	IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTE0_GPIO0_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTE0_GPIO0_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC1_INTE0_GPIO0_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTE0_GPIO1_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTE0_GPIO1_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC1_INTE0_GPIO1_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTE0_GPIO2_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTE0_GPIO2_EDGE_LOW							(0x1u<<10)
#define	IO_BANK0_PROC1_INTE0_GPIO2_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTE0_GPIO3_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTE0_GPIO3_EDGE_LOW							(0x1u<<14)
#define	IO_BANK0_PROC1_INTE0_GPIO3_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTE0_GPIO4_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTE0_GPIO4_EDGE_LOW							(0x1u<<18)
#define	IO_BANK0_PROC1_INTE0_GPIO4_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTE0_GPIO5_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTE0_GPIO5_EDGE_LOW							(0x1u<<22)
#define	IO_BANK0_PROC1_INTE0_GPIO5_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTE0_GPIO6_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTE0_GPIO6_EDGE_LOW							(0x1u<<26)
#define	IO_BANK0_PROC1_INTE0_GPIO6_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTE0_GPIO7_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTE0_GPIO7_EDGE_LOW							(0x1u<<30)
#define	IO_BANK0_PROC1_INTE0_GPIO7_EDGE_HIGH						(0x1u<<31)

// PROC1_INTE1 Configuration

#define	IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTE1_GPIO8_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTE1_GPIO8_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC1_INTE1_GPIO8_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTE1_GPIO9_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTE1_GPIO9_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC1_INTE1_GPIO9_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTE1_GPIO10_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTE1_GPIO10_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTE1_GPIO10_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTE1_GPIO11_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTE1_GPIO11_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTE1_GPIO11_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTE1_GPIO12_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTE1_GPIO12_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTE1_GPIO12_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTE1_GPIO13_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTE1_GPIO13_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTE1_GPIO13_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTE1_GPIO14_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTE1_GPIO14_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTE1_GPIO14_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTE1_GPIO15_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTE1_GPIO15_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTE1_GPIO15_EDGE_HIGH						(0x1u<<31)

// PROC1_INTE2 Configuration

#define	IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTE2_GPIO16_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTE2_GPIO16_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTE2_GPIO16_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTE2_GPIO17_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTE2_GPIO17_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTE2_GPIO17_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTE2_GPIO18_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTE2_GPIO18_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTE2_GPIO18_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTE2_GPIO19_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTE2_GPIO19_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTE2_GPIO19_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTE2_GPIO20_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTE2_GPIO20_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTE2_GPIO20_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTE2_GPIO21_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTE2_GPIO21_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTE2_GPIO21_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTE2_GPIO22_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTE2_GPIO22_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTE2_GPIO22_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTE2_GPIO23_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTE2_GPIO23_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTE2_GPIO23_EDGE_HIGH						(0x1u<<31)

// PROC1_INTE3 Configuration

#define	IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTE3_GPIO24_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTE3_GPIO24_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTE3_GPIO24_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTE3_GPIO25_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTE3_GPIO25_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTE3_GPIO25_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTE3_GPIO26_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTE3_GPIO26_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTE3_GPIO26_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTE3_GPIO27_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTE3_GPIO27_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTE3_GPIO27_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTE3_GPIO28_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTE3_GPIO28_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTE3_GPIO28_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTE3_GPIO29_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTE3_GPIO29_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTE3_GPIO29_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTE3_GPIO30_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTE3_GPIO30_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTE3_GPIO30_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTE3_GPIO31_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTE3_GPIO31_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTE3_GPIO31_EDGE_HIGH						(0x1u<<31)

// PROC1_INTE4 Configuration

#define	IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTE4_GPIO32_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTE4_GPIO32_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTE4_GPIO32_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTE4_GPIO33_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTE4_GPIO33_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTE4_GPIO33_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTE4_GPIO34_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTE4_GPIO34_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTE4_GPIO34_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTE4_GPIO35_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTE4_GPIO35_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTE4_GPIO35_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTE4_GPIO36_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTE4_GPIO36_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTE4_GPIO36_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTE4_GPIO37_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTE4_GPIO37_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTE4_GPIO37_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTE4_GPIO38_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTE4_GPIO38_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTE4_GPIO38_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTE4_GPIO39_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTE4_GPIO39_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTE4_GPIO39_EDGE_HIGH						(0x1u<<31)

// PROC1_INTE5 Configuration

#define	IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTE5_GPIO40_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTE5_GPIO40_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTE5_GPIO40_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTE5_GPIO41_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTE5_GPIO41_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTE5_GPIO41_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTE5_GPIO42_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTE5_GPIO42_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTE5_GPIO42_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTE5_GPIO43_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTE5_GPIO43_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTE5_GPIO43_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTE5_GPIO44_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTE5_GPIO44_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTE5_GPIO44_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTE5_GPIO45_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTE5_GPIO45_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTE5_GPIO45_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTE5_GPIO46_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTE5_GPIO46_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTE5_GPIO46_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTE5_GPIO47_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTE5_GPIO47_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTE5_GPIO47_EDGE_HIGH						(0x1u<<31)

// PROC1_INTF0 Configuration

#define	IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTF0_GPIO0_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTF0_GPIO0_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC1_INTF0_GPIO0_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTF0_GPIO1_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTF0_GPIO1_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC1_INTF0_GPIO1_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTF0_GPIO2_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTF0_GPIO2_EDGE_LOW							(0x1u<<10)
#define	IO_BANK0_PROC1_INTF0_GPIO2_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTF0_GPIO3_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTF0_GPIO3_EDGE_LOW							(0x1u<<14)
#define	IO_BANK0_PROC1_INTF0_GPIO3_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTF0_GPIO4_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTF0_GPIO4_EDGE_LOW							(0x1u<<18)
#define	IO_BANK0_PROC1_INTF0_GPIO4_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTF0_GPIO5_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTF0_GPIO5_EDGE_LOW							(0x1u<<22)
#define	IO_BANK0_PROC1_INTF0_GPIO5_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTF0_GPIO6_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTF0_GPIO6_EDGE_LOW							(0x1u<<26)
#define	IO_BANK0_PROC1_INTF0_GPIO6_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTF0_GPIO7_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTF0_GPIO7_EDGE_LOW							(0x1u<<30)
#define	IO_BANK0_PROC1_INTF0_GPIO7_EDGE_HIGH						(0x1u<<31)

// PROC1_INTF1 Configuration

#define	IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTF1_GPIO8_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTF1_GPIO8_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC1_INTF1_GPIO8_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTF1_GPIO9_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTF1_GPIO9_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC1_INTF1_GPIO9_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTF1_GPIO10_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTF1_GPIO10_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTF1_GPIO10_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTF1_GPIO11_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTF1_GPIO11_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTF1_GPIO11_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTF1_GPIO12_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTF1_GPIO12_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTF1_GPIO12_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTF1_GPIO13_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTF1_GPIO13_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTF1_GPIO13_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTF1_GPIO14_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTF1_GPIO14_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTF1_GPIO14_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTF1_GPIO15_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTF1_GPIO15_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTF1_GPIO15_EDGE_HIGH						(0x1u<<31)

// PROC1_INTF2 Configuration

#define	IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTF2_GPIO16_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTF2_GPIO16_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTF2_GPIO16_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTF2_GPIO17_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTF2_GPIO17_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTF2_GPIO17_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTF2_GPIO18_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTF2_GPIO18_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTF2_GPIO18_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTF2_GPIO19_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTF2_GPIO19_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTF2_GPIO19_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTF2_GPIO20_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTF2_GPIO20_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTF2_GPIO20_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTF2_GPIO21_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTF2_GPIO21_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTF2_GPIO21_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTF2_GPIO22_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTF2_GPIO22_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTF2_GPIO22_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTF2_GPIO23_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTF2_GPIO23_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTF2_GPIO23_EDGE_HIGH						(0x1u<<31)

// PROC1_INTF3 Configuration

#define	IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTF3_GPIO24_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTF3_GPIO24_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTF3_GPIO24_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTF3_GPIO25_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTF3_GPIO25_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTF3_GPIO25_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTF3_GPIO26_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTF3_GPIO26_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTF3_GPIO26_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTF3_GPIO27_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTF3_GPIO27_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTF3_GPIO27_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTF3_GPIO28_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTF3_GPIO28_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTF3_GPIO28_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTF3_GPIO29_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTF3_GPIO29_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTF3_GPIO29_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTF3_GPIO30_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTF3_GPIO30_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTF3_GPIO30_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTF3_GPIO31_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTF3_GPIO31_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTF3_GPIO31_EDGE_HIGH						(0x1u<<31)

// PROC1_INTF4 Configuration

#define	IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTF4_GPIO32_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTF4_GPIO32_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTF4_GPIO32_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTF4_GPIO33_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTF4_GPIO33_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTF4_GPIO33_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTF4_GPIO34_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTF4_GPIO34_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTF4_GPIO34_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTF4_GPIO35_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTF4_GPIO35_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTF4_GPIO35_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTF4_GPIO36_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTF4_GPIO36_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTF4_GPIO36_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTF4_GPIO37_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTF4_GPIO37_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTF4_GPIO37_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTF4_GPIO38_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTF4_GPIO38_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTF4_GPIO38_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTF4_GPIO39_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTF4_GPIO39_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTF4_GPIO39_EDGE_HIGH						(0x1u<<31)

// PROC1_INTF5 Configuration

#define	IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTF5_GPIO40_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTF5_GPIO40_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTF5_GPIO40_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTF5_GPIO41_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTF5_GPIO41_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTF5_GPIO41_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTF5_GPIO42_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTF5_GPIO42_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTF5_GPIO42_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTF5_GPIO43_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTF5_GPIO43_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTF5_GPIO43_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTF5_GPIO44_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTF5_GPIO44_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTF5_GPIO44_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTF5_GPIO45_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTF5_GPIO45_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTF5_GPIO45_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTF5_GPIO46_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTF5_GPIO46_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTF5_GPIO46_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTF5_GPIO47_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTF5_GPIO47_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTF5_GPIO47_EDGE_HIGH						(0x1u<<31)

// PROC1_INTS0 Configuration

#define	IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTS0_GPIO0_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTS0_GPIO0_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC1_INTS0_GPIO0_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTS0_GPIO1_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTS0_GPIO1_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC1_INTS0_GPIO1_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTS0_GPIO2_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTS0_GPIO2_EDGE_LOW							(0x1u<<10)
#define	IO_BANK0_PROC1_INTS0_GPIO2_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTS0_GPIO3_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTS0_GPIO3_EDGE_LOW							(0x1u<<14)
#define	IO_BANK0_PROC1_INTS0_GPIO3_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTS0_GPIO4_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTS0_GPIO4_EDGE_LOW							(0x1u<<18)
#define	IO_BANK0_PROC1_INTS0_GPIO4_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTS0_GPIO5_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTS0_GPIO5_EDGE_LOW							(0x1u<<22)
#define	IO_BANK0_PROC1_INTS0_GPIO5_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTS0_GPIO6_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTS0_GPIO6_EDGE_LOW							(0x1u<<26)
#define	IO_BANK0_PROC1_INTS0_GPIO6_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTS0_GPIO7_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTS0_GPIO7_EDGE_LOW							(0x1u<<30)
#define	IO_BANK0_PROC1_INTS0_GPIO7_EDGE_HIGH						(0x1u<<31)

// PROC1_INTS1 Configuration

#define	IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTS1_GPIO8_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTS1_GPIO8_EDGE_LOW							(0x1u<<2)
#define	IO_BANK0_PROC1_INTS1_GPIO8_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTS1_GPIO9_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTS1_GPIO9_EDGE_LOW							(0x1u<<6)
#define	IO_BANK0_PROC1_INTS1_GPIO9_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTS1_GPIO10_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTS1_GPIO10_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTS1_GPIO10_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTS1_GPIO11_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTS1_GPIO11_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTS1_GPIO11_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTS1_GPIO12_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTS1_GPIO12_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTS1_GPIO12_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTS1_GPIO13_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTS1_GPIO13_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTS1_GPIO13_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTS1_GPIO14_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTS1_GPIO14_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTS1_GPIO14_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTS1_GPIO15_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTS1_GPIO15_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTS1_GPIO15_EDGE_HIGH						(0x1u<<31)

// PROC1_INTS2 Configuration

#define	IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTS2_GPIO16_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTS2_GPIO16_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTS2_GPIO16_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTS2_GPIO17_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTS2_GPIO17_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTS2_GPIO17_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTS2_GPIO18_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTS2_GPIO18_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTS2_GPIO18_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTS2_GPIO19_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTS2_GPIO19_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTS2_GPIO19_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTS2_GPIO20_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTS2_GPIO20_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTS2_GPIO20_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTS2_GPIO21_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTS2_GPIO21_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTS2_GPIO21_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTS2_GPIO22_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTS2_GPIO22_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTS2_GPIO22_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTS2_GPIO23_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTS2_GPIO23_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTS2_GPIO23_EDGE_HIGH						(0x1u<<31)

// PROC1_INTS3 Configuration

#define	IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTS3_GPIO24_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTS3_GPIO24_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTS3_GPIO24_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTS3_GPIO25_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTS3_GPIO25_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTS3_GPIO25_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTS3_GPIO26_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTS3_GPIO26_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTS3_GPIO26_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTS3_GPIO27_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTS3_GPIO27_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTS3_GPIO27_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTS3_GPIO28_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTS3_GPIO28_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTS3_GPIO28_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTS3_GPIO29_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTS3_GPIO29_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTS3_GPIO29_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTS3_GPIO30_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTS3_GPIO30_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTS3_GPIO30_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTS3_GPIO31_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTS3_GPIO31_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTS3_GPIO31_EDGE_HIGH						(0x1u<<31)

// PROC1_INTS4 Configuration

#define	IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTS4_GPIO32_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTS4_GPIO32_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTS4_GPIO32_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTS4_GPIO33_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTS4_GPIO33_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTS4_GPIO33_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTS4_GPIO34_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTS4_GPIO34_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTS4_GPIO34_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTS4_GPIO35_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTS4_GPIO35_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTS4_GPIO35_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTS4_GPIO36_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTS4_GPIO36_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTS4_GPIO36_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTS4_GPIO37_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTS4_GPIO37_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTS4_GPIO37_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTS4_GPIO38_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTS4_GPIO38_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTS4_GPIO38_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTS4_GPIO39_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTS4_GPIO39_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTS4_GPIO39_EDGE_HIGH						(0x1u<<31)

// PROC1_INTS5 Configuration

#define	IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_LOW						(0x1u<<0)
#define	IO_BANK0_PROC1_INTS5_GPIO40_LEVEL_HIGH						(0x1u<<1)
#define	IO_BANK0_PROC1_INTS5_GPIO40_EDGE_LOW						(0x1u<<2)
#define	IO_BANK0_PROC1_INTS5_GPIO40_EDGE_HIGH						(0x1u<<3)
#define	IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_LOW						(0x1u<<4)
#define	IO_BANK0_PROC1_INTS5_GPIO41_LEVEL_HIGH						(0x1u<<5)
#define	IO_BANK0_PROC1_INTS5_GPIO41_EDGE_LOW						(0x1u<<6)
#define	IO_BANK0_PROC1_INTS5_GPIO41_EDGE_HIGH						(0x1u<<7)
#define	IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_LOW						(0x1u<<8)
#define	IO_BANK0_PROC1_INTS5_GPIO42_LEVEL_HIGH						(0x1u<<9)
#define	IO_BANK0_PROC1_INTS5_GPIO42_EDGE_LOW						(0x1u<<10)
#define	IO_BANK0_PROC1_INTS5_GPIO42_EDGE_HIGH						(0x1u<<11)
#define	IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_LOW						(0x1u<<12)
#define	IO_BANK0_PROC1_INTS5_GPIO43_LEVEL_HIGH						(0x1u<<13)
#define	IO_BANK0_PROC1_INTS5_GPIO43_EDGE_LOW						(0x1u<<14)
#define	IO_BANK0_PROC1_INTS5_GPIO43_EDGE_HIGH						(0x1u<<15)
#define	IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_LOW						(0x1u<<16)
#define	IO_BANK0_PROC1_INTS5_GPIO44_LEVEL_HIGH						(0x1u<<17)
#define	IO_BANK0_PROC1_INTS5_GPIO44_EDGE_LOW						(0x1u<<18)
#define	IO_BANK0_PROC1_INTS5_GPIO44_EDGE_HIGH						(0x1u<<19)
#define	IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_LOW						(0x1u<<20)
#define	IO_BANK0_PROC1_INTS5_GPIO45_LEVEL_HIGH						(0x1u<<21)
#define	IO_BANK0_PROC1_INTS5_GPIO45_EDGE_LOW						(0x1u<<22)
#define	IO_BANK0_PROC1_INTS5_GPIO45_EDGE_HIGH						(0x1u<<23)
#define	IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_LOW						(0x1u<<24)
#define	IO_BANK0_PROC1_INTS5_GPIO46_LEVEL_HIGH						(0x1u<<25)
#define	IO_BANK0_PROC1_INTS5_GPIO46_EDGE_LOW						(0x1u<<26)
#define	IO_BANK0_PROC1_INTS5_GPIO46_EDGE_HIGH						(0x1u<<27)
#define	IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_LOW						(0x1u<<28)
#define	IO_BANK0_PROC1_INTS5_GPIO47_LEVEL_HIGH						(0x1u<<29)
#define	IO_BANK0_PROC1_INTS5_GPIO47_EDGE_LOW						(0x1u<<30)
#define	IO_BANK0_PROC1_INTS5_GPIO47_EDGE_HIGH						(0x1u<<31)

// DORMANT_WAKE_INTE0 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_LOW					(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO0_EDGE_HIGH					(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_LOW					(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO1_EDGE_HIGH					(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_LOW					(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO2_EDGE_HIGH					(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_LOW					(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO3_EDGE_HIGH					(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_LOW					(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO4_EDGE_HIGH					(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_LOW					(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO5_EDGE_HIGH					(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_LOW					(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO6_EDGE_HIGH					(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_LOW					(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTE0_GPIO7_EDGE_HIGH					(0x1u<<31)

// DORMANT_WAKE_INTE1 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_LOW					(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO8_EDGE_HIGH					(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_LOW					(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO9_EDGE_HIGH					(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO10_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO11_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO12_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO13_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO14_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTE1_GPIO15_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTE2 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO16_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO17_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO18_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO19_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO20_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO21_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO22_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTE2_GPIO23_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTE3 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO24_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO25_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO26_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO27_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO28_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO29_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO30_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTE3_GPIO31_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTE4 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO32_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO33_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO34_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO35_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO36_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO37_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO38_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTE4_GPIO39_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTE5 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO40_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO41_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO42_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO43_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO44_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO45_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO46_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTE5_GPIO47_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTF0 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_LOW					(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO0_EDGE_HIGH					(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_LOW					(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO1_EDGE_HIGH					(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_LOW					(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO2_EDGE_HIGH					(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_LOW					(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO3_EDGE_HIGH					(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_LOW					(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO4_EDGE_HIGH					(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_LOW					(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO5_EDGE_HIGH					(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_LOW					(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO6_EDGE_HIGH					(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_LOW					(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTF0_GPIO7_EDGE_HIGH					(0x1u<<31)

// DORMANT_WAKE_INTF1 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_LOW					(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO8_EDGE_HIGH					(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_LOW					(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO9_EDGE_HIGH					(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO10_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO11_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO12_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO13_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO14_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTF1_GPIO15_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTF2 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO16_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO17_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO18_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO19_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO20_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO21_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO22_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTF2_GPIO23_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTF3 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO24_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO25_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO26_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO27_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO28_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO29_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO30_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTF3_GPIO31_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTF4 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO32_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO33_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO34_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO35_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO36_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO37_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO38_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTF4_GPIO39_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTF5 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO40_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO41_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO42_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO43_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO44_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO45_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO46_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTF5_GPIO47_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTS0 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_LOW					(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO0_EDGE_HIGH					(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_LOW					(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO1_EDGE_HIGH					(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_LOW					(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO2_EDGE_HIGH					(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_LOW					(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO3_EDGE_HIGH					(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_LOW					(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO4_EDGE_HIGH					(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_LOW					(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO5_EDGE_HIGH					(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_LOW					(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO6_EDGE_HIGH					(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_LOW					(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTS0_GPIO7_EDGE_HIGH					(0x1u<<31)

// DORMANT_WAKE_INTS1 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_LOW					(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO8_EDGE_HIGH					(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_LOW					(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO9_EDGE_HIGH					(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO10_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO11_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO12_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO13_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO14_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTS1_GPIO15_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTS2 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO16_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO17_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO18_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO19_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO20_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO21_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO22_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTS2_GPIO23_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTS3 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO24_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO25_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO26_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO27_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO28_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO29_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO30_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTS3_GPIO31_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTS4 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO32_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO33_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO34_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO35_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO36_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO37_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO38_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTS4_GPIO39_EDGE_HIGH				(0x1u<<31)

// DORMANT_WAKE_INTS5 Configuration

#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_LOW				(0x1u<<0)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_LEVEL_HIGH				(0x1u<<1)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_LOW					(0x1u<<2)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO40_EDGE_HIGH				(0x1u<<3)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_LOW				(0x1u<<4)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_LEVEL_HIGH				(0x1u<<5)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_LOW					(0x1u<<6)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO41_EDGE_HIGH				(0x1u<<7)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_LOW				(0x1u<<8)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_LEVEL_HIGH				(0x1u<<9)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_LOW					(0x1u<<10)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO42_EDGE_HIGH				(0x1u<<11)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_LOW				(0x1u<<12)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_LEVEL_HIGH				(0x1u<<13)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_LOW					(0x1u<<14)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO43_EDGE_HIGH				(0x1u<<15)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_LOW				(0x1u<<16)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_LEVEL_HIGH				(0x1u<<17)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_LOW					(0x1u<<18)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO44_EDGE_HIGH				(0x1u<<19)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_LOW				(0x1u<<20)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_LEVEL_HIGH				(0x1u<<21)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_LOW					(0x1u<<22)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO45_EDGE_HIGH				(0x1u<<23)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_LOW				(0x1u<<24)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_LEVEL_HIGH				(0x1u<<25)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_LOW					(0x1u<<26)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO46_EDGE_HIGH				(0x1u<<27)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_LOW				(0x1u<<28)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_LEVEL_HIGH				(0x1u<<29)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_LOW					(0x1u<<30)
#define	IO_BANK0_DORMANT_WAKE_INTS5_GPIO47_EDGE_HIGH				(0x1u<<31)
