{
  "module_name": "i915_trace.h",
  "hash_id": "9e0e32b9a460eb73f4af842daffa5c2f93f58e9c3f3b4089b18cdda982c33c02",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/i915_trace.h",
  "human_readable_source": " \n\n#undef TRACE_SYSTEM\n#define TRACE_SYSTEM i915\n\n#if !defined(_I915_TRACE_H_) || defined(TRACE_HEADER_MULTI_READ)\n#define _I915_TRACE_H_\n\n#include <linux/stringify.h>\n#include <linux/types.h>\n#include <linux/tracepoint.h>\n\n#include <drm/drm_drv.h>\n\n#include \"gt/intel_engine.h\"\n\n#include \"i915_drv.h\"\n\n \n\nTRACE_EVENT(i915_gem_object_create,\n\t    TP_PROTO(struct drm_i915_gem_object *obj),\n\t    TP_ARGS(obj),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct drm_i915_gem_object *, obj)\n\t\t\t     __field(u64, size)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->obj = obj;\n\t\t\t   __entry->size = obj->base.size;\n\t\t\t   ),\n\n\t    TP_printk(\"obj=%p, size=0x%llx\", __entry->obj, __entry->size)\n);\n\nTRACE_EVENT(i915_gem_shrink,\n\t    TP_PROTO(struct drm_i915_private *i915, unsigned long target, unsigned flags),\n\t    TP_ARGS(i915, target, flags),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(int, dev)\n\t\t\t     __field(unsigned long, target)\n\t\t\t     __field(unsigned, flags)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = i915->drm.primary->index;\n\t\t\t   __entry->target = target;\n\t\t\t   __entry->flags = flags;\n\t\t\t   ),\n\n\t    TP_printk(\"dev=%d, target=%lu, flags=%x\",\n\t\t      __entry->dev, __entry->target, __entry->flags)\n);\n\nTRACE_EVENT(i915_vma_bind,\n\t    TP_PROTO(struct i915_vma *vma, unsigned flags),\n\t    TP_ARGS(vma, flags),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct drm_i915_gem_object *, obj)\n\t\t\t     __field(struct i915_address_space *, vm)\n\t\t\t     __field(u64, offset)\n\t\t\t     __field(u64, size)\n\t\t\t     __field(unsigned, flags)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->obj = vma->obj;\n\t\t\t   __entry->vm = vma->vm;\n\t\t\t   __entry->offset = vma->node.start;\n\t\t\t   __entry->size = vma->node.size;\n\t\t\t   __entry->flags = flags;\n\t\t\t   ),\n\n\t    TP_printk(\"obj=%p, offset=0x%016llx size=0x%llx%s vm=%p\",\n\t\t      __entry->obj, __entry->offset, __entry->size,\n\t\t      __entry->flags & PIN_MAPPABLE ? \", mappable\" : \"\",\n\t\t      __entry->vm)\n);\n\nTRACE_EVENT(i915_vma_unbind,\n\t    TP_PROTO(struct i915_vma *vma),\n\t    TP_ARGS(vma),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct drm_i915_gem_object *, obj)\n\t\t\t     __field(struct i915_address_space *, vm)\n\t\t\t     __field(u64, offset)\n\t\t\t     __field(u64, size)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->obj = vma->obj;\n\t\t\t   __entry->vm = vma->vm;\n\t\t\t   __entry->offset = vma->node.start;\n\t\t\t   __entry->size = vma->node.size;\n\t\t\t   ),\n\n\t    TP_printk(\"obj=%p, offset=0x%016llx size=0x%llx vm=%p\",\n\t\t      __entry->obj, __entry->offset, __entry->size, __entry->vm)\n);\n\nTRACE_EVENT(i915_gem_object_pwrite,\n\t    TP_PROTO(struct drm_i915_gem_object *obj, u64 offset, u64 len),\n\t    TP_ARGS(obj, offset, len),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct drm_i915_gem_object *, obj)\n\t\t\t     __field(u64, offset)\n\t\t\t     __field(u64, len)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->obj = obj;\n\t\t\t   __entry->offset = offset;\n\t\t\t   __entry->len = len;\n\t\t\t   ),\n\n\t    TP_printk(\"obj=%p, offset=0x%llx, len=0x%llx\",\n\t\t      __entry->obj, __entry->offset, __entry->len)\n);\n\nTRACE_EVENT(i915_gem_object_pread,\n\t    TP_PROTO(struct drm_i915_gem_object *obj, u64 offset, u64 len),\n\t    TP_ARGS(obj, offset, len),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct drm_i915_gem_object *, obj)\n\t\t\t     __field(u64, offset)\n\t\t\t     __field(u64, len)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->obj = obj;\n\t\t\t   __entry->offset = offset;\n\t\t\t   __entry->len = len;\n\t\t\t   ),\n\n\t    TP_printk(\"obj=%p, offset=0x%llx, len=0x%llx\",\n\t\t      __entry->obj, __entry->offset, __entry->len)\n);\n\nTRACE_EVENT(i915_gem_object_fault,\n\t    TP_PROTO(struct drm_i915_gem_object *obj, u64 index, bool gtt, bool write),\n\t    TP_ARGS(obj, index, gtt, write),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct drm_i915_gem_object *, obj)\n\t\t\t     __field(u64, index)\n\t\t\t     __field(bool, gtt)\n\t\t\t     __field(bool, write)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->obj = obj;\n\t\t\t   __entry->index = index;\n\t\t\t   __entry->gtt = gtt;\n\t\t\t   __entry->write = write;\n\t\t\t   ),\n\n\t    TP_printk(\"obj=%p, %s index=%llu %s\",\n\t\t      __entry->obj,\n\t\t      __entry->gtt ? \"GTT\" : \"CPU\",\n\t\t      __entry->index,\n\t\t      __entry->write ? \", writable\" : \"\")\n);\n\nDECLARE_EVENT_CLASS(i915_gem_object,\n\t    TP_PROTO(struct drm_i915_gem_object *obj),\n\t    TP_ARGS(obj),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(struct drm_i915_gem_object *, obj)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->obj = obj;\n\t\t\t   ),\n\n\t    TP_printk(\"obj=%p\", __entry->obj)\n);\n\nDEFINE_EVENT(i915_gem_object, i915_gem_object_clflush,\n\t     TP_PROTO(struct drm_i915_gem_object *obj),\n\t     TP_ARGS(obj)\n);\n\nDEFINE_EVENT(i915_gem_object, i915_gem_object_destroy,\n\t    TP_PROTO(struct drm_i915_gem_object *obj),\n\t    TP_ARGS(obj)\n);\n\nTRACE_EVENT(i915_gem_evict,\n\t    TP_PROTO(struct i915_address_space *vm, u64 size, u64 align, unsigned int flags),\n\t    TP_ARGS(vm, size, align, flags),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(struct i915_address_space *, vm)\n\t\t\t     __field(u64, size)\n\t\t\t     __field(u64, align)\n\t\t\t     __field(unsigned int, flags)\n\t\t\t    ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = vm->i915->drm.primary->index;\n\t\t\t   __entry->vm = vm;\n\t\t\t   __entry->size = size;\n\t\t\t   __entry->align = align;\n\t\t\t   __entry->flags = flags;\n\t\t\t  ),\n\n\t    TP_printk(\"dev=%d, vm=%p, size=0x%llx, align=0x%llx %s\",\n\t\t      __entry->dev, __entry->vm, __entry->size, __entry->align,\n\t\t      __entry->flags & PIN_MAPPABLE ? \", mappable\" : \"\")\n);\n\nTRACE_EVENT(i915_gem_evict_node,\n\t    TP_PROTO(struct i915_address_space *vm, struct drm_mm_node *node, unsigned int flags),\n\t    TP_ARGS(vm, node, flags),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(struct i915_address_space *, vm)\n\t\t\t     __field(u64, start)\n\t\t\t     __field(u64, size)\n\t\t\t     __field(unsigned long, color)\n\t\t\t     __field(unsigned int, flags)\n\t\t\t    ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = vm->i915->drm.primary->index;\n\t\t\t   __entry->vm = vm;\n\t\t\t   __entry->start = node->start;\n\t\t\t   __entry->size = node->size;\n\t\t\t   __entry->color = node->color;\n\t\t\t   __entry->flags = flags;\n\t\t\t  ),\n\n\t    TP_printk(\"dev=%d, vm=%p, start=0x%llx size=0x%llx, color=0x%lx, flags=%x\",\n\t\t      __entry->dev, __entry->vm,\n\t\t      __entry->start, __entry->size,\n\t\t      __entry->color, __entry->flags)\n);\n\nTRACE_EVENT(i915_gem_evict_vm,\n\t    TP_PROTO(struct i915_address_space *vm),\n\t    TP_ARGS(vm),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(struct i915_address_space *, vm)\n\t\t\t    ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = vm->i915->drm.primary->index;\n\t\t\t   __entry->vm = vm;\n\t\t\t  ),\n\n\t    TP_printk(\"dev=%d, vm=%p\", __entry->dev, __entry->vm)\n);\n\nTRACE_EVENT(i915_request_queue,\n\t    TP_PROTO(struct i915_request *rq, u32 flags),\n\t    TP_ARGS(rq, flags),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(u64, ctx)\n\t\t\t     __field(u16, class)\n\t\t\t     __field(u16, instance)\n\t\t\t     __field(u32, seqno)\n\t\t\t     __field(u32, flags)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = rq->i915->drm.primary->index;\n\t\t\t   __entry->class = rq->engine->uabi_class;\n\t\t\t   __entry->instance = rq->engine->uabi_instance;\n\t\t\t   __entry->ctx = rq->fence.context;\n\t\t\t   __entry->seqno = rq->fence.seqno;\n\t\t\t   __entry->flags = flags;\n\t\t\t   ),\n\n\t    TP_printk(\"dev=%u, engine=%u:%u, ctx=%llu, seqno=%u, flags=0x%x\",\n\t\t      __entry->dev, __entry->class, __entry->instance,\n\t\t      __entry->ctx, __entry->seqno, __entry->flags)\n);\n\nDECLARE_EVENT_CLASS(i915_request,\n\t    TP_PROTO(struct i915_request *rq),\n\t    TP_ARGS(rq),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(u64, ctx)\n\t\t\t     __field(u16, class)\n\t\t\t     __field(u16, instance)\n\t\t\t     __field(u32, seqno)\n\t\t\t     __field(u32, tail)\n\t\t\t     ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = rq->i915->drm.primary->index;\n\t\t\t   __entry->class = rq->engine->uabi_class;\n\t\t\t   __entry->instance = rq->engine->uabi_instance;\n\t\t\t   __entry->ctx = rq->fence.context;\n\t\t\t   __entry->seqno = rq->fence.seqno;\n\t\t\t   __entry->tail = rq->tail;\n\t\t\t   ),\n\n\t    TP_printk(\"dev=%u, engine=%u:%u, ctx=%llu, seqno=%u, tail=%u\",\n\t\t      __entry->dev, __entry->class, __entry->instance,\n\t\t      __entry->ctx, __entry->seqno, __entry->tail)\n);\n\nDEFINE_EVENT(i915_request, i915_request_add,\n\t     TP_PROTO(struct i915_request *rq),\n\t     TP_ARGS(rq)\n);\n\n#if defined(CONFIG_DRM_I915_LOW_LEVEL_TRACEPOINTS)\nDEFINE_EVENT(i915_request, i915_request_guc_submit,\n\t     TP_PROTO(struct i915_request *rq),\n\t     TP_ARGS(rq)\n);\n\nDEFINE_EVENT(i915_request, i915_request_submit,\n\t     TP_PROTO(struct i915_request *rq),\n\t     TP_ARGS(rq)\n);\n\nDEFINE_EVENT(i915_request, i915_request_execute,\n\t     TP_PROTO(struct i915_request *rq),\n\t     TP_ARGS(rq)\n);\n\nTRACE_EVENT(i915_request_in,\n\t    TP_PROTO(struct i915_request *rq, unsigned int port),\n\t    TP_ARGS(rq, port),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(u64, ctx)\n\t\t\t     __field(u16, class)\n\t\t\t     __field(u16, instance)\n\t\t\t     __field(u32, seqno)\n\t\t\t     __field(u32, port)\n\t\t\t     __field(s32, prio)\n\t\t\t    ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = rq->i915->drm.primary->index;\n\t\t\t   __entry->class = rq->engine->uabi_class;\n\t\t\t   __entry->instance = rq->engine->uabi_instance;\n\t\t\t   __entry->ctx = rq->fence.context;\n\t\t\t   __entry->seqno = rq->fence.seqno;\n\t\t\t   __entry->prio = rq->sched.attr.priority;\n\t\t\t   __entry->port = port;\n\t\t\t   ),\n\n\t    TP_printk(\"dev=%u, engine=%u:%u, ctx=%llu, seqno=%u, prio=%d, port=%u\",\n\t\t      __entry->dev, __entry->class, __entry->instance,\n\t\t      __entry->ctx, __entry->seqno,\n\t\t      __entry->prio, __entry->port)\n);\n\nTRACE_EVENT(i915_request_out,\n\t    TP_PROTO(struct i915_request *rq),\n\t    TP_ARGS(rq),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(u64, ctx)\n\t\t\t     __field(u16, class)\n\t\t\t     __field(u16, instance)\n\t\t\t     __field(u32, seqno)\n\t\t\t     __field(u32, completed)\n\t\t\t    ),\n\n\t    TP_fast_assign(\n\t\t\t   __entry->dev = rq->i915->drm.primary->index;\n\t\t\t   __entry->class = rq->engine->uabi_class;\n\t\t\t   __entry->instance = rq->engine->uabi_instance;\n\t\t\t   __entry->ctx = rq->fence.context;\n\t\t\t   __entry->seqno = rq->fence.seqno;\n\t\t\t   __entry->completed = i915_request_completed(rq);\n\t\t\t   ),\n\n\t\t    TP_printk(\"dev=%u, engine=%u:%u, ctx=%llu, seqno=%u, completed?=%u\",\n\t\t\t      __entry->dev, __entry->class, __entry->instance,\n\t\t\t      __entry->ctx, __entry->seqno, __entry->completed)\n);\n\nDECLARE_EVENT_CLASS(intel_context,\n\t\t    TP_PROTO(struct intel_context *ce),\n\t\t    TP_ARGS(ce),\n\n\t\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, guc_id)\n\t\t\t     __field(int, pin_count)\n\t\t\t     __field(u32, sched_state)\n\t\t\t     __field(u8, guc_prio)\n\t\t\t     ),\n\n\t\t    TP_fast_assign(\n\t\t\t   __entry->guc_id = ce->guc_id.id;\n\t\t\t   __entry->pin_count = atomic_read(&ce->pin_count);\n\t\t\t   __entry->sched_state = ce->guc_state.sched_state;\n\t\t\t   __entry->guc_prio = ce->guc_state.prio;\n\t\t\t   ),\n\n\t\t    TP_printk(\"guc_id=%d, pin_count=%d sched_state=0x%x, guc_prio=%u\",\n\t\t\t      __entry->guc_id, __entry->pin_count,\n\t\t\t      __entry->sched_state,\n\t\t\t      __entry->guc_prio)\n);\n\nDEFINE_EVENT(intel_context, intel_context_set_prio,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_reset,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_ban,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_register,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_deregister,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_deregister_done,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_sched_enable,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_sched_disable,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_sched_done,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_create,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_fence_release,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_free,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_steal_guc_id,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_do_pin,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\nDEFINE_EVENT(intel_context, intel_context_do_unpin,\n\t     TP_PROTO(struct intel_context *ce),\n\t     TP_ARGS(ce)\n);\n\n#else\n#if !defined(TRACE_HEADER_MULTI_READ)\nstatic inline void\ntrace_i915_request_guc_submit(struct i915_request *rq)\n{\n}\n\nstatic inline void\ntrace_i915_request_submit(struct i915_request *rq)\n{\n}\n\nstatic inline void\ntrace_i915_request_execute(struct i915_request *rq)\n{\n}\n\nstatic inline void\ntrace_i915_request_in(struct i915_request *rq, unsigned int port)\n{\n}\n\nstatic inline void\ntrace_i915_request_out(struct i915_request *rq)\n{\n}\n\nstatic inline void\ntrace_intel_context_set_prio(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_reset(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_ban(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_register(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_deregister(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_deregister_done(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_sched_enable(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_sched_disable(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_sched_done(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_create(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_fence_release(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_free(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_steal_guc_id(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_do_pin(struct intel_context *ce)\n{\n}\n\nstatic inline void\ntrace_intel_context_do_unpin(struct intel_context *ce)\n{\n}\n#endif\n#endif\n\nDEFINE_EVENT(i915_request, i915_request_retire,\n\t    TP_PROTO(struct i915_request *rq),\n\t    TP_ARGS(rq)\n);\n\nTRACE_EVENT(i915_request_wait_begin,\n\t    TP_PROTO(struct i915_request *rq, unsigned int flags),\n\t    TP_ARGS(rq, flags),\n\n\t    TP_STRUCT__entry(\n\t\t\t     __field(u32, dev)\n\t\t\t     __field(u64, ctx)\n\t\t\t     __field(u16, class)\n\t\t\t     __field(u16, instance)\n\t\t\t     __field(u32, seqno)\n\t\t\t     __field(unsigned int, flags)\n\t\t\t     ),\n\n\t     \n\t    TP_fast_assign(\n\t\t\t   __entry->dev = rq->i915->drm.primary->index;\n\t\t\t   __entry->class = rq->engine->uabi_class;\n\t\t\t   __entry->instance = rq->engine->uabi_instance;\n\t\t\t   __entry->ctx = rq->fence.context;\n\t\t\t   __entry->seqno = rq->fence.seqno;\n\t\t\t   __entry->flags = flags;\n\t\t\t   ),\n\n\t    TP_printk(\"dev=%u, engine=%u:%u, ctx=%llu, seqno=%u, flags=0x%x\",\n\t\t      __entry->dev, __entry->class, __entry->instance,\n\t\t      __entry->ctx, __entry->seqno,\n\t\t      __entry->flags)\n);\n\nDEFINE_EVENT(i915_request, i915_request_wait_end,\n\t    TP_PROTO(struct i915_request *rq),\n\t    TP_ARGS(rq)\n);\n\nTRACE_EVENT_CONDITION(i915_reg_rw,\n\tTP_PROTO(bool write, i915_reg_t reg, u64 val, int len, bool trace),\n\n\tTP_ARGS(write, reg, val, len, trace),\n\n\tTP_CONDITION(trace),\n\n\tTP_STRUCT__entry(\n\t\t__field(u64, val)\n\t\t__field(u32, reg)\n\t\t__field(u16, write)\n\t\t__field(u16, len)\n\t\t),\n\n\tTP_fast_assign(\n\t\t__entry->val = (u64)val;\n\t\t__entry->reg = i915_mmio_reg_offset(reg);\n\t\t__entry->write = write;\n\t\t__entry->len = len;\n\t\t),\n\n\tTP_printk(\"%s reg=0x%x, len=%d, val=(0x%x, 0x%x)\",\n\t\t__entry->write ? \"write\" : \"read\",\n\t\t__entry->reg, __entry->len,\n\t\t(u32)(__entry->val & 0xffffffff),\n\t\t(u32)(__entry->val >> 32))\n);\n\n \nDECLARE_EVENT_CLASS(i915_ppgtt,\n\tTP_PROTO(struct i915_address_space *vm),\n\tTP_ARGS(vm),\n\n\tTP_STRUCT__entry(\n\t\t\t__field(struct i915_address_space *, vm)\n\t\t\t__field(u32, dev)\n\t),\n\n\tTP_fast_assign(\n\t\t\t__entry->vm = vm;\n\t\t\t__entry->dev = vm->i915->drm.primary->index;\n\t),\n\n\tTP_printk(\"dev=%u, vm=%p\", __entry->dev, __entry->vm)\n)\n\nDEFINE_EVENT(i915_ppgtt, i915_ppgtt_create,\n\tTP_PROTO(struct i915_address_space *vm),\n\tTP_ARGS(vm)\n);\n\nDEFINE_EVENT(i915_ppgtt, i915_ppgtt_release,\n\tTP_PROTO(struct i915_address_space *vm),\n\tTP_ARGS(vm)\n);\n\n \nDECLARE_EVENT_CLASS(i915_context,\n\tTP_PROTO(struct i915_gem_context *ctx),\n\tTP_ARGS(ctx),\n\n\tTP_STRUCT__entry(\n\t\t\t__field(u32, dev)\n\t\t\t__field(struct i915_gem_context *, ctx)\n\t\t\t__field(struct i915_address_space *, vm)\n\t),\n\n\tTP_fast_assign(\n\t\t\t__entry->dev = ctx->i915->drm.primary->index;\n\t\t\t__entry->ctx = ctx;\n\t\t\t__entry->vm = ctx->vm;\n\t),\n\n\tTP_printk(\"dev=%u, ctx=%p, ctx_vm=%p\",\n\t\t  __entry->dev, __entry->ctx, __entry->vm)\n)\n\nDEFINE_EVENT(i915_context, i915_context_create,\n\tTP_PROTO(struct i915_gem_context *ctx),\n\tTP_ARGS(ctx)\n);\n\nDEFINE_EVENT(i915_context, i915_context_free,\n\tTP_PROTO(struct i915_gem_context *ctx),\n\tTP_ARGS(ctx)\n);\n\n#endif  \n\n \n#undef TRACE_INCLUDE_PATH\n#undef TRACE_INCLUDE_FILE\n#define TRACE_INCLUDE_PATH ../../drivers/gpu/drm/i915\n#define TRACE_INCLUDE_FILE i915_trace\n#include <trace/define_trace.h>\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}