{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556626825137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556626825143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 13:20:25 2019 " "Processing started: Tue Apr 30 13:20:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556626825143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626825143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626825143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556626825897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556626825897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837566 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837566 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837566 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "LT24Display.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/LT24Display.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file display7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segment " "Found entity 1: Display7Segment" {  } { { "Display7Segment.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Display7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 0 0 " "Found 0 design units, including 0 entities, in source file pong.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scoreboard " "Found entity 1: Scoreboard" {  } { { "Scoreboard.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle " "Found entity 1: Paddle" {  } { { "Paddle.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Paddle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file yaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Yaddr " "Found entity 1: Yaddr" {  } { { "Yaddr.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Yaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file xaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xaddr " "Found entity 1: Xaddr" {  } { { "Xaddr.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Xaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 Graphics " "Found entity 1: Graphics" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556626837616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Graphics " "Elaborating entity \"Graphics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556626837711 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ball_y Graphics.v(26) " "Verilog HDL Always Construct warning at Graphics.v(26): variable \"ball_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556626837729 "|Graphics"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ball_x Graphics.v(28) " "Verilog HDL Always Construct warning at Graphics.v(28): variable \"ball_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556626837730 "|Graphics"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "paddle_1_y Graphics.v(34) " "Verilog HDL Always Construct warning at Graphics.v(34): variable \"paddle_1_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556626837730 "|Graphics"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "paddle_1_x Graphics.v(36) " "Verilog HDL Always Construct warning at Graphics.v(36): variable \"paddle_1_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556626837731 "|Graphics"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "paddle_2_y Graphics.v(42) " "Verilog HDL Always Construct warning at Graphics.v(42): variable \"paddle_2_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556626837731 "|Graphics"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "paddle_2_x Graphics.v(44) " "Verilog HDL Always Construct warning at Graphics.v(44): variable \"paddle_2_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556626837732 "|Graphics"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel_color Graphics.v(24) " "Verilog HDL Always Construct warning at Graphics.v(24): inferring latch(es) for variable \"pixel_color\", which holds its previous value in one or more paths through the always construct" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556626837732 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[0\] Graphics.v(24) " "Inferred latch for \"pixel_color\[0\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837736 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[1\] Graphics.v(24) " "Inferred latch for \"pixel_color\[1\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837736 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[2\] Graphics.v(24) " "Inferred latch for \"pixel_color\[2\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837737 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[3\] Graphics.v(24) " "Inferred latch for \"pixel_color\[3\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837737 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[4\] Graphics.v(24) " "Inferred latch for \"pixel_color\[4\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837737 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[5\] Graphics.v(24) " "Inferred latch for \"pixel_color\[5\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837738 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[6\] Graphics.v(24) " "Inferred latch for \"pixel_color\[6\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837738 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[7\] Graphics.v(24) " "Inferred latch for \"pixel_color\[7\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837738 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[8\] Graphics.v(24) " "Inferred latch for \"pixel_color\[8\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837739 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[9\] Graphics.v(24) " "Inferred latch for \"pixel_color\[9\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837739 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[10\] Graphics.v(24) " "Inferred latch for \"pixel_color\[10\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837739 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[11\] Graphics.v(24) " "Inferred latch for \"pixel_color\[11\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837739 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[12\] Graphics.v(24) " "Inferred latch for \"pixel_color\[12\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837740 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[13\] Graphics.v(24) " "Inferred latch for \"pixel_color\[13\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837740 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[14\] Graphics.v(24) " "Inferred latch for \"pixel_color\[14\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837740 "|Graphics"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_color\[15\] Graphics.v(24) " "Inferred latch for \"pixel_color\[15\]\" at Graphics.v(24)" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626837741 "|Graphics"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pixel_color\[7\]\$latch pixel_color\[0\]\$latch " "Duplicate LATCH primitive \"pixel_color\[7\]\$latch\" merged with LATCH primitive \"pixel_color\[0\]\$latch\"" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556626838763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pixel_color\[6\]\$latch pixel_color\[0\]\$latch " "Duplicate LATCH primitive \"pixel_color\[6\]\$latch\" merged with LATCH primitive \"pixel_color\[0\]\$latch\"" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556626838763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pixel_color\[5\]\$latch pixel_color\[0\]\$latch " "Duplicate LATCH primitive \"pixel_color\[5\]\$latch\" merged with LATCH primitive \"pixel_color\[0\]\$latch\"" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556626838763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pixel_color\[4\]\$latch pixel_color\[0\]\$latch " "Duplicate LATCH primitive \"pixel_color\[4\]\$latch\" merged with LATCH primitive \"pixel_color\[0\]\$latch\"" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556626838763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pixel_color\[3\]\$latch pixel_color\[0\]\$latch " "Duplicate LATCH primitive \"pixel_color\[3\]\$latch\" merged with LATCH primitive \"pixel_color\[0\]\$latch\"" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556626838763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pixel_color\[2\]\$latch pixel_color\[0\]\$latch " "Duplicate LATCH primitive \"pixel_color\[2\]\$latch\" merged with LATCH primitive \"pixel_color\[0\]\$latch\"" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556626838763 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pixel_color\[1\]\$latch pixel_color\[0\]\$latch " "Duplicate LATCH primitive \"pixel_color\[1\]\$latch\" merged with LATCH primitive \"pixel_color\[0\]\$latch\"" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1556626838763 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1556626838763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pixel_color\[0\]\$latch " "Latch pixel_color\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball_y\[8\] " "Ports D and ENA on the latch are fed by the same signal ball_y\[8\]" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556626838764 ""}  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556626838764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[8\] GND " "Pin \"pixel_color\[8\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[9\] GND " "Pin \"pixel_color\[9\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[10\] GND " "Pin \"pixel_color\[10\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[11\] GND " "Pin \"pixel_color\[11\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[12\] GND " "Pin \"pixel_color\[12\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[13\] GND " "Pin \"pixel_color\[13\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[14\] GND " "Pin \"pixel_color\[14\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pixel_color\[15\] GND " "Pin \"pixel_color\[15\]\" is stuck at GND" {  } { { "Graphics.v" "" { Text "C:/Users/Lupo/Documents/GitHub/Pong/Graphics.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556626839004 "|Graphics|pixel_color[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556626839004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556626839131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556626840082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556626840082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556626840483 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556626840483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556626840483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556626840483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556626840579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 13:20:40 2019 " "Processing ended: Tue Apr 30 13:20:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556626840579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556626840579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556626840579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556626840579 ""}
