# Verilog-projects
“My Verilog &amp; UVM designs with testbenches, from basics to advanced”.
