
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034839                       # Number of seconds simulated
sim_ticks                                 34839111927                       # Number of ticks simulated
final_tick                               561143161935                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295211                       # Simulator instruction rate (inst/s)
host_op_rate                                   372499                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3124721                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902616                       # Number of bytes of host memory used
host_seconds                                 11149.51                       # Real time elapsed on the host
sim_insts                                  3291462841                       # Number of instructions simulated
sim_ops                                    4153181636                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       539008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       572800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       904704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2022144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1397760                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1397760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4211                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7068                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15798                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10920                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10920                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15471347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16441292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25968056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58042352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             161657                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40120426                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40120426                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40120426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15471347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16441292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25968056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98162778                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83547032                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31521871                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25716131                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101895                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13446981                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440186                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260869                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92621                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32665892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171247848                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31521871                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701055                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37133418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10968055                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4604495                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15903011                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807703                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83252617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.543744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46119199     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3030218      3.64%     59.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572279      5.49%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3165057      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2221583      2.67%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173095      2.61%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1309278      1.57%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2799328      3.36%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862580     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83252617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377295                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.049718                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598017                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4833228                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35455380                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517433                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8848551                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311455                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205089396                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1240                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8848551                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463066                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         498113                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1635296                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34069411                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2738174                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199004562                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150160                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       928633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279071526                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926365653                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926365653                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107081094                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35914                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17148                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8134678                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18251888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       111659                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3137857                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185531116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34235                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148230611                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294255                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61801280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189174875                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83252617                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915260                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29564819     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16592086     19.93%     55.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12278646     14.75%     70.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8032281      9.65%     79.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8017001      9.63%     89.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3903854      4.69%     94.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3435090      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       644144      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       784696      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83252617                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808715     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160093     14.12%     85.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       165101     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124003657     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872213      1.26%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568049      9.83%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7769605      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148230611                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.774218                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1133909                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381141995                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247367013                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144138423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149364520                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467392                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7076078                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6321                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          382                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236544                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8848551                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         260416                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49026                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185565357                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       641481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18251888                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343567                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17147                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          382                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424274                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145513329                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13615854                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2717274                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21201810                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691705                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7585956                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741694                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144200369                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144138423                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93403640                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265369152                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.725237                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62301404                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118829                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74404066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.656686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176275                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28275090     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21386866     28.74%     66.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8075884     10.85%     77.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527025      6.08%     83.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3848519      5.17%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1719050      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1649418      2.22%     93.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119103      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3803111      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74404066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3803111                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256166511                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379985357                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 294415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.835470                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.835470                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196931                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196931                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653523012                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200490646                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188518667                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83547032                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30962030                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25242357                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2070550                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13013282                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12090085                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3337941                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91225                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30967594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169999852                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30962030                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15428026                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37769932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11007171                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5068250                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15288870                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1006998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82716939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44947007     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2498015      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4662567      5.64%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4654277      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2887677      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2291010      2.77%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1440159      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1353544      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17982683     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82716939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370594                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034780                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32290612                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5012334                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36281041                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222025                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8910924                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5234304                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204040266                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8910924                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34634171                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         974913                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       832237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34114575                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3250116                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196758066                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1350678                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       998555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    276228905                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917912285                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917912285                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170635425                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105593456                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35002                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16802                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9055117                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18254926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9290309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116977                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3339020                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185444573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147609520                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285313                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62847588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192285090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     82716939                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784514                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896644                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28223961     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17965676     21.72%     55.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11979839     14.48%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7796164      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8202690      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3976379      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3130987      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       712847      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       728396      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82716939                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         919171     72.24%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180195     14.16%     86.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173085     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123496439     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1982470      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16802      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14262195      9.66%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7851614      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147609520                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766784                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1272451                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008620                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379493739                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248326109                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144243251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148881971                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       461281                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7131143                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2010                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2243360                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8910924                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         502215                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        88491                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185478177                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       368036                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18254926                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9290309                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16802                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         69464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1288064                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159793                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2447857                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145658927                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13615556                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1950589                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21283313                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20657770                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7667757                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.743436                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144288333                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144243251                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91948391                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263916871                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.726492                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348399                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99377321                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122362872                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63115830                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2095514                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73806015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149872                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27882339     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20736195     28.10%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8607516     11.66%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4286630      5.81%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4293438      5.82%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1728767      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1751818      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       931236      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3588076      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73806015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99377321                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122362872                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18170729                       # Number of memory references committed
system.switch_cpus1.commit.loads             11123780                       # Number of loads committed
system.switch_cpus1.commit.membars              16802                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17661703                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110239719                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2523812                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3588076                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255696641                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379874059                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 830093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99377321                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122362872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99377321                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840705                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840705                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189478                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189478                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654278492                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200378424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187346452                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33604                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83547032                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30634387                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24917492                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2047514                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13071308                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12075748                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3149059                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90387                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33892461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167338130                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30634387                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15224807                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35149701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10505614                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5092746                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16560733                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       810626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82558142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.497042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.301289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47408441     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1885852      2.28%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2454129      2.97%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3730653      4.52%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3616945      4.38%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2753992      3.34%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1637208      1.98%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2463276      2.98%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16607646     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82558142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366672                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.002921                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35020186                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4977929                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33872679                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       264359                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8422988                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5197664                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200170702                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8422988                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36861235                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1006361                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1273338                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32252756                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2741457                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194366825                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          911                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1184720                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       861407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          182                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270797738                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    905208460                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    905208460                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168407039                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102390617                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41396                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23365                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7755460                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18008645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9556350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       186158                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3028993                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180662337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145567477                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271214                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58746246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178508488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6368                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82558142                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.763212                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898619                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28529979     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18189316     22.03%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11727265     14.20%     70.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8022198      9.72%     80.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7517442      9.11%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4002185      4.85%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2948768      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       884176      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       736813      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82558142                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         716201     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        147393     14.22%     83.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172793     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121123629     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2055674      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16440      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14364901      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8006833      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145567477                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742342                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1036397                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007120                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    375000706                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    239448660                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141468237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146603874                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       492627                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6895125                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2432781                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8422988                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         586553                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97006                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180701585                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1176095                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18008645                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9556350                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22808                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          870                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1254809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1153192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2408001                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142762033                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13520524                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2805443                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21342223                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19994952                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7821699                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.708762                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141505440                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141468237                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90882717                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255223140                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693277                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356091                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98628754                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121218830                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59482956                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2081428                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74135154                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.635106                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154856                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28420322     38.34%     38.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21373567     28.83%     67.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7880944     10.63%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4510910      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3760103      5.07%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1839799      2.48%     91.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1848427      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       787980      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3713102      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74135154                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98628754                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121218830                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18237070                       # Number of memory references committed
system.switch_cpus2.commit.loads             11113505                       # Number of loads committed
system.switch_cpus2.commit.membars              16440                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17385344                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109262633                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473387                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3713102                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           251123838                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          369830973                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 988890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98628754                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121218830                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98628754                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847086                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847086                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180518                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180518                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       642439557                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195382751                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184912735                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32880                       # number of misc regfile writes
system.l2.replacements                          15798                       # number of replacements
system.l2.tagsinuse                      32767.977239                       # Cycle average of tags in use
system.l2.total_refs                          1275578                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48566                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.264835                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1377.454651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.996222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2088.920980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.853963                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2212.195491                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.616092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3522.323132                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5757.367463                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7712.158585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10054.090659                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042037                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000488                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063749                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000423                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.067511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000416                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.107493                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.175701                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.235356                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.306826                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28880                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34051                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        44602                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  107533                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42978                       # number of Writeback hits
system.l2.Writeback_hits::total                 42978                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28880                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34051                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        44602                       # number of demand (read+write) hits
system.l2.demand_hits::total                   107533                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28880                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34051                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        44602                       # number of overall hits
system.l2.overall_hits::total                  107533                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4211                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4475                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7062                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15792                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7068                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15798                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4211                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4475                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7068                       # number of overall misses
system.l2.overall_misses::total                 15798                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       694282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    229756149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       571128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    244354061                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       608073                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    369864099                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       845847792                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       271696                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        271696                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       694282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    229756149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       571128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    244354061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       608073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    370135795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        846119488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       694282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    229756149                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       571128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    244354061                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       608073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    370135795                       # number of overall miss cycles
system.l2.overall_miss_latency::total       846119488                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123325                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42978                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42978                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38526                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51670                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123331                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38526                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51670                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123331                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.127255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.116155                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.136691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128052                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.127255                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.116155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.136791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128094                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.127255                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.116155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.136791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128094                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43392.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54560.947281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40794.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54604.259441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43433.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52373.845794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53561.790274                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 45282.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45282.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43392.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54560.947281                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40794.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54604.259441                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43433.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52367.826118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53558.645905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43392.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54560.947281                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40794.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54604.259441                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43433.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52367.826118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53558.645905                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10920                       # number of writebacks
system.l2.writebacks::total                     10920                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4475                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15792                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15798                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15798                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       601233                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    205428235                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       489973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    218559727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       528259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    328776256                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    754383683                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       237423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       237423                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       601233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    205428235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       489973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    218559727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       528259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    329013679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    754621106                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       601233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    205428235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       489973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    218559727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       528259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    329013679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    754621106                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.127255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116155                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.136691                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128052                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.127255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.116155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.136791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.127255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.116155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.136791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128094                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37577.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48783.717644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34998.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48840.162458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37732.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46555.686208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47769.990058                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 39570.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39570.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37577.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48783.717644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34998.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48840.162458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37732.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46549.756508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47766.875934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37577.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48783.717644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34998.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48840.162458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37732.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46549.756508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47766.875934                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996220                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910644                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198940.787879                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996220                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902992                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902992                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902992                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902992                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902992                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902992                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       907187                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       907187                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       907187                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       907187                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       907187                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       907187                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15903011                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15903011                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15903011                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15903011                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15903011                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15903011                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47746.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47746.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47746.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47746.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47746.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47746.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       727294                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       727294                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       727294                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       727294                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       727294                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       727294                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45455.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45455.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45455.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45455.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45455.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45455.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33091                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163641216                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33347                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4907.224518                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414355                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585645                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903962                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096038                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10360609                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10360609                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17433458                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17433458                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17433458                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17433458                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67255                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67255                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67255                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67255                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1732313438                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1732313438                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1732313438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1732313438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1732313438                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1732313438                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10427864                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10427864                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17500713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17500713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17500713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17500713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006450                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006450                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003843                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003843                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003843                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003843                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25757.392580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25757.392580                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25757.392580                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25757.392580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25757.392580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25757.392580                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9704                       # number of writebacks
system.cpu0.dcache.writebacks::total             9704                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34164                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34164                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34164                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34164                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33091                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33091                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33091                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33091                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33091                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    478588893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    478588893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    478588893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    478588893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    478588893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    478588893                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14462.811429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14462.811429                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14462.811429                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14462.811429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14462.811429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14462.811429                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997456                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011899088                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185527.187905                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997456                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15288853                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15288853                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15288853                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15288853                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15288853                       # number of overall hits
system.cpu1.icache.overall_hits::total       15288853                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       720728                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       720728                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       720728                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       720728                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       720728                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       720728                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15288870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15288870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15288870                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15288870                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15288870                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15288870                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42395.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42395.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42395.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42395.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42395.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42395.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       586468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       586468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       586468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       586468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       586468                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       586468                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41890.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41890.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41890.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41890.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41890.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41890.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38526                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168566394                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38782                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4346.511113                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.725309                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.274691                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905177                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094823                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10387516                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10387516                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7013889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7013889                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16802                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16802                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16802                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16802                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17401405                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17401405                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17401405                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17401405                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       100360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       100360                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       100360                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        100360                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       100360                       # number of overall misses
system.cpu1.dcache.overall_misses::total       100360                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3032124734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3032124734                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3032124734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3032124734                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3032124734                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3032124734                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10487876                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10487876                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7013889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7013889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17501765                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17501765                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17501765                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17501765                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009569                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009569                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005734                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005734                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30212.482403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30212.482403                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30212.482403                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30212.482403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30212.482403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30212.482403                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9254                       # number of writebacks
system.cpu1.dcache.writebacks::total             9254                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        61834                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61834                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61834                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61834                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61834                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61834                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38526                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38526                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38526                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    490328714                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    490328714                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    490328714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    490328714                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    490328714                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    490328714                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12727.215750                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12727.215750                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12727.215750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12727.215750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12727.215750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12727.215750                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.997504                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013422511                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2039079.498994                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997504                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16560716                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16560716                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16560716                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16560716                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16560716                       # number of overall hits
system.cpu2.icache.overall_hits::total       16560716                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       782099                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       782099                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       782099                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       782099                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       782099                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       782099                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16560733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16560733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16560733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16560733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16560733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16560733                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46005.823529                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46005.823529                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46005.823529                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46005.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46005.823529                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46005.823529                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       627745                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       627745                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       627745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       627745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       627745                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       627745                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44838.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44838.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44838.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44838.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44838.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44838.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51670                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172894835                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51926                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3329.639006                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.272400                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.727600                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911220                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088780                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10286473                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10286473                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7086724                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7086724                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17390                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17390                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16440                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16440                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17373197                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17373197                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17373197                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17373197                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       131235                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       131235                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2949                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2949                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134184                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134184                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4015752484                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4015752484                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    169165930                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    169165930                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4184918414                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4184918414                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4184918414                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4184918414                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10417708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10417708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7089673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7089673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17507381                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17507381                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17507381                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17507381                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012597                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000416                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007664                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007664                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007664                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007664                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30599.706511                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30599.706511                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 57363.828416                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57363.828416                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31187.909244                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31187.909244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31187.909244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31187.909244                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       417690                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        29835                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24020                       # number of writebacks
system.cpu2.dcache.writebacks::total            24020                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79571                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79571                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2943                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2943                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82514                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82514                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51664                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51664                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51670                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51670                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51670                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51670                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    764353492                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    764353492                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       277696                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       277696                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    764631188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    764631188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    764631188                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    764631188                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004959                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004959                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002951                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002951                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14794.702152                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14794.702152                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46282.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46282.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14798.358583                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14798.358583                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14798.358583                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14798.358583                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
