// Seed: 1881118188
module module_0 (
    output wand id_0
);
  tri0 id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    output wor id_7,
    output tri id_8,
    input tri1 id_9
    , id_41,
    input wand id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wand id_14,
    input wor id_15,
    input supply0 id_16,
    output wand id_17
    , id_42,
    input supply1 id_18,
    output wire id_19,
    input tri1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input wor id_23,
    output tri id_24,
    input tri0 id_25,
    input uwire id_26,
    output wor id_27,
    input uwire id_28,
    input wire id_29,
    output tri id_30,
    input wand id_31,
    input tri0 id_32,
    input wand id_33,
    input tri1 id_34,
    input wand id_35,
    input tri0 id_36,
    input tri0 id_37,
    output supply0 id_38,
    output tri1 id_39
);
  assign id_41 = id_32;
  module_0(
      id_14
  );
  wire id_43, id_44;
  wire id_45;
endmodule
