                                                                      Page 1
                                                              C:\Users\dlrj.01\AppData\Local\Temp\gh_0000i441.si
Command Line: D:\ghs\comp_202114\asarm.exe -annotate_call_return -elf -b0 -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/source/config -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/generated/include -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/source/stubs -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/source/template -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/source/boards/S32K344EVB_Q172_SCOS -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/generated/templates -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/generated/instance/Crypto/include -ID:/EB/tresos/plugins/SecOC_TS_TxDxM2I8R0/include -ID:/EB/tresos/plugins/SecOC_TS_TxDxM2I8R0/src -ID:/EB/tresos/plugins/Atomics_TS_TxDxM1I0R0/include -ID:/EB/tresos/plugins/Base_TS_TxDxM5I2R0/include -ID:/EB/tresos/plugins/BswM_TS_TxDxM1I16R0/include -ID:/EB/tresos/plugins/CanIf_TS_TxDxM6I10R0/include -ID:/EB/tresos/plugins/CanNm_TS_TxDxM6I20R0/include -ID:/EB/tresos/plugins/CanNm_TS_TxDxM6I20R0/src -IC:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/generated/src -ID:/EB/tresos/plugins/CanSM_TS_TxDxM3I7R0/include -ID:/EB/tresos/plugins/CanSM_TS_TxDxM3I7R0/src -ID:/EB/tresos/plugins/CanTp_TS_TxDxM6I8R0/include -ID:/EB/tresos/plugins/CanTp_TS_TxDxM6I8R0/src -ID:/EB/tresos/plugins/CanTrcv_TS_TxDxM1I0R0/include -ID:/EB/tresos/plugins/Com_TS_TxDxM6I3R0/include -ID:/EB/tresos/plugins/Com_TS_TxDxM6I3R0/src -ID:/EB/tresos/plugins/ComM_TS_TxDxM5I21R0/include -ID:/EB/tresos/plugins/ComM_TS_TxDxM5I21R0/src -ID:/EB/tresos/plugins/ComXf_TS_TxDxM1I0R0/include -ID:/ghs/comp_202114/ansi -ID:/EB/tresos/plugins/Compiler_TS_TxDxM1I0R0/include -ID:/EB/tresos/plugins/Compiler_TS_TxDxM1I0R0/include/CORTEXM/multi -ID:/EB/tresos/plugins/Crc_TS_TxDxM6I11R0/include -ID:/EB/tresos/plugins/CryIf_TS_TxDxM1I0R0/include -ID:/EB/tresos/plugins/Csm_TS_TxDxM3I1R0/include -ID:/EB/tresos/plugins/Dcm_TS_TxDxM5I0R0/include -ID:/EB/tresos/plugins/Dem_TS_TxDxM6I4R0/include -ID:/EB/tresos/plugins/Det_TS_TxDxM6I5R0/include -ID:/EB/tresos/plugins/E2E_TS_TxDxM2I0R0/include -ID:/EB/tresos/plugins/E2EP05_TS_TxDxM1I0R0/include -ID:/EB/tresos/plugins/E2ESM_TS_TxDxM1I1R0/include -ID:/EB/tresos/plugins/E2EXf_TS_TxDxM1I0R0/include -ID:/EB/tresos/plugins/EcuC_TS_TxDxM5I0R0/src -ID:/EB/tresos/plugins/EcuC_TS_TxDxM5I0R0/include -ID:/EB/tresos/plugins/EcuM_TS_TxDxM5I15R0/include -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/MCAL_Delivery/eclipse/plugins/Base_TS_T40D34M20I1R0/header -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/MCAL_Delivery/eclipse/plugins/Can_TS_T40D34M20I1R0/include -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/MCAL_Delivery/eclipse/plugins/Dio_TS_T40D34M20I1R0/include -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/MCAL_Delivery/eclipse/plugins/Fee_TS_T40D34M20I1R0/include -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/MCAL_Delivery/eclipse/plugins/Fls_TS_T40D34M20I1R0/include -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/MCAL_Delivery/eclipse/plugins/Mcu_TS_T40D34M20I1R0/include -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/MCAL_Delivery/eclipse/plugins/Port_TS_T40D34M20I1R0/include -ID:/EB/tresos/plugins/McalExt_TS_T40DxM1I0R0/include -ID:/EB/tresos/plugins/MemIf_TS_TxDxM5I11R0/include -ID:/EB/tresos/plugins/Nm_TS_TxDxM5I12R0/include -ID:/EB/tresos/plugins/NvM_TS_TxDxM6I17R0/include -ID:/EB/tresos/plugins/Os_TS_T40D37M6I1R0/include -ID:/EB/tresos/plugins/PbcfgM_TS_TxDxM1I2R0/include -ID:/EB/tresos/plugins/PbcfgM_TS_TxDxM1I2R0/src -ID:/EB/tresos/plugins/PduR_TS_TxDxM5I3R0/include -ID:/EB/tresos/plugins/PduR_TS_TxDxM5I3R0/src -ID:/EB/tresos/plugins/Platforms_TS_T40DxM4I0R0/include -ID:/EB/tresos/plugins/Rte_TS_TxDxM6I8R0/include -ID:/EB/tresos/plugins/SCrc_TS_TxDxM2I0R0/include -ID:/EB/tresos/plugins/WdgIf_TS_TxDxM6I1R0/include -ID:/EB/tresos/plugins/WdgM_TS_TxDxM6I1R0/include -ID:\ghs\comp_202114\lib\thumb2 -cpu=cortexm7 -fpu=vfpv5_d16 -fpu=single -thumb_divide -source=C:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/obj/CORTEXM-dispatchunknowninterrupt.s -o C:\Users\dlrj.01\Desktop\ACHITA\Resource\Applications\342\Application_Can_0902\Application_Can\output\obj\gh_0000i441.o -list=C:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/obj/CORTEXM-dispatchunknowninterrupt.lst C:\Users\dlrj.01\AppData\Local\Temp\gh_0000i441.si 
Original File: C:\Users\dlrj.01\AppData\Local\Temp\gh_0000i441.si
Source File: C:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/obj/CORTEXM-dispatchunknowninterrupt.s
Directory: C:\Users\dlrj.01\Desktop\ACHITA\Resource\Applications\342\Application_Can_0902\Application_Can\util
Host OS: Windows
EASE: Copyright (C) 1983-2021 Green Hills Software.  All Rights Reserved.
Release: Compiler v2021.1.4
Build Directory: [Directory] COMP-VAL-WIN1:C:/autoval2/v2021.1-2021-04-25/win64-comp
Revision: [VCInfo] http://toolsvc/branches/release-branch-2021-1-comp/src@696881 (built by auto-compiler)
Revision Date: Mon Apr 26 12:33:25 2021

Release Date: Mon Apr 26 08:01:05 2021

                       0 #line 1 "C:/Users/dlrj.01/Desktop/ACHITA/Resource/Applications/342/Application_Can_0902/Application_Can/output/obj/CORTEXM-dispatchunknowninterrupt.s"
                       1 .macro neg rDest rSrc
                       2  rsb rDest,rSrc,#0
                       3  .endm
                       4 
                       5 .macro OS_GET_KERNEL_PTR litBase destReg sReg
                       6  ldr destReg, litBase
                       7  ldr destReg, [destReg]
                       8  .endm
                       9 
                      10 .macro OS_GENLIT_ACTIVATE_SVC
                      11 
                      12 OS_SHCSR_Addr:
                      13  .word 0xE000ED24
                      14  .endm
                      15 
                      16 .macro OS_ACTIVATE_SVC reg1 reg2
                      17  ldr reg1, OS_SHCSR_Addr
                      18  ldr reg2, [reg1]
                      19  orr reg2, reg2, #0x00000080
                      20  str reg2, [reg1]
                      21  dsb
                      22  isb
                      23  .endm
                      24 
                      25 .macro OS_SETLEVEL level oldLevel
                      26  lsl level, level, #4
                      27  mrs oldLevel, basepri
                      28  lsr oldLevel, oldLevel, #4
                      29  msr basepri, level
                      30  .endm
                      31 
                      32 .macro OS_ENABLE_FPU addrR tmpR storeR
                      33  movw addrR, #(0xED88)
                      34  movt addrR, #(0xE000)
                      35  ldr storeR, [addrR]
                      36  orr tmpR, storeR, #0x00f00000
                      37  str tmpR, [addrR]
                      38  .endm
                      39 
                      40 .macro OS_DISABLE_FPU addrR tmpR storeR
                      41  movw addrR, #(0xED88)
                      42  movt addrR, #(0xE000)
                      43  ldr storeR, [addrR]
                      44  movw tmpR, #(0xffff)
                      45  movt tmpR, #(0xff0f)
                      46  and tmpR, storeR, tmpR
                      47  str tmpR, [addrR]
                      48  .endm
                      49 

                                                                      Page 2
                                                              C:\Users\dlrj.01\AppData\Local\Temp\gh_0000i441.si
                      50 .macro OS_GET_MPU_CTRL_ADDR destR
                      51  movw destR, #(0xED94)
                      52  movt destR, #(0xE000)
                      53  .endm
                      54 
                      55 .macro OS_ENABLE_MPU reg1 reg2
                      56  .endm
                      57 
                      58 .macro OS_DISABLE_MPU_GET_STATE reg1 reg2 result
                      59  .endm
                      60 
                      61 .macro OS_MPU_SET_CTRL reg1 ctrl
                      62  .endm
                      63 
                      64 .macro DispatchInterrupt isrid entry exit level corevar
                      65  cpsid i
                      66  OS_DISABLE_MPU_GET_STATE r0, r1, r2
                      67  OS_DISABLE_FPU r0, r1, r3
                      68  push {r4-r11, lr}
                      69  push {r2, r3}
                      70  OS_GET_KERNEL_PTR corevar, r1, r0
                      71  ldrb r4, [r1, #(((((0 + 4) + 4) + 4) + 4) + 0)]
                      72  mov r0, #1
                      73  strb r0, [r1, #(((((0 + 4) + 4) + 4) + 4) + 0)]
                      74  mov r2, #level
                      75  OS_SETLEVEL r2, r0
                      76  push {r0}
                      77  cpsie i
                      78  mov r0, #isrid
                      79  bl entry
                      80  mov r0,r4
                      81  bl exit
                      82  .endm
                      83  .section ".os_text", "ax"
                      84  .thumb2
                      85  .global DispatchUnknownInterrupt
                      86  .import OS_kernel_ptr
                      87  .import OS_CORTEXM_IntDisableUnknownInterrupt
                      88  .import OS_IntDisableConditional
                      89  .import OS_UnknownInterrupt
                      90  .import OS_CORTEXM_IntReturnFromInterrupt
                      91  .align 4
                      92 
                      93 OS_kernelDataAddr:
00000000 00000000*    94  .word OS_kernel_ptr
                      95  .type DispatchUnknownInterrupt, $function
                      96 DispatchUnknownInterrupt:
00000004 b672         97  cpsid i
                      98  OS_DISABLE_MPU_GET_STATE r0, r1, r2
                      98 <MACRO BEGIN>
                      98 <MACRO END>
                      99  OS_DISABLE_FPU r0, r1, r3
                      99 <MACRO BEGIN>
                      99 movw r0 , ( 0xED88 ) 
                      99 movt r0 , ( 0xE000 ) 
                      99 ldr r3 , [ r0 ] 
                      99 movw r1 , ( 0xffff ) 
                      99 movt r1 , ( 0xff0f ) 
                      99 and r1 , r3 , r1 
                      99 str r1 , [ r0 ] 
00000006 f64e5088     99 <MACRO END>

                                                                      Page 3
                                                              C:\Users\dlrj.01\AppData\Local\Temp\gh_0000i441.si
0000000a f2ce0000 
0000000e 6803 
00000010 f64f71ff 
00000014 f6cf710f 
00000018 ea030101 
0000001c 6001 
0000001e e92d4ff0    100  push {r4-r11, lr}
00000022 b40e        101  push {r1, r2, r3}
                     102  OS_GET_KERNEL_PTR OS_kernelDataAddr, r7, r0
                     102 <MACRO BEGIN>
                     102 ldr r7 , OS_kernelDataAddr 
                     102 ldr r7 , [ r7 ] 
00000024 f8df7fd8*   102 <MACRO END>
00000028 683f 
0000002a f04f0001    103  mov r0, #1
0000002e 7c3e        104  ldrb r6, [r7, #(((((0 + 4) + 4) + 4) + 4) + 0)]
00000030 7438        105  strb r0, [r7, #(((((0 + 4) + 4) + 4) + 4) + 0)]
00000032 f000f800*   106  bl OS_IntDisableConditional
00000036 9000        107  str r0, [sp]
00000038 f000f800*   108  bl OS_CORTEXM_IntDisableUnknownInterrupt
0000003c b662        109  cpsie i
0000003e f000f800*   110  bl OS_UnknownInterrupt
00000042 b672        111  cpsid i
00000044 743e        112  strb r6, [r7, #(((((0 + 4) + 4) + 4) + 4) + 0)]
00000046 f000f800*   113  bl OS_CORTEXM_IntReturnFromInterrupt
                     114  .size DispatchUnknownInterrupt, . - DispatchUnknownInterrupt
                     115 
