
BLE_p2pServer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d4c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  08008e88  08008e88  00018e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080090ec  080090ec  000190ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080090f0  080090f0  000190f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000004  080090f4  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 TIMERSERVER_CONTEXT 00000099  20000040  08009130  00020040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 0000003d  200000dc  080091c9  000200dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  2000011c  08009206  0002011c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 BLE_APP_CONTEXT 00000098  20000130  08009217  00020130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000003f4  200001c8  080092af  000201c8  2**2
                  ALLOC
 11 ._user_heap_stack 00001404  200005bc  080092af  000205bc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201c8  2**0
                  CONTENTS, READONLY
 13 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 14 MB_MEM1       000001b7  20030028  20030028  00030000  2**2
                  ALLOC
 15 MB_MEM2       00000877  200301e0  200301e0  00030000  2**2
                  ALLOC
 16 .debug_line   0002c416  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   0003b93d  00000000  00000000  0004c60e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00006b0e  00000000  00000000  00087f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 000028d0  00000000  00000000  0008ea60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f81c2  00000000  00000000  00091330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00002648  00000000  00000000  001894f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0002c9d9  00000000  00000000  0018bb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000053  00000000  00000000  001b8519  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000a958  00000000  00000000  001b856c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .stabstr      0000014d  00000000  00000000  001c2ec4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200001c8 	.word	0x200001c8
 8000158:	00000000 	.word	0x00000000
 800015c:	08008e70 	.word	0x08008e70

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200001cc 	.word	0x200001cc
 8000178:	08008e70 	.word	0x08008e70

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800018c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800018e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000190:	3304      	adds	r3, #4

08000192 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000192:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000194:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000196:	d3f9      	bcc.n	800018c <CopyDataInit>
  bx lr
 8000198:	4770      	bx	lr

0800019a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800019a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800019c:	3004      	adds	r0, #4

0800019e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800019e:	4288      	cmp	r0, r1
  bcc FillZerobss
 80001a0:	d3fb      	bcc.n	800019a <FillZerobss>
  bx lr
 80001a2:	4770      	bx	lr

080001a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001a4:	480c      	ldr	r0, [pc, #48]	; (80001d8 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80001a6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80001a8:	f001 ff28 	bl	8001ffc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80001ac:	480b      	ldr	r0, [pc, #44]	; (80001dc <LoopForever+0x8>)
 80001ae:	490c      	ldr	r1, [pc, #48]	; (80001e0 <LoopForever+0xc>)
 80001b0:	4a0c      	ldr	r2, [pc, #48]	; (80001e4 <LoopForever+0x10>)
 80001b2:	2300      	movs	r3, #0
 80001b4:	f7ff ffed 	bl	8000192 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80001b8:	480b      	ldr	r0, [pc, #44]	; (80001e8 <LoopForever+0x14>)
 80001ba:	490c      	ldr	r1, [pc, #48]	; (80001ec <LoopForever+0x18>)
 80001bc:	2300      	movs	r3, #0
 80001be:	f7ff ffee 	bl	800019e <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80001c2:	480b      	ldr	r0, [pc, #44]	; (80001f0 <LoopForever+0x1c>)
 80001c4:	490b      	ldr	r1, [pc, #44]	; (80001f4 <LoopForever+0x20>)
 80001c6:	2300      	movs	r3, #0
 80001c8:	f7ff ffe9 	bl	800019e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80001cc:	f008 fe16 	bl	8008dfc <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80001d0:	f001 fae6 	bl	80017a0 <main>

080001d4 <LoopForever>:

LoopForever:
  b LoopForever
 80001d4:	e7fe      	b.n	80001d4 <LoopForever>
 80001d6:	0000      	.short	0x0000
  ldr   r0, =_estack
 80001d8:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80001dc:	20000004 	.word	0x20000004
 80001e0:	20000040 	.word	0x20000040
 80001e4:	080090f4 	.word	0x080090f4
  INIT_BSS _sbss, _ebss
 80001e8:	200001c8 	.word	0x200001c8
 80001ec:	200005bc 	.word	0x200005bc
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80001f0:	200301e0 	.word	0x200301e0
 80001f4:	20030a57 	.word	0x20030a57

080001f8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80001f8:	e7fe      	b.n	80001f8 <ADC1_IRQHandler>
	...

080001fc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b083      	sub	sp, #12
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000204:	4b06      	ldr	r3, [pc, #24]	; (8000220 <LL_EXTI_EnableIT_32_63+0x24>)
 8000206:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800020a:	4905      	ldr	r1, [pc, #20]	; (8000220 <LL_EXTI_EnableIT_32_63+0x24>)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	4313      	orrs	r3, r2
 8000210:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000214:	bf00      	nop
 8000216:	370c      	adds	r7, #12
 8000218:	46bd      	mov	sp, r7
 800021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021e:	4770      	bx	lr
 8000220:	58000800 	.word	0x58000800

08000224 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000224:	b480      	push	{r7}
 8000226:	b085      	sub	sp, #20
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800022c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000230:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000232:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	4313      	orrs	r3, r2
 800023a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800023c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000240:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	4013      	ands	r3, r2
 8000246:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000248:	68fb      	ldr	r3, [r7, #12]
}
 800024a:	bf00      	nop
 800024c:	3714      	adds	r7, #20
 800024e:	46bd      	mov	sp, r7
 8000250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000254:	4770      	bx	lr

08000256 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000256:	b480      	push	{r7}
 8000258:	b085      	sub	sp, #20
 800025a:	af00      	add	r7, sp, #0
 800025c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 800025e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000262:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8000266:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	4313      	orrs	r3, r2
 800026e:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000272:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000276:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	4013      	ands	r3, r2
 800027e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000280:	68fb      	ldr	r3, [r7, #12]
}
 8000282:	bf00      	nop
 8000284:	3714      	adds	r7, #20
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr

0800028e <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 800028e:	b580      	push	{r7, lr}
 8000290:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000292:	f002 f8b5 	bl	8002400 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000296:	f002 f8b9 	bl	800240c <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 800029a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800029e:	f7ff ffad 	bl	80001fc <LL_EXTI_EnableIT_32_63>

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
#endif

  APPD_SetCPU2GpioConfig( );
 80002a2:	f000 f821 	bl	80002e8 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 80002a6:	f000 f8c3 	bl	8000430 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 80002aa:	bf00      	nop
}
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 80002b0:	b5b0      	push	{r4, r5, r7, lr}
 80002b2:	b088      	sub	sp, #32
 80002b4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 80002b6:	4b0b      	ldr	r3, [pc, #44]	; (80002e4 <APPD_EnableCPU2+0x34>)
 80002b8:	1d3c      	adds	r4, r7, #4
 80002ba:	461d      	mov	r5, r3
 80002bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002c4:	c403      	stmia	r4!, {r0, r1}
 80002c6:	8022      	strh	r2, [r4, #0]
 80002c8:	3402      	adds	r4, #2
 80002ca:	0c13      	lsrs	r3, r2, #16
 80002cc:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80002ce:	f007 fba9 	bl	8007a24 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	4618      	mov	r0, r3
 80002d6:	f006 fecc 	bl	8007072 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80002da:	bf00      	nop
}
 80002dc:	3720      	adds	r7, #32
 80002de:	46bd      	mov	sp, r7
 80002e0:	bdb0      	pop	{r4, r5, r7, pc}
 80002e2:	bf00      	nop
 80002e4:	08008e88 	.word	0x08008e88

080002e8 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b088      	sub	sp, #32
 80002ec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]
 80002f8:	60da      	str	r2, [r3, #12]
 80002fa:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000300:	2300      	movs	r3, #0
 8000302:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000304:	2300      	movs	r3, #0
 8000306:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000308:	2300      	movs	r3, #0
 800030a:	77fb      	strb	r3, [r7, #31]
 800030c:	e038      	b.n	8000380 <APPD_SetCPU2GpioConfig+0x98>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 800030e:	7ffb      	ldrb	r3, [r7, #31]
 8000310:	4a44      	ldr	r2, [pc, #272]	; (8000424 <APPD_SetCPU2GpioConfig+0x13c>)
 8000312:	00db      	lsls	r3, r3, #3
 8000314:	4413      	add	r3, r2
 8000316:	799b      	ldrb	r3, [r3, #6]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d02b      	beq.n	8000374 <APPD_SetCPU2GpioConfig+0x8c>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 800031c:	7ffb      	ldrb	r3, [r7, #31]
 800031e:	4a41      	ldr	r2, [pc, #260]	; (8000424 <APPD_SetCPU2GpioConfig+0x13c>)
 8000320:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000324:	4a40      	ldr	r2, [pc, #256]	; (8000428 <APPD_SetCPU2GpioConfig+0x140>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d01b      	beq.n	8000362 <APPD_SetCPU2GpioConfig+0x7a>
 800032a:	4a3f      	ldr	r2, [pc, #252]	; (8000428 <APPD_SetCPU2GpioConfig+0x140>)
 800032c:	4293      	cmp	r3, r2
 800032e:	d823      	bhi.n	8000378 <APPD_SetCPU2GpioConfig+0x90>
 8000330:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000334:	d003      	beq.n	800033e <APPD_SetCPU2GpioConfig+0x56>
 8000336:	4a3d      	ldr	r2, [pc, #244]	; (800042c <APPD_SetCPU2GpioConfig+0x144>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d009      	beq.n	8000350 <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 800033c:	e01c      	b.n	8000378 <APPD_SetCPU2GpioConfig+0x90>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 800033e:	7ffb      	ldrb	r3, [r7, #31]
 8000340:	4a38      	ldr	r2, [pc, #224]	; (8000424 <APPD_SetCPU2GpioConfig+0x13c>)
 8000342:	00db      	lsls	r3, r3, #3
 8000344:	4413      	add	r3, r2
 8000346:	889a      	ldrh	r2, [r3, #4]
 8000348:	8bbb      	ldrh	r3, [r7, #28]
 800034a:	4313      	orrs	r3, r2
 800034c:	83bb      	strh	r3, [r7, #28]
          break;
 800034e:	e014      	b.n	800037a <APPD_SetCPU2GpioConfig+0x92>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8000350:	7ffb      	ldrb	r3, [r7, #31]
 8000352:	4a34      	ldr	r2, [pc, #208]	; (8000424 <APPD_SetCPU2GpioConfig+0x13c>)
 8000354:	00db      	lsls	r3, r3, #3
 8000356:	4413      	add	r3, r2
 8000358:	889a      	ldrh	r2, [r3, #4]
 800035a:	8b7b      	ldrh	r3, [r7, #26]
 800035c:	4313      	orrs	r3, r2
 800035e:	837b      	strh	r3, [r7, #26]
          break;
 8000360:	e00b      	b.n	800037a <APPD_SetCPU2GpioConfig+0x92>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8000362:	7ffb      	ldrb	r3, [r7, #31]
 8000364:	4a2f      	ldr	r2, [pc, #188]	; (8000424 <APPD_SetCPU2GpioConfig+0x13c>)
 8000366:	00db      	lsls	r3, r3, #3
 8000368:	4413      	add	r3, r2
 800036a:	889a      	ldrh	r2, [r3, #4]
 800036c:	8b3b      	ldrh	r3, [r7, #24]
 800036e:	4313      	orrs	r3, r2
 8000370:	833b      	strh	r3, [r7, #24]
          break;
 8000372:	e002      	b.n	800037a <APPD_SetCPU2GpioConfig+0x92>
      }
    }
 8000374:	bf00      	nop
 8000376:	e000      	b.n	800037a <APPD_SetCPU2GpioConfig+0x92>
          break;
 8000378:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 800037a:	7ffb      	ldrb	r3, [r7, #31]
 800037c:	3301      	adds	r3, #1
 800037e:	77fb      	strb	r3, [r7, #31]
 8000380:	7ffb      	ldrb	r3, [r7, #31]
 8000382:	2b21      	cmp	r3, #33	; 0x21
 8000384:	d9c3      	bls.n	800030e <APPD_SetCPU2GpioConfig+0x26>
  }

  gpio_config.Pull = GPIO_NOPULL;
 8000386:	2300      	movs	r3, #0
 8000388:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 800038a:	2301      	movs	r3, #1
 800038c:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800038e:	2303      	movs	r3, #3
 8000390:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8000392:	8bbb      	ldrh	r3, [r7, #28]
 8000394:	2b00      	cmp	r3, #0
 8000396:	d014      	beq.n	80003c2 <APPD_SetCPU2GpioConfig+0xda>
  {
    gpio_config.Pin = gpioa_pin_list;
 8000398:	8bbb      	ldrh	r3, [r7, #28]
 800039a:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800039c:	2001      	movs	r0, #1
 800039e:	f7ff ff41 	bl	8000224 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 80003a2:	2001      	movs	r0, #1
 80003a4:	f7ff ff57 	bl	8000256 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 80003a8:	1d3b      	adds	r3, r7, #4
 80003aa:	4619      	mov	r1, r3
 80003ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b0:	f002 fb38 	bl	8002a24 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 80003b4:	8bbb      	ldrh	r3, [r7, #28]
 80003b6:	2200      	movs	r2, #0
 80003b8:	4619      	mov	r1, r3
 80003ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003be:	f002 fca1 	bl	8002d04 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 80003c2:	8b7b      	ldrh	r3, [r7, #26]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d012      	beq.n	80003ee <APPD_SetCPU2GpioConfig+0x106>
  {
    gpio_config.Pin = gpiob_pin_list;
 80003c8:	8b7b      	ldrh	r3, [r7, #26]
 80003ca:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003cc:	2002      	movs	r0, #2
 80003ce:	f7ff ff29 	bl	8000224 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 80003d2:	2002      	movs	r0, #2
 80003d4:	f7ff ff3f 	bl	8000256 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	4619      	mov	r1, r3
 80003dc:	4813      	ldr	r0, [pc, #76]	; (800042c <APPD_SetCPU2GpioConfig+0x144>)
 80003de:	f002 fb21 	bl	8002a24 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 80003e2:	8b7b      	ldrh	r3, [r7, #26]
 80003e4:	2200      	movs	r2, #0
 80003e6:	4619      	mov	r1, r3
 80003e8:	4810      	ldr	r0, [pc, #64]	; (800042c <APPD_SetCPU2GpioConfig+0x144>)
 80003ea:	f002 fc8b 	bl	8002d04 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80003ee:	8b3b      	ldrh	r3, [r7, #24]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d013      	beq.n	800041c <APPD_SetCPU2GpioConfig+0x134>
  {
    gpio_config.Pin = gpioc_pin_list;
 80003f4:	8b3b      	ldrh	r3, [r7, #24]
 80003f6:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f8:	2004      	movs	r0, #4
 80003fa:	f7ff ff13 	bl	8000224 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80003fe:	2004      	movs	r0, #4
 8000400:	f7ff ff29 	bl	8000256 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8000404:	1d3b      	adds	r3, r7, #4
 8000406:	4619      	mov	r1, r3
 8000408:	4807      	ldr	r0, [pc, #28]	; (8000428 <APPD_SetCPU2GpioConfig+0x140>)
 800040a:	f002 fb0b 	bl	8002a24 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 800040e:	8b3b      	ldrh	r3, [r7, #24]
 8000410:	2200      	movs	r2, #0
 8000412:	4619      	mov	r1, r3
 8000414:	4804      	ldr	r0, [pc, #16]	; (8000428 <APPD_SetCPU2GpioConfig+0x140>)
 8000416:	f002 fc75 	bl	8002d04 <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 800041a:	bf00      	nop
 800041c:	bf00      	nop
}
 800041e:	3720      	adds	r7, #32
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}
 8000424:	08008f08 	.word	0x08008f08
 8000428:	48000800 	.word	0x48000800
 800042c:	48000400 	.word	0x48000400

08000430 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8000434:	bf00      	nop
}
 8000436:	46bd      	mov	sp, r7
 8000438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043c:	4770      	bx	lr
	...

08000440 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000448:	4b07      	ldr	r3, [pc, #28]	; (8000468 <LL_C2_PWR_SetPowerMode+0x28>)
 800044a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800044e:	f023 0207 	bic.w	r2, r3, #7
 8000452:	4905      	ldr	r1, [pc, #20]	; (8000468 <LL_C2_PWR_SetPowerMode+0x28>)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4313      	orrs	r3, r2
 8000458:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr
 8000468:	58000400 	.word	0x58000400

0800046c <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000478:	689b      	ldr	r3, [r3, #8]
 800047a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800047e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4313      	orrs	r3, r2
 8000486:	608b      	str	r3, [r1, #8]
}
 8000488:	bf00      	nop
 800048a:	370c      	adds	r7, #12
 800048c:	46bd      	mov	sp, r7
 800048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000492:	4770      	bx	lr

08000494 <APPE_Init>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 8000498:	f000 f814 	bl	80004c4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800049c:	4908      	ldr	r1, [pc, #32]	; (80004c0 <APPE_Init+0x2c>)
 800049e:	2000      	movs	r0, #0
 80004a0:	f000 fd08 	bl	8000eb4 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 80004a4:	f7ff fef3 	bl	800028e <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 80004a8:	2101      	movs	r1, #1
 80004aa:	2001      	movs	r0, #1
 80004ac:	f008 fa5a 	bl	8008964 <UTIL_LPM_SetOffMode>

  Led_Init();
 80004b0:	f000 f867 	bl	8000582 <Led_Init>

  Button_Init();
 80004b4:	f000 f875 	bl	80005a2 <Button_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80004b8:	f000 f812 	bl	80004e0 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 80004bc:	bf00      	nop
}
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	200004cc 	.word	0x200004cc

080004c4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80004c8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80004cc:	f7ff ffce 	bl	800046c <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80004d0:	f008 fa36 	bl	8008940 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80004d4:	2004      	movs	r0, #4
 80004d6:	f7ff ffb3 	bl	8000440 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 80004da:	bf00      	nop
}
 80004dc:	bd80      	pop	{r7, pc}
	...

080004e0 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b088      	sub	sp, #32
 80004e4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80004e6:	f007 f8e7 	bl	80076b8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc );
 80004ea:	4a11      	ldr	r2, [pc, #68]	; (8000530 <appe_Tl_Init+0x50>)
 80004ec:	2100      	movs	r1, #0
 80004ee:	2020      	movs	r0, #32
 80004f0:	f008 fb4c 	bl	8008b8c <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80004f4:	4b0f      	ldr	r3, [pc, #60]	; (8000534 <appe_Tl_Init+0x54>)
 80004f6:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80004f8:	4b0f      	ldr	r3, [pc, #60]	; (8000538 <appe_Tl_Init+0x58>)
 80004fa:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80004fc:	463b      	mov	r3, r7
 80004fe:	4619      	mov	r1, r3
 8000500:	480e      	ldr	r0, [pc, #56]	; (800053c <appe_Tl_Init+0x5c>)
 8000502:	f006 fdcd 	bl	80070a0 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8000506:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <appe_Tl_Init+0x60>)
 8000508:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800050a:	4b0e      	ldr	r3, [pc, #56]	; (8000544 <appe_Tl_Init+0x64>)
 800050c:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800050e:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <appe_Tl_Init+0x68>)
 8000510:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000512:	f240 533c 	movw	r3, #1340	; 0x53c
 8000516:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8000518:	f107 0308 	add.w	r3, r7, #8
 800051c:	4618      	mov	r0, r3
 800051e:	f007 fa0d 	bl	800793c <TL_MM_Init>

  TL_Enable();
 8000522:	f007 f8c3 	bl	80076ac <TL_Enable>

  return;
 8000526:	bf00      	nop
}
 8000528:	3720      	adds	r7, #32
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	080070d9 	.word	0x080070d9
 8000534:	20030724 	.word	0x20030724
 8000538:	0800054d 	.word	0x0800054d
 800053c:	08000563 	.word	0x08000563
 8000540:	2003093c 	.word	0x2003093c
 8000544:	20030830 	.word	0x20030830
 8000548:	200301e8 	.word	0x200301e8

0800054c <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8000556:	bf00      	nop
}
 8000558:	370c      	adds	r7, #12
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr

08000562 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 8000562:	b580      	push	{r7, lr}
 8000564:	b082      	sub	sp, #8
 8000566:	af00      	add	r7, sp, #0
 8000568:	6078      	str	r0, [r7, #4]
  UNUSED(pPayload);
  /* Traces channel initialization */
  APPD_EnableCPU2( );
 800056a:	f7ff fea1 	bl	80002b0 <APPD_EnableCPU2>

  APP_BLE_Init( );
 800056e:	f007 fb09 	bl	8007b84 <APP_BLE_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000572:	2100      	movs	r1, #0
 8000574:	2001      	movs	r0, #1
 8000576:	f008 f9f5 	bl	8008964 <UTIL_LPM_SetOffMode>
  return;
 800057a:	bf00      	nop
}
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <Led_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Led_Init( void )
{
 8000582:	b580      	push	{r7, lr}
 8000584:	af00      	add	r7, sp, #0
#if (CFG_LED_SUPPORTED == 1)
  /**
   * Leds Initialization
   */

  BSP_LED_Init(LED_BLUE);
 8000586:	2000      	movs	r0, #0
 8000588:	f001 fda8 	bl	80020dc <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 800058c:	2001      	movs	r0, #1
 800058e:	f001 fda5 	bl	80020dc <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000592:	2002      	movs	r0, #2
 8000594:	f001 fda2 	bl	80020dc <BSP_LED_Init>

  BSP_LED_On(LED_GREEN);
 8000598:	2001      	movs	r0, #1
 800059a:	f001 fdd9 	bl	8002150 <BSP_LED_On>
#endif

  return;
 800059e:	bf00      	nop
}
 80005a0:	bd80      	pop	{r7, pc}

080005a2 <Button_Init>:

static void Button_Init( void )
{
 80005a2:	b580      	push	{r7, lr}
 80005a4:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */

  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 80005a6:	2101      	movs	r1, #1
 80005a8:	2000      	movs	r0, #0
 80005aa:	f001 fe05 	bl	80021b8 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 80005ae:	2101      	movs	r1, #1
 80005b0:	2001      	movs	r0, #1
 80005b2:	f001 fe01 	bl	80021b8 <BSP_PB_Init>
#endif

  return;
 80005b6:	bf00      	nop
}
 80005b8:	bd80      	pop	{r7, pc}

080005ba <UTIL_SEQ_Idle>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void UTIL_SEQ_Idle( void )
{
 80005ba:	b480      	push	{r7}
 80005bc:	af00      	add	r7, sp, #0
#if ( CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower( );
#endif
  return;
 80005be:	bf00      	nop
}
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr

080005c8 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm )
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 80005d2:	f04f 30ff 	mov.w	r0, #4294967295
 80005d6:	f008 f9f5 	bl	80089c4 <UTIL_SEQ_Run>
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b082      	sub	sp, #8
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80005ea:	2100      	movs	r1, #0
 80005ec:	2020      	movs	r0, #32
 80005ee:	f008 faef 	bl	8008bd0 <UTIL_SEQ_SetTask>
  return;
 80005f2:	bf00      	nop
}
 80005f4:	3708      	adds	r7, #8
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}

080005fa <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b082      	sub	sp, #8
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 8000602:	2002      	movs	r0, #2
 8000604:	f008 fb50 	bl	8008ca8 <UTIL_SEQ_SetEvt>
  return;
 8000608:	bf00      	nop
}
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 8000618:	2002      	movs	r0, #2
 800061a:	f008 fb65 	bl	8008ce8 <UTIL_SEQ_WaitEvt>
  return;
 800061e:	bf00      	nop
}
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 8000626:	b580      	push	{r7, lr}
 8000628:	b082      	sub	sp, #8
 800062a:	af00      	add	r7, sp, #0
 800062c:	4603      	mov	r3, r0
 800062e:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	2b10      	cmp	r3, #16
 8000634:	d006      	beq.n	8000644 <HAL_GPIO_EXTI_Callback+0x1e>
 8000636:	2b10      	cmp	r3, #16
 8000638:	dc0d      	bgt.n	8000656 <HAL_GPIO_EXTI_Callback+0x30>
 800063a:	2b01      	cmp	r3, #1
 800063c:	d005      	beq.n	800064a <HAL_GPIO_EXTI_Callback+0x24>
 800063e:	2b02      	cmp	r3, #2
 8000640:	d006      	beq.n	8000650 <HAL_GPIO_EXTI_Callback+0x2a>
    case BUTTON_SW3_PIN:
      APP_BLE_Key_Button3_Action();
      break;

    default:
      break;
 8000642:	e008      	b.n	8000656 <HAL_GPIO_EXTI_Callback+0x30>
     APP_BLE_Key_Button1_Action();
 8000644:	f007 fbfa 	bl	8007e3c <APP_BLE_Key_Button1_Action>
      break; 
 8000648:	e006      	b.n	8000658 <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button2_Action();
 800064a:	f007 fbfd 	bl	8007e48 <APP_BLE_Key_Button2_Action>
      break; 
 800064e:	e003      	b.n	8000658 <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button3_Action();
 8000650:	f007 fc01 	bl	8007e56 <APP_BLE_Key_Button3_Action>
      break;
 8000654:	e000      	b.n	8000658 <HAL_GPIO_EXTI_Callback+0x32>
      break;
 8000656:	bf00      	nop

  }
  return;
 8000658:	bf00      	nop
}
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <LL_EXTI_EnableIT_0_31>:
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <LL_EXTI_EnableIT_0_31+0x24>)
 800066a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800066e:	4905      	ldr	r1, [pc, #20]	; (8000684 <LL_EXTI_EnableIT_0_31+0x24>)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4313      	orrs	r3, r2
 8000674:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr
 8000684:	58000800 	.word	0x58000800

08000688 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	4904      	ldr	r1, [pc, #16]	; (80006a8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4313      	orrs	r3, r2
 800069a:	600b      	str	r3, [r1, #0]

}
 800069c:	bf00      	nop
 800069e:	370c      	adds	r7, #12
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	58000800 	.word	0x58000800

080006ac <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80006b2:	4b0d      	ldr	r3, [pc, #52]	; (80006e8 <ReadRtcSsrValue+0x3c>)
 80006b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80006ba:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <ReadRtcSsrValue+0x3c>)
 80006bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006be:	b29b      	uxth	r3, r3
 80006c0:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80006c2:	e005      	b.n	80006d0 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80006c8:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <ReadRtcSsrValue+0x3c>)
 80006ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d1f5      	bne.n	80006c4 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80006d8:	683b      	ldr	r3, [r7, #0]
}
 80006da:	4618      	mov	r0, r3
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	40002800 	.word	0x40002800

080006ec <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	460a      	mov	r2, r1
 80006f6:	71fb      	strb	r3, [r7, #7]
 80006f8:	4613      	mov	r3, r2
 80006fa:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80006fc:	79ba      	ldrb	r2, [r7, #6]
 80006fe:	491d      	ldr	r1, [pc, #116]	; (8000774 <LinkTimerAfter+0x88>)
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	00db      	lsls	r3, r3, #3
 8000708:	440b      	add	r3, r1
 800070a:	3315      	adds	r3, #21
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000710:	7bfb      	ldrb	r3, [r7, #15]
 8000712:	2b06      	cmp	r3, #6
 8000714:	d009      	beq.n	800072a <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8000716:	7bfa      	ldrb	r2, [r7, #15]
 8000718:	4916      	ldr	r1, [pc, #88]	; (8000774 <LinkTimerAfter+0x88>)
 800071a:	4613      	mov	r3, r2
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	4413      	add	r3, r2
 8000720:	00db      	lsls	r3, r3, #3
 8000722:	440b      	add	r3, r1
 8000724:	3314      	adds	r3, #20
 8000726:	79fa      	ldrb	r2, [r7, #7]
 8000728:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800072a:	79fa      	ldrb	r2, [r7, #7]
 800072c:	4911      	ldr	r1, [pc, #68]	; (8000774 <LinkTimerAfter+0x88>)
 800072e:	4613      	mov	r3, r2
 8000730:	005b      	lsls	r3, r3, #1
 8000732:	4413      	add	r3, r2
 8000734:	00db      	lsls	r3, r3, #3
 8000736:	440b      	add	r3, r1
 8000738:	3315      	adds	r3, #21
 800073a:	7bfa      	ldrb	r2, [r7, #15]
 800073c:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800073e:	79fa      	ldrb	r2, [r7, #7]
 8000740:	490c      	ldr	r1, [pc, #48]	; (8000774 <LinkTimerAfter+0x88>)
 8000742:	4613      	mov	r3, r2
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	4413      	add	r3, r2
 8000748:	00db      	lsls	r3, r3, #3
 800074a:	440b      	add	r3, r1
 800074c:	3314      	adds	r3, #20
 800074e:	79ba      	ldrb	r2, [r7, #6]
 8000750:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8000752:	79ba      	ldrb	r2, [r7, #6]
 8000754:	4907      	ldr	r1, [pc, #28]	; (8000774 <LinkTimerAfter+0x88>)
 8000756:	4613      	mov	r3, r2
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	4413      	add	r3, r2
 800075c:	00db      	lsls	r3, r3, #3
 800075e:	440b      	add	r3, r1
 8000760:	3315      	adds	r3, #21
 8000762:	79fa      	ldrb	r2, [r7, #7]
 8000764:	701a      	strb	r2, [r3, #0]

  return;
 8000766:	bf00      	nop
}
 8000768:	3714      	adds	r7, #20
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	20000040 	.word	0x20000040

08000778 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	460a      	mov	r2, r1
 8000782:	71fb      	strb	r3, [r7, #7]
 8000784:	4613      	mov	r3, r2
 8000786:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8000788:	4b29      	ldr	r3, [pc, #164]	; (8000830 <LinkTimerBefore+0xb8>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	79ba      	ldrb	r2, [r7, #6]
 8000790:	429a      	cmp	r2, r3
 8000792:	d032      	beq.n	80007fa <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8000794:	79ba      	ldrb	r2, [r7, #6]
 8000796:	4927      	ldr	r1, [pc, #156]	; (8000834 <LinkTimerBefore+0xbc>)
 8000798:	4613      	mov	r3, r2
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	4413      	add	r3, r2
 800079e:	00db      	lsls	r3, r3, #3
 80007a0:	440b      	add	r3, r1
 80007a2:	3314      	adds	r3, #20
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80007a8:	7bfa      	ldrb	r2, [r7, #15]
 80007aa:	4922      	ldr	r1, [pc, #136]	; (8000834 <LinkTimerBefore+0xbc>)
 80007ac:	4613      	mov	r3, r2
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	4413      	add	r3, r2
 80007b2:	00db      	lsls	r3, r3, #3
 80007b4:	440b      	add	r3, r1
 80007b6:	3315      	adds	r3, #21
 80007b8:	79fa      	ldrb	r2, [r7, #7]
 80007ba:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80007bc:	79fa      	ldrb	r2, [r7, #7]
 80007be:	491d      	ldr	r1, [pc, #116]	; (8000834 <LinkTimerBefore+0xbc>)
 80007c0:	4613      	mov	r3, r2
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	4413      	add	r3, r2
 80007c6:	00db      	lsls	r3, r3, #3
 80007c8:	440b      	add	r3, r1
 80007ca:	3315      	adds	r3, #21
 80007cc:	79ba      	ldrb	r2, [r7, #6]
 80007ce:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80007d0:	79fa      	ldrb	r2, [r7, #7]
 80007d2:	4918      	ldr	r1, [pc, #96]	; (8000834 <LinkTimerBefore+0xbc>)
 80007d4:	4613      	mov	r3, r2
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	4413      	add	r3, r2
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	440b      	add	r3, r1
 80007de:	3314      	adds	r3, #20
 80007e0:	7bfa      	ldrb	r2, [r7, #15]
 80007e2:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80007e4:	79ba      	ldrb	r2, [r7, #6]
 80007e6:	4913      	ldr	r1, [pc, #76]	; (8000834 <LinkTimerBefore+0xbc>)
 80007e8:	4613      	mov	r3, r2
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	4413      	add	r3, r2
 80007ee:	00db      	lsls	r3, r3, #3
 80007f0:	440b      	add	r3, r1
 80007f2:	3314      	adds	r3, #20
 80007f4:	79fa      	ldrb	r2, [r7, #7]
 80007f6:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80007f8:	e014      	b.n	8000824 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80007fa:	79fa      	ldrb	r2, [r7, #7]
 80007fc:	490d      	ldr	r1, [pc, #52]	; (8000834 <LinkTimerBefore+0xbc>)
 80007fe:	4613      	mov	r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	4413      	add	r3, r2
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	440b      	add	r3, r1
 8000808:	3315      	adds	r3, #21
 800080a:	79ba      	ldrb	r2, [r7, #6]
 800080c:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800080e:	79ba      	ldrb	r2, [r7, #6]
 8000810:	4908      	ldr	r1, [pc, #32]	; (8000834 <LinkTimerBefore+0xbc>)
 8000812:	4613      	mov	r3, r2
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	4413      	add	r3, r2
 8000818:	00db      	lsls	r3, r3, #3
 800081a:	440b      	add	r3, r1
 800081c:	3314      	adds	r3, #20
 800081e:	79fa      	ldrb	r2, [r7, #7]
 8000820:	701a      	strb	r2, [r3, #0]
  return;
 8000822:	bf00      	nop
}
 8000824:	3714      	adds	r7, #20
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	200000d0 	.word	0x200000d0
 8000834:	20000040 	.word	0x20000040

08000838 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000842:	4b4e      	ldr	r3, [pc, #312]	; (800097c <linkTimer+0x144>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b06      	cmp	r3, #6
 800084a:	d118      	bne.n	800087e <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 800084c:	4b4b      	ldr	r3, [pc, #300]	; (800097c <linkTimer+0x144>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4b4b      	ldr	r3, [pc, #300]	; (8000980 <linkTimer+0x148>)
 8000854:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8000856:	4a49      	ldr	r2, [pc, #292]	; (800097c <linkTimer+0x144>)
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 800085c:	79fa      	ldrb	r2, [r7, #7]
 800085e:	4949      	ldr	r1, [pc, #292]	; (8000984 <linkTimer+0x14c>)
 8000860:	4613      	mov	r3, r2
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	4413      	add	r3, r2
 8000866:	00db      	lsls	r3, r3, #3
 8000868:	440b      	add	r3, r1
 800086a:	3315      	adds	r3, #21
 800086c:	2206      	movs	r2, #6
 800086e:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000870:	4b45      	ldr	r3, [pc, #276]	; (8000988 <linkTimer+0x150>)
 8000872:	f04f 32ff 	mov.w	r2, #4294967295
 8000876:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	81fb      	strh	r3, [r7, #14]
 800087c:	e078      	b.n	8000970 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 800087e:	f000 f909 	bl	8000a94 <ReturnTimeElapsed>
 8000882:	4603      	mov	r3, r0
 8000884:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8000886:	79fa      	ldrb	r2, [r7, #7]
 8000888:	493e      	ldr	r1, [pc, #248]	; (8000984 <linkTimer+0x14c>)
 800088a:	4613      	mov	r3, r2
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	4413      	add	r3, r2
 8000890:	00db      	lsls	r3, r3, #3
 8000892:	440b      	add	r3, r1
 8000894:	3308      	adds	r3, #8
 8000896:	6819      	ldr	r1, [r3, #0]
 8000898:	89fb      	ldrh	r3, [r7, #14]
 800089a:	79fa      	ldrb	r2, [r7, #7]
 800089c:	4419      	add	r1, r3
 800089e:	4839      	ldr	r0, [pc, #228]	; (8000984 <linkTimer+0x14c>)
 80008a0:	4613      	mov	r3, r2
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	4413      	add	r3, r2
 80008a6:	00db      	lsls	r3, r3, #3
 80008a8:	4403      	add	r3, r0
 80008aa:	3308      	adds	r3, #8
 80008ac:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80008ae:	79fa      	ldrb	r2, [r7, #7]
 80008b0:	4934      	ldr	r1, [pc, #208]	; (8000984 <linkTimer+0x14c>)
 80008b2:	4613      	mov	r3, r2
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	4413      	add	r3, r2
 80008b8:	00db      	lsls	r3, r3, #3
 80008ba:	440b      	add	r3, r1
 80008bc:	3308      	adds	r3, #8
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80008c2:	4b2e      	ldr	r3, [pc, #184]	; (800097c <linkTimer+0x144>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	4619      	mov	r1, r3
 80008ca:	4a2e      	ldr	r2, [pc, #184]	; (8000984 <linkTimer+0x14c>)
 80008cc:	460b      	mov	r3, r1
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	440b      	add	r3, r1
 80008d2:	00db      	lsls	r3, r3, #3
 80008d4:	4413      	add	r3, r2
 80008d6:	3308      	adds	r3, #8
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	68ba      	ldr	r2, [r7, #8]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d337      	bcc.n	8000950 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 80008e0:	4b26      	ldr	r3, [pc, #152]	; (800097c <linkTimer+0x144>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80008e6:	7b7a      	ldrb	r2, [r7, #13]
 80008e8:	4926      	ldr	r1, [pc, #152]	; (8000984 <linkTimer+0x14c>)
 80008ea:	4613      	mov	r3, r2
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	4413      	add	r3, r2
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	440b      	add	r3, r1
 80008f4:	3315      	adds	r3, #21
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80008fa:	e013      	b.n	8000924 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80008fc:	7b7a      	ldrb	r2, [r7, #13]
 80008fe:	4921      	ldr	r1, [pc, #132]	; (8000984 <linkTimer+0x14c>)
 8000900:	4613      	mov	r3, r2
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	4413      	add	r3, r2
 8000906:	00db      	lsls	r3, r3, #3
 8000908:	440b      	add	r3, r1
 800090a:	3315      	adds	r3, #21
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8000910:	7b7a      	ldrb	r2, [r7, #13]
 8000912:	491c      	ldr	r1, [pc, #112]	; (8000984 <linkTimer+0x14c>)
 8000914:	4613      	mov	r3, r2
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	4413      	add	r3, r2
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	440b      	add	r3, r1
 800091e:	3315      	adds	r3, #21
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000924:	7b3b      	ldrb	r3, [r7, #12]
 8000926:	2b06      	cmp	r3, #6
 8000928:	d00b      	beq.n	8000942 <linkTimer+0x10a>
 800092a:	7b3a      	ldrb	r2, [r7, #12]
 800092c:	4915      	ldr	r1, [pc, #84]	; (8000984 <linkTimer+0x14c>)
 800092e:	4613      	mov	r3, r2
 8000930:	005b      	lsls	r3, r3, #1
 8000932:	4413      	add	r3, r2
 8000934:	00db      	lsls	r3, r3, #3
 8000936:	440b      	add	r3, r1
 8000938:	3308      	adds	r3, #8
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	68ba      	ldr	r2, [r7, #8]
 800093e:	429a      	cmp	r2, r3
 8000940:	d2dc      	bcs.n	80008fc <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8000942:	7b7a      	ldrb	r2, [r7, #13]
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	4611      	mov	r1, r2
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff fecf 	bl	80006ec <LinkTimerAfter>
 800094e:	e00f      	b.n	8000970 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8000950:	4b0a      	ldr	r3, [pc, #40]	; (800097c <linkTimer+0x144>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	b2da      	uxtb	r2, r3
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	4611      	mov	r1, r2
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff ff0c 	bl	8000778 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <linkTimer+0x144>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	b2da      	uxtb	r2, r3
 8000966:	4b06      	ldr	r3, [pc, #24]	; (8000980 <linkTimer+0x148>)
 8000968:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 800096a:	4a04      	ldr	r2, [pc, #16]	; (800097c <linkTimer+0x144>)
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8000970:	89fb      	ldrh	r3, [r7, #14]
}
 8000972:	4618      	mov	r0, r3
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200000d0 	.word	0x200000d0
 8000980:	200000d1 	.word	0x200000d1
 8000984:	20000040 	.word	0x20000040
 8000988:	200000d4 	.word	0x200000d4

0800098c <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 800098c:	b480      	push	{r7}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	460a      	mov	r2, r1
 8000996:	71fb      	strb	r3, [r7, #7]
 8000998:	4613      	mov	r3, r2
 800099a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 800099c:	4b39      	ldr	r3, [pc, #228]	; (8000a84 <UnlinkTimer+0xf8>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	79fa      	ldrb	r2, [r7, #7]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d111      	bne.n	80009cc <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80009a8:	4b36      	ldr	r3, [pc, #216]	; (8000a84 <UnlinkTimer+0xf8>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4b36      	ldr	r3, [pc, #216]	; (8000a88 <UnlinkTimer+0xfc>)
 80009b0:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80009b2:	79fa      	ldrb	r2, [r7, #7]
 80009b4:	4935      	ldr	r1, [pc, #212]	; (8000a8c <UnlinkTimer+0x100>)
 80009b6:	4613      	mov	r3, r2
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	4413      	add	r3, r2
 80009bc:	00db      	lsls	r3, r3, #3
 80009be:	440b      	add	r3, r1
 80009c0:	3315      	adds	r3, #21
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b2f      	ldr	r3, [pc, #188]	; (8000a84 <UnlinkTimer+0xf8>)
 80009c8:	701a      	strb	r2, [r3, #0]
 80009ca:	e03e      	b.n	8000a4a <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 80009cc:	79fa      	ldrb	r2, [r7, #7]
 80009ce:	492f      	ldr	r1, [pc, #188]	; (8000a8c <UnlinkTimer+0x100>)
 80009d0:	4613      	mov	r3, r2
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	4413      	add	r3, r2
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	440b      	add	r3, r1
 80009da:	3314      	adds	r3, #20
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 80009e0:	79fa      	ldrb	r2, [r7, #7]
 80009e2:	492a      	ldr	r1, [pc, #168]	; (8000a8c <UnlinkTimer+0x100>)
 80009e4:	4613      	mov	r3, r2
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	4413      	add	r3, r2
 80009ea:	00db      	lsls	r3, r3, #3
 80009ec:	440b      	add	r3, r1
 80009ee:	3315      	adds	r3, #21
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80009f4:	79f9      	ldrb	r1, [r7, #7]
 80009f6:	7bfa      	ldrb	r2, [r7, #15]
 80009f8:	4824      	ldr	r0, [pc, #144]	; (8000a8c <UnlinkTimer+0x100>)
 80009fa:	460b      	mov	r3, r1
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	440b      	add	r3, r1
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	4403      	add	r3, r0
 8000a04:	3315      	adds	r3, #21
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	b2d8      	uxtb	r0, r3
 8000a0a:	4920      	ldr	r1, [pc, #128]	; (8000a8c <UnlinkTimer+0x100>)
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	4413      	add	r3, r2
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	440b      	add	r3, r1
 8000a16:	3315      	adds	r3, #21
 8000a18:	4602      	mov	r2, r0
 8000a1a:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000a1c:	7bbb      	ldrb	r3, [r7, #14]
 8000a1e:	2b06      	cmp	r3, #6
 8000a20:	d013      	beq.n	8000a4a <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8000a22:	79f9      	ldrb	r1, [r7, #7]
 8000a24:	7bba      	ldrb	r2, [r7, #14]
 8000a26:	4819      	ldr	r0, [pc, #100]	; (8000a8c <UnlinkTimer+0x100>)
 8000a28:	460b      	mov	r3, r1
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	440b      	add	r3, r1
 8000a2e:	00db      	lsls	r3, r3, #3
 8000a30:	4403      	add	r3, r0
 8000a32:	3314      	adds	r3, #20
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	b2d8      	uxtb	r0, r3
 8000a38:	4914      	ldr	r1, [pc, #80]	; (8000a8c <UnlinkTimer+0x100>)
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	4413      	add	r3, r2
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	440b      	add	r3, r1
 8000a44:	3314      	adds	r3, #20
 8000a46:	4602      	mov	r2, r0
 8000a48:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8000a4a:	79fa      	ldrb	r2, [r7, #7]
 8000a4c:	490f      	ldr	r1, [pc, #60]	; (8000a8c <UnlinkTimer+0x100>)
 8000a4e:	4613      	mov	r3, r2
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	4413      	add	r3, r2
 8000a54:	00db      	lsls	r3, r3, #3
 8000a56:	440b      	add	r3, r1
 8000a58:	330c      	adds	r3, #12
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <UnlinkTimer+0xf8>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b06      	cmp	r3, #6
 8000a66:	d107      	bne.n	8000a78 <UnlinkTimer+0xec>
 8000a68:	79bb      	ldrb	r3, [r7, #6]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d104      	bne.n	8000a78 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000a6e:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <UnlinkTimer+0x104>)
 8000a70:	f04f 32ff 	mov.w	r2, #4294967295
 8000a74:	601a      	str	r2, [r3, #0]
  }

  return;
 8000a76:	bf00      	nop
 8000a78:	bf00      	nop
}
 8000a7a:	3714      	adds	r7, #20
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	200000d0 	.word	0x200000d0
 8000a88:	200000d1 	.word	0x200000d1
 8000a8c:	20000040 	.word	0x20000040
 8000a90:	200000d4 	.word	0x200000d4

08000a94 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <ReturnTimeElapsed+0x70>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aa2:	d026      	beq.n	8000af2 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000aa4:	f7ff fe02 	bl	80006ac <ReadRtcSsrValue>
 8000aa8:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000aaa:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <ReturnTimeElapsed+0x70>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d805      	bhi.n	8000ac0 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000ab4:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <ReturnTimeElapsed+0x70>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	e00a      	b.n	8000ad6 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <ReturnTimeElapsed+0x74>)
 8000ac2:	881b      	ldrh	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000acc:	4b0d      	ldr	r3, [pc, #52]	; (8000b04 <ReturnTimeElapsed+0x70>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	683a      	ldr	r2, [r7, #0]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000ad6:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <ReturnTimeElapsed+0x78>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	461a      	mov	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	fb02 f303 	mul.w	r3, r2, r3
 8000ae2:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <ReturnTimeElapsed+0x7c>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	40d3      	lsrs	r3, r2
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	e001      	b.n	8000af6 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	b29b      	uxth	r3, r3
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200000d4 	.word	0x200000d4
 8000b08:	200001ea 	.word	0x200001ea
 8000b0c:	200001e9 	.word	0x200001e9
 8000b10:	200001e8 	.word	0x200001e8

08000b14 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8000b1e:	88fb      	ldrh	r3, [r7, #6]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d108      	bne.n	8000b36 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000b24:	f7ff fdc2 	bl	80006ac <ReadRtcSsrValue>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	4a24      	ldr	r2, [pc, #144]	; (8000bbc <RestartWakeupCounter+0xa8>)
 8000b2c:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000b2e:	2003      	movs	r0, #3
 8000b30:	f001 fdef 	bl	8002712 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000b34:	e03e      	b.n	8000bb4 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000b36:	88fb      	ldrh	r3, [r7, #6]
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d803      	bhi.n	8000b44 <RestartWakeupCounter+0x30>
 8000b3c:	4b20      	ldr	r3, [pc, #128]	; (8000bc0 <RestartWakeupCounter+0xac>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	2b01      	cmp	r3, #1
 8000b42:	d002      	beq.n	8000b4a <RestartWakeupCounter+0x36>
      Value -= 1;
 8000b44:	88fb      	ldrh	r3, [r7, #6]
 8000b46:	3b01      	subs	r3, #1
 8000b48:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000b4a:	bf00      	nop
 8000b4c:	4b1d      	ldr	r3, [pc, #116]	; (8000bc4 <RestartWakeupCounter+0xb0>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	f003 0304 	and.w	r3, r3, #4
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d0f7      	beq.n	8000b4c <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000b5c:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <RestartWakeupCounter+0xb0>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	68db      	ldr	r3, [r3, #12]
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <RestartWakeupCounter+0xb0>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000b70:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000b72:	4b15      	ldr	r3, [pc, #84]	; (8000bc8 <RestartWakeupCounter+0xb4>)
 8000b74:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000b78:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000b7a:	2003      	movs	r0, #3
 8000b7c:	f001 fdd7 	bl	800272e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <RestartWakeupCounter+0xb8>)
 8000b82:	695b      	ldr	r3, [r3, #20]
 8000b84:	0c1b      	lsrs	r3, r3, #16
 8000b86:	041b      	lsls	r3, r3, #16
 8000b88:	88fa      	ldrh	r2, [r7, #6]
 8000b8a:	4910      	ldr	r1, [pc, #64]	; (8000bcc <RestartWakeupCounter+0xb8>)
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000b90:	f7ff fd8c 	bl	80006ac <ReadRtcSsrValue>
 8000b94:	4603      	mov	r3, r0
 8000b96:	4a09      	ldr	r2, [pc, #36]	; (8000bbc <RestartWakeupCounter+0xa8>)
 8000b98:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8000b9a:	4b0a      	ldr	r3, [pc, #40]	; (8000bc4 <RestartWakeupCounter+0xb0>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	689a      	ldr	r2, [r3, #8]
 8000ba2:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <RestartWakeupCounter+0xb0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000bac:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000bae:	f3af 8000 	nop.w
  return ;
 8000bb2:	bf00      	nop
}
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000d4 	.word	0x200000d4
 8000bc0:	200001e8 	.word	0x200001e8
 8000bc4:	200001e4 	.word	0x200001e4
 8000bc8:	58000800 	.word	0x58000800
 8000bcc:	40002800 	.word	0x40002800

08000bd0 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000bd6:	4b47      	ldr	r3, [pc, #284]	; (8000cf4 <RescheduleTimerList+0x124>)
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000be2:	d108      	bne.n	8000bf6 <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8000be4:	bf00      	nop
 8000be6:	4b44      	ldr	r3, [pc, #272]	; (8000cf8 <RescheduleTimerList+0x128>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	68db      	ldr	r3, [r3, #12]
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d1f7      	bne.n	8000be6 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8000bf6:	4b40      	ldr	r3, [pc, #256]	; (8000cf8 <RescheduleTimerList+0x128>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	689a      	ldr	r2, [r3, #8]
 8000bfe:	4b3e      	ldr	r3, [pc, #248]	; (8000cf8 <RescheduleTimerList+0x128>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000c08:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000c0a:	4b3c      	ldr	r3, [pc, #240]	; (8000cfc <RescheduleTimerList+0x12c>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000c10:	7bfa      	ldrb	r2, [r7, #15]
 8000c12:	493b      	ldr	r1, [pc, #236]	; (8000d00 <RescheduleTimerList+0x130>)
 8000c14:	4613      	mov	r3, r2
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	4413      	add	r3, r2
 8000c1a:	00db      	lsls	r3, r3, #3
 8000c1c:	440b      	add	r3, r1
 8000c1e:	3308      	adds	r3, #8
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000c24:	f7ff ff36 	bl	8000a94 <ReturnTimeElapsed>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000c2c:	88fb      	ldrh	r3, [r7, #6]
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d205      	bcs.n	8000c40 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000c34:	2300      	movs	r3, #0
 8000c36:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000c38:	4b32      	ldr	r3, [pc, #200]	; (8000d04 <RescheduleTimerList+0x134>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	701a      	strb	r2, [r3, #0]
 8000c3e:	e04d      	b.n	8000cdc <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	4a31      	ldr	r2, [pc, #196]	; (8000d08 <RescheduleTimerList+0x138>)
 8000c44:	8812      	ldrh	r2, [r2, #0]
 8000c46:	b292      	uxth	r2, r2
 8000c48:	4413      	add	r3, r2
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d906      	bls.n	8000c60 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000c52:	4b2d      	ldr	r3, [pc, #180]	; (8000d08 <RescheduleTimerList+0x138>)
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000c58:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <RescheduleTimerList+0x134>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	e03d      	b.n	8000cdc <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	88fb      	ldrh	r3, [r7, #6]
 8000c66:	1ad3      	subs	r3, r2, r3
 8000c68:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000c6a:	4b26      	ldr	r3, [pc, #152]	; (8000d04 <RescheduleTimerList+0x134>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c70:	e034      	b.n	8000cdc <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000c72:	7bfa      	ldrb	r2, [r7, #15]
 8000c74:	4922      	ldr	r1, [pc, #136]	; (8000d00 <RescheduleTimerList+0x130>)
 8000c76:	4613      	mov	r3, r2
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	4413      	add	r3, r2
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	440b      	add	r3, r1
 8000c80:	3308      	adds	r3, #8
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d20a      	bcs.n	8000ca0 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000c8a:	7bfa      	ldrb	r2, [r7, #15]
 8000c8c:	491c      	ldr	r1, [pc, #112]	; (8000d00 <RescheduleTimerList+0x130>)
 8000c8e:	4613      	mov	r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	4413      	add	r3, r2
 8000c94:	00db      	lsls	r3, r3, #3
 8000c96:	440b      	add	r3, r1
 8000c98:	3308      	adds	r3, #8
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	e013      	b.n	8000cc8 <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000ca0:	7bfa      	ldrb	r2, [r7, #15]
 8000ca2:	4917      	ldr	r1, [pc, #92]	; (8000d00 <RescheduleTimerList+0x130>)
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	4413      	add	r3, r2
 8000caa:	00db      	lsls	r3, r3, #3
 8000cac:	440b      	add	r3, r1
 8000cae:	3308      	adds	r3, #8
 8000cb0:	6819      	ldr	r1, [r3, #0]
 8000cb2:	88fb      	ldrh	r3, [r7, #6]
 8000cb4:	7bfa      	ldrb	r2, [r7, #15]
 8000cb6:	1ac9      	subs	r1, r1, r3
 8000cb8:	4811      	ldr	r0, [pc, #68]	; (8000d00 <RescheduleTimerList+0x130>)
 8000cba:	4613      	mov	r3, r2
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	4413      	add	r3, r2
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	4403      	add	r3, r0
 8000cc4:	3308      	adds	r3, #8
 8000cc6:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000cc8:	7bfa      	ldrb	r2, [r7, #15]
 8000cca:	490d      	ldr	r1, [pc, #52]	; (8000d00 <RescheduleTimerList+0x130>)
 8000ccc:	4613      	mov	r3, r2
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	4413      	add	r3, r2
 8000cd2:	00db      	lsls	r3, r3, #3
 8000cd4:	440b      	add	r3, r1
 8000cd6:	3315      	adds	r3, #21
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	2b06      	cmp	r3, #6
 8000ce0:	d1c7      	bne.n	8000c72 <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000ce2:	89bb      	ldrh	r3, [r7, #12]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff15 	bl	8000b14 <RestartWakeupCounter>

  return ;
 8000cea:	bf00      	nop
}
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40002800 	.word	0x40002800
 8000cf8:	200001e4 	.word	0x200001e4
 8000cfc:	200000d0 	.word	0x200000d0
 8000d00:	20000040 	.word	0x20000040
 8000d04:	200000d8 	.word	0x200000d8
 8000d08:	200001ec 	.word	0x200001ec

08000d0c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08a      	sub	sp, #40	; 0x28
 8000d10:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000d12:	f3ef 8310 	mrs	r3, PRIMASK
 8000d16:	617b      	str	r3, [r7, #20]
  return(result);
 8000d18:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000d1a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8000d1c:	b672      	cpsid	i
}
 8000d1e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000d20:	4b5f      	ldr	r3, [pc, #380]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	22ca      	movs	r2, #202	; 0xca
 8000d28:	625a      	str	r2, [r3, #36]	; 0x24
 8000d2a:	4b5d      	ldr	r3, [pc, #372]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2253      	movs	r2, #83	; 0x53
 8000d32:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8000d34:	4b5a      	ldr	r3, [pc, #360]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	689a      	ldr	r2, [r3, #8]
 8000d3c:	4b58      	ldr	r3, [pc, #352]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000d46:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8000d48:	4b56      	ldr	r3, [pc, #344]	; (8000ea4 <HW_TS_RTC_Wakeup_Handler+0x198>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8000d50:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d54:	4954      	ldr	r1, [pc, #336]	; (8000ea8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000d56:	4613      	mov	r3, r2
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	4413      	add	r3, r2
 8000d5c:	00db      	lsls	r3, r3, #3
 8000d5e:	440b      	add	r3, r1
 8000d60:	330c      	adds	r3, #12
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d172      	bne.n	8000e50 <HW_TS_RTC_Wakeup_Handler+0x144>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8000d6a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d6e:	494e      	ldr	r1, [pc, #312]	; (8000ea8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000d70:	4613      	mov	r3, r2
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	4413      	add	r3, r2
 8000d76:	00db      	lsls	r3, r3, #3
 8000d78:	440b      	add	r3, r1
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8000d7e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d82:	4949      	ldr	r1, [pc, #292]	; (8000ea8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000d84:	4613      	mov	r3, r2
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	4413      	add	r3, r2
 8000d8a:	00db      	lsls	r3, r3, #3
 8000d8c:	440b      	add	r3, r1
 8000d8e:	3310      	adds	r3, #16
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8000d94:	4b45      	ldr	r3, [pc, #276]	; (8000eac <HW_TS_RTC_Wakeup_Handler+0x1a0>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d050      	beq.n	8000e40 <HW_TS_RTC_Wakeup_Handler+0x134>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8000d9e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000da2:	4941      	ldr	r1, [pc, #260]	; (8000ea8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000da4:	4613      	mov	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4413      	add	r3, r2
 8000daa:	00db      	lsls	r3, r3, #3
 8000dac:	440b      	add	r3, r1
 8000dae:	330d      	adds	r3, #13
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d126      	bne.n	8000e06 <HW_TS_RTC_Wakeup_Handler+0xfa>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8000db8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fde4 	bl	800098c <UnlinkTimer>
 8000dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc6:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	f383 8810 	msr	PRIMASK, r3
}
 8000dce:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8000dd0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000dd4:	4934      	ldr	r1, [pc, #208]	; (8000ea8 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	4413      	add	r3, r2
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	440b      	add	r3, r1
 8000de0:	3304      	adds	r3, #4
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000de8:	4611      	mov	r1, r2
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 fa4e 	bl	800128c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000df0:	4b2b      	ldr	r3, [pc, #172]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	22ca      	movs	r2, #202	; 0xca
 8000df8:	625a      	str	r2, [r3, #36]	; 0x24
 8000dfa:	4b29      	ldr	r3, [pc, #164]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2253      	movs	r2, #83	; 0x53
 8000e02:	625a      	str	r2, [r3, #36]	; 0x24
 8000e04:	e014      	b.n	8000e30 <HW_TS_RTC_Wakeup_Handler+0x124>
 8000e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e08:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	f383 8810 	msr	PRIMASK, r3
}
 8000e10:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8000e12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000e16:	4618      	mov	r0, r3
 8000e18:	f000 f9ac 	bl	8001174 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000e1c:	4b20      	ldr	r3, [pc, #128]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	22ca      	movs	r2, #202	; 0xca
 8000e24:	625a      	str	r2, [r3, #36]	; 0x24
 8000e26:	4b1e      	ldr	r3, [pc, #120]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2253      	movs	r2, #83	; 0x53
 8000e2e:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8000e30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000e34:	69fa      	ldr	r2, [r7, #28]
 8000e36:	4619      	mov	r1, r3
 8000e38:	69b8      	ldr	r0, [r7, #24]
 8000e3a:	f000 faaf 	bl	800139c <HW_TS_RTC_Int_AppNot>
 8000e3e:	e025      	b.n	8000e8c <HW_TS_RTC_Wakeup_Handler+0x180>
    }
    else
    {
      RescheduleTimerList();
 8000e40:	f7ff fec6 	bl	8000bd0 <RescheduleTimerList>
 8000e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e46:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	f383 8810 	msr	PRIMASK, r3
}
 8000e4e:	e01d      	b.n	8000e8c <HW_TS_RTC_Wakeup_Handler+0x180>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000e50:	bf00      	nop
 8000e52:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	68db      	ldr	r3, [r3, #12]
 8000e5a:	f003 0304 	and.w	r3, r3, #4
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0f7      	beq.n	8000e52 <HW_TS_RTC_Wakeup_Handler+0x146>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000e62:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	b2da      	uxtb	r2, r3
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000e76:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000e78:	4b0d      	ldr	r3, [pc, #52]	; (8000eb0 <HW_TS_RTC_Wakeup_Handler+0x1a4>)
 8000e7a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e7e:	60da      	str	r2, [r3, #12]
 8000e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e82:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f383 8810 	msr	PRIMASK, r3
}
 8000e8a:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	22ff      	movs	r2, #255	; 0xff
 8000e94:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8000e96:	bf00      	nop
}
 8000e98:	3728      	adds	r7, #40	; 0x28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200001e4 	.word	0x200001e4
 8000ea4:	200000d0 	.word	0x200000d0
 8000ea8:	20000040 	.word	0x20000040
 8000eac:	200000d8 	.word	0x200000d8
 8000eb0:	58000800 	.word	0x58000800

08000eb4 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b088      	sub	sp, #32
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8000ec0:	4a64      	ldr	r2, [pc, #400]	; (8001054 <HW_TS_Init+0x1a0>)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000ec6:	4b63      	ldr	r3, [pc, #396]	; (8001054 <HW_TS_Init+0x1a0>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	22ca      	movs	r2, #202	; 0xca
 8000ece:	625a      	str	r2, [r3, #36]	; 0x24
 8000ed0:	4b60      	ldr	r3, [pc, #384]	; (8001054 <HW_TS_Init+0x1a0>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2253      	movs	r2, #83	; 0x53
 8000ed8:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000eda:	4b5f      	ldr	r3, [pc, #380]	; (8001058 <HW_TS_Init+0x1a4>)
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	4a5e      	ldr	r2, [pc, #376]	; (8001058 <HW_TS_Init+0x1a4>)
 8000ee0:	f043 0320 	orr.w	r3, r3, #32
 8000ee4:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000ee6:	4b5c      	ldr	r3, [pc, #368]	; (8001058 <HW_TS_Init+0x1a4>)
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	f003 0307 	and.w	r3, r3, #7
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	f1c3 0304 	rsb	r3, r3, #4
 8000ef6:	b2da      	uxtb	r2, r3
 8000ef8:	4b58      	ldr	r3, [pc, #352]	; (800105c <HW_TS_Init+0x1a8>)
 8000efa:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000efc:	4b56      	ldr	r3, [pc, #344]	; (8001058 <HW_TS_Init+0x1a4>)
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000f04:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8000f08:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	fa92 f2a2 	rbit	r2, r2
 8000f10:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	d101      	bne.n	8000f20 <HW_TS_Init+0x6c>
  {
    return 32U;
 8000f1c:	2220      	movs	r2, #32
 8000f1e:	e003      	b.n	8000f28 <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	fab2 f282 	clz	r2, r2
 8000f26:	b2d2      	uxtb	r2, r2
 8000f28:	40d3      	lsrs	r3, r2
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	4b4b      	ldr	r3, [pc, #300]	; (8001060 <HW_TS_Init+0x1ac>)
 8000f32:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000f34:	4b48      	ldr	r3, [pc, #288]	; (8001058 <HW_TS_Init+0x1a4>)
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	b29b      	uxth	r3, r3
 8000f3a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	3301      	adds	r3, #1
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	4b47      	ldr	r3, [pc, #284]	; (8001064 <HW_TS_Init+0x1b0>)
 8000f46:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000f48:	4b46      	ldr	r3, [pc, #280]	; (8001064 <HW_TS_Init+0x1b0>)
 8000f4a:	881b      	ldrh	r3, [r3, #0]
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	4a44      	ldr	r2, [pc, #272]	; (8001060 <HW_TS_Init+0x1ac>)
 8000f50:	7812      	ldrb	r2, [r2, #0]
 8000f52:	fb02 f303 	mul.w	r3, r2, r3
 8000f56:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8000f5a:	4a40      	ldr	r2, [pc, #256]	; (800105c <HW_TS_Init+0x1a8>)
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	40d3      	lsrs	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d904      	bls.n	8000f76 <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000f6c:	4b3e      	ldr	r3, [pc, #248]	; (8001068 <HW_TS_Init+0x1b4>)
 8000f6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f72:	801a      	strh	r2, [r3, #0]
 8000f74:	e003      	b.n	8000f7e <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	4b3b      	ldr	r3, [pc, #236]	; (8001068 <HW_TS_Init+0x1b4>)
 8000f7c:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000f7e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f82:	f7ff fb81 	bl	8000688 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000f86:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f8a:	f7ff fb69 	bl	8000660 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d143      	bne.n	800101c <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000f94:	4b35      	ldr	r3, [pc, #212]	; (800106c <HW_TS_Init+0x1b8>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000f9a:	4b35      	ldr	r3, [pc, #212]	; (8001070 <HW_TS_Init+0x1bc>)
 8000f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa0:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	77fb      	strb	r3, [r7, #31]
 8000fa6:	e00c      	b.n	8000fc2 <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000fa8:	7ffa      	ldrb	r2, [r7, #31]
 8000faa:	4932      	ldr	r1, [pc, #200]	; (8001074 <HW_TS_Init+0x1c0>)
 8000fac:	4613      	mov	r3, r2
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	4413      	add	r3, r2
 8000fb2:	00db      	lsls	r3, r3, #3
 8000fb4:	440b      	add	r3, r1
 8000fb6:	330c      	adds	r3, #12
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000fbc:	7ffb      	ldrb	r3, [r7, #31]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	77fb      	strb	r3, [r7, #31]
 8000fc2:	7ffb      	ldrb	r3, [r7, #31]
 8000fc4:	2b05      	cmp	r3, #5
 8000fc6:	d9ef      	bls.n	8000fa8 <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000fc8:	4b2b      	ldr	r3, [pc, #172]	; (8001078 <HW_TS_Init+0x1c4>)
 8000fca:	2206      	movs	r2, #6
 8000fcc:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <HW_TS_Init+0x1a0>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	4b1f      	ldr	r3, [pc, #124]	; (8001054 <HW_TS_Init+0x1a0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fe0:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <HW_TS_Init+0x1a0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	4b19      	ldr	r3, [pc, #100]	; (8001054 <HW_TS_Init+0x1a0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000ff6:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8000ff8:	4b20      	ldr	r3, [pc, #128]	; (800107c <HW_TS_Init+0x1c8>)
 8000ffa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ffe:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001000:	2003      	movs	r0, #3
 8001002:	f001 fb94 	bl	800272e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001006:	4b13      	ldr	r3, [pc, #76]	; (8001054 <HW_TS_Init+0x1a0>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	689a      	ldr	r2, [r3, #8]
 800100e:	4b11      	ldr	r3, [pc, #68]	; (8001054 <HW_TS_Init+0x1a0>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	e00a      	b.n	8001032 <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 800101c:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <HW_TS_Init+0x1a0>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001028:	2b00      	cmp	r3, #0
 800102a:	d002      	beq.n	8001032 <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 800102c:	2003      	movs	r0, #3
 800102e:	f001 fb70 	bl	8002712 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <HW_TS_Init+0x1a0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	22ff      	movs	r2, #255	; 0xff
 800103a:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 800103c:	2200      	movs	r2, #0
 800103e:	2103      	movs	r1, #3
 8001040:	2003      	movs	r0, #3
 8001042:	f001 fb24 	bl	800268e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001046:	2003      	movs	r0, #3
 8001048:	f001 fb3b 	bl	80026c2 <HAL_NVIC_EnableIRQ>

  return;
 800104c:	bf00      	nop
}
 800104e:	3720      	adds	r7, #32
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200001e4 	.word	0x200001e4
 8001058:	40002800 	.word	0x40002800
 800105c:	200001e8 	.word	0x200001e8
 8001060:	200001e9 	.word	0x200001e9
 8001064:	200001ea 	.word	0x200001ea
 8001068:	200001ec 	.word	0x200001ec
 800106c:	200000d8 	.word	0x200000d8
 8001070:	200000d4 	.word	0x200000d4
 8001074:	20000040 	.word	0x20000040
 8001078:	200000d0 	.word	0x200000d0
 800107c:	58000800 	.word	0x58000800

08001080 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001080:	b480      	push	{r7}
 8001082:	b08b      	sub	sp, #44	; 0x2c
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	4613      	mov	r3, r2
 800108e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001096:	f3ef 8310 	mrs	r3, PRIMASK
 800109a:	61fb      	str	r3, [r7, #28]
  return(result);
 800109c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800109e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
}
 80010a2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80010a4:	e004      	b.n	80010b0 <HW_TS_Create+0x30>
  {
    loop++;
 80010a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010aa:	3301      	adds	r3, #1
 80010ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80010b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010b4:	2b05      	cmp	r3, #5
 80010b6:	d80c      	bhi.n	80010d2 <HW_TS_Create+0x52>
 80010b8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010bc:	492c      	ldr	r1, [pc, #176]	; (8001170 <HW_TS_Create+0xf0>)
 80010be:	4613      	mov	r3, r2
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	440b      	add	r3, r1
 80010c8:	330c      	adds	r3, #12
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1e9      	bne.n	80010a6 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80010d2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010d6:	2b06      	cmp	r3, #6
 80010d8:	d038      	beq.n	800114c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 80010da:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010de:	4924      	ldr	r1, [pc, #144]	; (8001170 <HW_TS_Create+0xf0>)
 80010e0:	4613      	mov	r3, r2
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	4413      	add	r3, r2
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	440b      	add	r3, r1
 80010ea:	330c      	adds	r3, #12
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	6a3b      	ldr	r3, [r7, #32]
 80010f2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	f383 8810 	msr	PRIMASK, r3
}
 80010fa:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80010fc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001100:	491b      	ldr	r1, [pc, #108]	; (8001170 <HW_TS_Create+0xf0>)
 8001102:	4613      	mov	r3, r2
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	4413      	add	r3, r2
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	440b      	add	r3, r1
 800110c:	3310      	adds	r3, #16
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8001112:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001116:	4916      	ldr	r1, [pc, #88]	; (8001170 <HW_TS_Create+0xf0>)
 8001118:	4613      	mov	r3, r2
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4413      	add	r3, r2
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	440b      	add	r3, r1
 8001122:	330d      	adds	r3, #13
 8001124:	79fa      	ldrb	r2, [r7, #7]
 8001126:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8001128:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800112c:	4910      	ldr	r1, [pc, #64]	; (8001170 <HW_TS_Create+0xf0>)
 800112e:	4613      	mov	r3, r2
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	4413      	add	r3, r2
 8001134:	00db      	lsls	r3, r3, #3
 8001136:	440b      	add	r3, r1
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001142:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800114a:	e008      	b.n	800115e <HW_TS_Create+0xde>
 800114c:	6a3b      	ldr	r3, [r7, #32]
 800114e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	f383 8810 	msr	PRIMASK, r3
}
 8001156:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8001158:	2301      	movs	r3, #1
 800115a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 800115e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001162:	4618      	mov	r0, r3
 8001164:	372c      	adds	r7, #44	; 0x2c
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20000040 	.word	0x20000040

08001174 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800117e:	f3ef 8310 	mrs	r3, PRIMASK
 8001182:	60fb      	str	r3, [r7, #12]
  return(result);
 8001184:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001186:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001188:	b672      	cpsid	i
}
 800118a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800118c:	2003      	movs	r0, #3
 800118e:	f001 faa6 	bl	80026de <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001192:	4b38      	ldr	r3, [pc, #224]	; (8001274 <HW_TS_Stop+0x100>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	22ca      	movs	r2, #202	; 0xca
 800119a:	625a      	str	r2, [r3, #36]	; 0x24
 800119c:	4b35      	ldr	r3, [pc, #212]	; (8001274 <HW_TS_Stop+0x100>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2253      	movs	r2, #83	; 0x53
 80011a4:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80011a6:	79fa      	ldrb	r2, [r7, #7]
 80011a8:	4933      	ldr	r1, [pc, #204]	; (8001278 <HW_TS_Stop+0x104>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	440b      	add	r3, r1
 80011b4:	330c      	adds	r3, #12
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d148      	bne.n	8001250 <HW_TS_Stop+0xdc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fbe2 	bl	800098c <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80011c8:	4b2c      	ldr	r3, [pc, #176]	; (800127c <HW_TS_Stop+0x108>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80011ce:	7cfb      	ldrb	r3, [r7, #19]
 80011d0:	2b06      	cmp	r3, #6
 80011d2:	d135      	bne.n	8001240 <HW_TS_Stop+0xcc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80011d4:	4b2a      	ldr	r3, [pc, #168]	; (8001280 <HW_TS_Stop+0x10c>)
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011e0:	d108      	bne.n	80011f4 <HW_TS_Stop+0x80>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80011e2:	bf00      	nop
 80011e4:	4b23      	ldr	r3, [pc, #140]	; (8001274 <HW_TS_Stop+0x100>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f003 0304 	and.w	r3, r3, #4
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1f7      	bne.n	80011e4 <HW_TS_Stop+0x70>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80011f4:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <HW_TS_Stop+0x100>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	4b1d      	ldr	r3, [pc, #116]	; (8001274 <HW_TS_Stop+0x100>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001206:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001208:	bf00      	nop
 800120a:	4b1a      	ldr	r3, [pc, #104]	; (8001274 <HW_TS_Stop+0x100>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	2b00      	cmp	r3, #0
 8001218:	d0f7      	beq.n	800120a <HW_TS_Stop+0x96>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800121a:	4b16      	ldr	r3, [pc, #88]	; (8001274 <HW_TS_Stop+0x100>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68db      	ldr	r3, [r3, #12]
 8001222:	b2da      	uxtb	r2, r3
 8001224:	4b13      	ldr	r3, [pc, #76]	; (8001274 <HW_TS_Stop+0x100>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800122e:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <HW_TS_Stop+0x110>)
 8001232:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001236:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001238:	2003      	movs	r0, #3
 800123a:	f001 fa78 	bl	800272e <HAL_NVIC_ClearPendingIRQ>
 800123e:	e007      	b.n	8001250 <HW_TS_Stop+0xdc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <HW_TS_Stop+0x114>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b2db      	uxtb	r3, r3
 8001246:	7cfa      	ldrb	r2, [r7, #19]
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HW_TS_Stop+0xdc>
    {
      RescheduleTimerList();
 800124c:	f7ff fcc0 	bl	8000bd0 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <HW_TS_Stop+0x100>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	22ff      	movs	r2, #255	; 0xff
 8001258:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800125a:	2003      	movs	r0, #3
 800125c:	f001 fa31 	bl	80026c2 <HAL_NVIC_EnableIRQ>
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	f383 8810 	msr	PRIMASK, r3
}
 800126a:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800126c:	bf00      	nop
}
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200001e4 	.word	0x200001e4
 8001278:	20000040 	.word	0x20000040
 800127c:	200000d0 	.word	0x200000d0
 8001280:	40002800 	.word	0x40002800
 8001284:	58000800 	.word	0x58000800
 8001288:	200000d1 	.word	0x200000d1

0800128c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	6039      	str	r1, [r7, #0]
 8001296:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001298:	79fa      	ldrb	r2, [r7, #7]
 800129a:	493c      	ldr	r1, [pc, #240]	; (800138c <HW_TS_Start+0x100>)
 800129c:	4613      	mov	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	440b      	add	r3, r1
 80012a6:	330c      	adds	r3, #12
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d103      	bne.n	80012b8 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff5e 	bl	8001174 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012b8:	f3ef 8310 	mrs	r3, PRIMASK
 80012bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80012be:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80012c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80012c2:	b672      	cpsid	i
}
 80012c4:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80012c6:	2003      	movs	r0, #3
 80012c8:	f001 fa09 	bl	80026de <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80012cc:	4b30      	ldr	r3, [pc, #192]	; (8001390 <HW_TS_Start+0x104>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	22ca      	movs	r2, #202	; 0xca
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24
 80012d6:	4b2e      	ldr	r3, [pc, #184]	; (8001390 <HW_TS_Start+0x104>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2253      	movs	r2, #83	; 0x53
 80012de:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80012e0:	79fa      	ldrb	r2, [r7, #7]
 80012e2:	492a      	ldr	r1, [pc, #168]	; (800138c <HW_TS_Start+0x100>)
 80012e4:	4613      	mov	r3, r2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4413      	add	r3, r2
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	440b      	add	r3, r1
 80012ee:	330c      	adds	r3, #12
 80012f0:	2202      	movs	r2, #2
 80012f2:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80012f4:	79fa      	ldrb	r2, [r7, #7]
 80012f6:	4925      	ldr	r1, [pc, #148]	; (800138c <HW_TS_Start+0x100>)
 80012f8:	4613      	mov	r3, r2
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	4413      	add	r3, r2
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	440b      	add	r3, r1
 8001302:	3308      	adds	r3, #8
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001308:	79fa      	ldrb	r2, [r7, #7]
 800130a:	4920      	ldr	r1, [pc, #128]	; (800138c <HW_TS_Start+0x100>)
 800130c:	4613      	mov	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	00db      	lsls	r3, r3, #3
 8001314:	440b      	add	r3, r1
 8001316:	3304      	adds	r3, #4
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fa8a 	bl	8000838 <linkTimer>
 8001324:	4603      	mov	r3, r0
 8001326:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001328:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <HW_TS_Start+0x108>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <HW_TS_Start+0x10c>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	7c7a      	ldrb	r2, [r7, #17]
 8001336:	429a      	cmp	r2, r3
 8001338:	d002      	beq.n	8001340 <HW_TS_Start+0xb4>
  {
    RescheduleTimerList();
 800133a:	f7ff fc49 	bl	8000bd0 <RescheduleTimerList>
 800133e:	e013      	b.n	8001368 <HW_TS_Start+0xdc>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001340:	79fa      	ldrb	r2, [r7, #7]
 8001342:	4912      	ldr	r1, [pc, #72]	; (800138c <HW_TS_Start+0x100>)
 8001344:	4613      	mov	r3, r2
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	4413      	add	r3, r2
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	440b      	add	r3, r1
 800134e:	3308      	adds	r3, #8
 8001350:	6819      	ldr	r1, [r3, #0]
 8001352:	8a7b      	ldrh	r3, [r7, #18]
 8001354:	79fa      	ldrb	r2, [r7, #7]
 8001356:	1ac9      	subs	r1, r1, r3
 8001358:	480c      	ldr	r0, [pc, #48]	; (800138c <HW_TS_Start+0x100>)
 800135a:	4613      	mov	r3, r2
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	4413      	add	r3, r2
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	4403      	add	r3, r0
 8001364:	3308      	adds	r3, #8
 8001366:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001368:	4b09      	ldr	r3, [pc, #36]	; (8001390 <HW_TS_Start+0x104>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	22ff      	movs	r2, #255	; 0xff
 8001370:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001372:	2003      	movs	r0, #3
 8001374:	f001 f9a5 	bl	80026c2 <HAL_NVIC_EnableIRQ>
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	f383 8810 	msr	PRIMASK, r3
}
 8001382:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001384:	bf00      	nop
}
 8001386:	3718      	adds	r7, #24
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000040 	.word	0x20000040
 8001390:	200001e4 	.word	0x200001e4
 8001394:	200000d0 	.word	0x200000d0
 8001398:	200000d1 	.word	0x200000d1

0800139c <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	460b      	mov	r3, r1
 80013a6:	607a      	str	r2, [r7, #4]
 80013a8:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4798      	blx	r3

  return;
 80013ae:	bf00      	nop
}
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <LL_PWR_SMPS_Enable>:
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR5, PWR_CR5_SMPSEN);
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <LL_PWR_SMPS_Enable+0x1c>)
 80013be:	69db      	ldr	r3, [r3, #28]
 80013c0:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <LL_PWR_SMPS_Enable+0x1c>)
 80013c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013c6:	61d3      	str	r3, [r2, #28]
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	58000400 	.word	0x58000400

080013d8 <LL_PWR_SMPS_SetStartupCurrent>:
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR5, PWR_CR5_SMPSSC, StartupCurrent);
 80013e0:	4b06      	ldr	r3, [pc, #24]	; (80013fc <LL_PWR_SMPS_SetStartupCurrent+0x24>)
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80013e8:	4904      	ldr	r1, [pc, #16]	; (80013fc <LL_PWR_SMPS_SetStartupCurrent+0x24>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61cb      	str	r3, [r1, #28]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	58000400 	.word	0x58000400

08001400 <LL_PWR_SMPS_SetOutputVoltageLevel>:
{
 8001400:	b480      	push	{r7}
 8001402:	b087      	sub	sp, #28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CAL) >> SMPS_VOLTAGE_CAL_POS);  /* SMPS output voltage level calibrated in production */
 8001408:	4b18      	ldr	r3, [pc, #96]	; (800146c <LL_PWR_SMPS_SetOutputVoltageLevel+0x6c>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	0a1b      	lsrs	r3, r3, #8
 800140e:	f003 030f 	and.w	r3, r3, #15
 8001412:	60fb      	str	r3, [r7, #12]
  if(OutputVoltageLevel_calibration == 0UL)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d108      	bne.n	800142c <LL_PWR_SMPS_SetOutputVoltageLevel+0x2c>
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, OutputVoltageLevel);
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 800141c:	69db      	ldr	r3, [r3, #28]
 800141e:	f023 020f 	bic.w	r2, r3, #15
 8001422:	4913      	ldr	r1, [pc, #76]	; (8001470 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4313      	orrs	r3, r2
 8001428:	61cb      	str	r3, [r1, #28]
}
 800142a:	e019      	b.n	8001460 <LL_PWR_SMPS_SetOutputVoltageLevel+0x60>
    TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 >> PWR_CR5_SMPSVOS_Pos));
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	3b06      	subs	r3, #6
 8001430:	613b      	str	r3, [r7, #16]
    OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)(OutputVoltageLevel >> PWR_CR5_SMPSVOS_Pos)) + (int32_t)TrimmingSteps);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4413      	add	r3, r2
 8001438:	617b      	str	r3, [r7, #20]
    if(OutputVoltageLevelTrimmed < 0)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	2b00      	cmp	r3, #0
 800143e:	da02      	bge.n	8001446 <LL_PWR_SMPS_SetOutputVoltageLevel+0x46>
      OutputVoltageLevelTrimmed = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	e004      	b.n	8001450 <LL_PWR_SMPS_SetOutputVoltageLevel+0x50>
      if(OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS)
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	2b0f      	cmp	r3, #15
 800144a:	dd01      	ble.n	8001450 <LL_PWR_SMPS_SetOutputVoltageLevel+0x50>
        OutputVoltageLevelTrimmed = (int32_t)PWR_CR5_SMPSVOS;
 800144c:	230f      	movs	r3, #15
 800144e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, (uint32_t)OutputVoltageLevelTrimmed);
 8001450:	4b07      	ldr	r3, [pc, #28]	; (8001470 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 8001452:	69db      	ldr	r3, [r3, #28]
 8001454:	f023 020f 	bic.w	r2, r3, #15
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	4905      	ldr	r1, [pc, #20]	; (8001470 <LL_PWR_SMPS_SetOutputVoltageLevel+0x70>)
 800145c:	4313      	orrs	r3, r2
 800145e:	61cb      	str	r3, [r1, #28]
}
 8001460:	bf00      	nop
 8001462:	371c      	adds	r7, #28
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	1fff7558 	.word	0x1fff7558
 8001470:	58000400 	.word	0x58000400

08001474 <LL_EXTI_DisableIT_0_31>:
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800147c:	4b07      	ldr	r3, [pc, #28]	; (800149c <LL_EXTI_DisableIT_0_31+0x28>)
 800147e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	43db      	mvns	r3, r3
 8001486:	4905      	ldr	r1, [pc, #20]	; (800149c <LL_EXTI_DisableIT_0_31+0x28>)
 8001488:	4013      	ands	r3, r2
 800148a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	58000800 	.word	0x58000800

080014a0 <LL_EXTI_DisableIT_32_63>:
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80014a8:	4b07      	ldr	r3, [pc, #28]	; (80014c8 <LL_EXTI_DisableIT_32_63+0x28>)
 80014aa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	43db      	mvns	r3, r3
 80014b2:	4905      	ldr	r1, [pc, #20]	; (80014c8 <LL_EXTI_DisableIT_32_63+0x28>)
 80014b4:	4013      	ands	r3, r2
 80014b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	58000800 	.word	0x58000800

080014cc <LL_RCC_HSE_SetCapacitorTuning>:
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80014d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014d8:	4a0a      	ldr	r2, [pc, #40]	; (8001504 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 80014da:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80014de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80014e6:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	021b      	lsls	r3, r3, #8
 80014ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014f2:	4313      	orrs	r3, r2
 80014f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	cafecafe 	.word	0xcafecafe

08001508 <LL_RCC_LSE_SetDriveCapability>:
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001510:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001518:	f023 0218 	bic.w	r2, r3, #24
 800151c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4313      	orrs	r3, r2
 8001524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001538:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800153c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001540:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001548:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8001556:	b480      	push	{r7}
 8001558:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800155a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800155e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001562:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800156a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800156e:	bf00      	nop
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 800157c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001580:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001584:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001588:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800158c:	d101      	bne.n	8001592 <LL_RCC_IsActiveFlag_PINRST+0x1a>
 800158e:	2301      	movs	r3, #1
 8001590:	e000      	b.n	8001594 <LL_RCC_IsActiveFlag_PINRST+0x1c>
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 80015a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80015b2:	d101      	bne.n	80015b8 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 80015b4:	2301      	movs	r3, #1
 80015b6:	e000      	b.n	80015ba <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <LL_AHB1_GRP1_EnableClock>:
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80015cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4313      	orrs	r3, r2
 80015da:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80015dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4013      	ands	r3, r2
 80015e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015e8:	68fb      	ldr	r3, [r7, #12]
}
 80015ea:	bf00      	nop
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <LL_AHB2_GRP1_EnableClock>:
{
 80015f6:	b480      	push	{r7}
 80015f8:	b085      	sub	sp, #20
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001602:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001604:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4313      	orrs	r3, r2
 800160c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800160e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001612:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4013      	ands	r3, r2
 8001618:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800161a:	68fb      	ldr	r3, [r7, #12]
}
 800161c:	bf00      	nop
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <LL_AHB3_GRP1_EnableClock>:
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001630:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001634:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001636:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4313      	orrs	r3, r2
 800163e:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001640:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001644:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4013      	ands	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800164c:	68fb      	ldr	r3, [r7, #12]
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800165a:	b480      	push	{r7}
 800165c:	b083      	sub	sp, #12
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685a      	ldr	r2, [r3, #4]
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	041b      	lsls	r3, r3, #16
 800166c:	431a      	orrs	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	605a      	str	r2, [r3, #4]
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800167e:	b480      	push	{r7}
 8001680:	b083      	sub	sp, #12
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685a      	ldr	r2, [r3, #4]
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	605a      	str	r2, [r3, #4]
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	695a      	ldr	r2, [r3, #20]
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	041b      	lsls	r3, r3, #16
 80016b2:	431a      	orrs	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	615a      	str	r2, [r3, #20]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	695a      	ldr	r2, [r3, #20]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	431a      	orrs	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	615a      	str	r2, [r3, #20]
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80016e6:	b480      	push	{r7}
 80016e8:	b083      	sub	sp, #12
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
 80016ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	609a      	str	r2, [r3, #8]
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	683a      	ldr	r2, [r7, #0]
 8001710:	619a      	str	r2, [r3, #24]
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001724:	4b05      	ldr	r3, [pc, #20]	; (800173c <LL_LPM_EnableSleep+0x1c>)
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	4a04      	ldr	r2, [pc, #16]	; (800173c <LL_LPM_EnableSleep+0x1c>)
 800172a:	f023 0304 	bic.w	r3, r3, #4
 800172e:	6113      	str	r3, [r2, #16]
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	22ff      	movs	r2, #255	; 0xff
 800174c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	22ca      	movs	r2, #202	; 0xca
 8001766:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2253      	movs	r2, #83	; 0x53
 800176c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f023 0207 	bic.w	r2, r3, #7
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	609a      	str	r2, [r3, #8]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0

  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80017a4:	4b11      	ldr	r3, [pc, #68]	; (80017ec <main+0x4c>)
 80017a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80017aa:	611a      	str	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ac:	f000 fd96 	bl	80022dc <HAL_Init>

  /* USER CODE BEGIN Init */
  Reset_Device();
 80017b0:	f000 fa1f 	bl	8001bf2 <Reset_Device>
  Config_HSE();
 80017b4:	f000 fa09 	bl	8001bca <Config_HSE>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b8:	f000 f81a 	bl	80017f0 <SystemClock_Config>

  /* IPCC initialisation */
   MX_IPCC_Init();
 80017bc:	f000 f8a0 	bl	8001900 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 80017c0:	f000 f9fc 	bl	8001bbc <PeriphClock_Config>
  Init_Exti(); /**< Configure the system Power Mode */
 80017c4:	f000 fa57 	bl	8001c76 <Init_Exti>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017c8:	f000 f9bc 	bl	8001b44 <MX_GPIO_Init>
  MX_DMA_Init();
 80017cc:	f000 f99c 	bl	8001b08 <MX_DMA_Init>
  MX_RF_Init();
 80017d0:	f000 f8aa 	bl	8001928 <MX_RF_Init>
  MX_RTC_Init();
 80017d4:	f000 f8b0 	bl	8001938 <MX_RTC_Init>
  MX_SPI1_Init();
 80017d8:	f000 f958 	bl	8001a8c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  APPE_Init();
 80017dc:	f7fe fe5a 	bl	8000494 <APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while(1)
	{
		UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295
 80017e4:	f007 f8ee 	bl	80089c4 <UTIL_SEQ_Run>
 80017e8:	e7fa      	b.n	80017e0 <main+0x40>
 80017ea:	bf00      	nop
 80017ec:	58004000 	.word	0x58004000

080017f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b0ae      	sub	sp, #184	; 0xb8
 80017f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80017fa:	2248      	movs	r2, #72	; 0x48
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f007 fb2e 	bl	8008e60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001804:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
 8001814:	615a      	str	r2, [r3, #20]
 8001816:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	2250      	movs	r2, #80	; 0x50
 800181c:	2100      	movs	r1, #0
 800181e:	4618      	mov	r0, r3
 8001820:	f007 fb1e 	bl	8008e60 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001824:	f001 fb48 	bl	8002eb8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001828:	2000      	movs	r0, #0
 800182a:	f7ff fe6d 	bl	8001508 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800182e:	4b33      	ldr	r3, [pc, #204]	; (80018fc <SystemClock_Config+0x10c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001836:	4a31      	ldr	r2, [pc, #196]	; (80018fc <SystemClock_Config+0x10c>)
 8001838:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800183c:	6013      	str	r3, [r2, #0]
 800183e:	4b2f      	ldr	r3, [pc, #188]	; (80018fc <SystemClock_Config+0x10c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800184a:	2307      	movs	r3, #7
 800184c:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800184e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001852:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001854:	2301      	movs	r3, #1
 8001856:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001858:	f44f 7380 	mov.w	r3, #256	; 0x100
 800185c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800185e:	2340      	movs	r3, #64	; 0x40
 8001860:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001864:	2300      	movs	r3, #0
 8001866:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800186a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800186e:	4618      	mov	r0, r3
 8001870:	f001 fe9e 	bl	80035b0 <HAL_RCC_OscConfig>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800187a:	f000 fa2d 	bl	8001cd8 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800187e:	236f      	movs	r3, #111	; 0x6f
 8001880:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001882:	2302      	movs	r3, #2
 8001884:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001886:	2300      	movs	r3, #0
 8001888:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800188a:	2300      	movs	r3, #0
 800188c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800188e:	2300      	movs	r3, #0
 8001890:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001892:	2300      	movs	r3, #0
 8001894:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001896:	2300      	movs	r3, #0
 8001898:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800189a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800189e:	2101      	movs	r1, #1
 80018a0:	4618      	mov	r0, r3
 80018a2:	f002 fa11 	bl	8003cc8 <HAL_RCC_ClockConfig>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018ac:	f000 fa14 	bl	8001cd8 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80018b0:	f643 0303 	movw	r3, #14339	; 0x3803
 80018b4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_LPUART1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80018ba:	2300      	movs	r3, #0
 80018bc:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018c2:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80018c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018c8:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80018ca:	2302      	movs	r3, #2
 80018cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80018ce:	2310      	movs	r3, #16
 80018d0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d2:	1d3b      	adds	r3, r7, #4
 80018d4:	4618      	mov	r0, r3
 80018d6:	f002 fe0c 	bl	80044f2 <HAL_RCCEx_PeriphCLKConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80018e0:	f000 f9fa 	bl	8001cd8 <Error_Handler>
   *
   *  The SMPS configuration is not yet supported by CubeMx
   *  when SMPS output voltage is set to 1.4V, the RF output power is limited to 3.7dBm
   *  the SMPS output voltage shall be increased for higher RF output power
   */
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7ff fd77 	bl	80013d8 <LL_PWR_SMPS_SetStartupCurrent>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
 80018ea:	2004      	movs	r0, #4
 80018ec:	f7ff fd88 	bl	8001400 <LL_PWR_SMPS_SetOutputVoltageLevel>
  LL_PWR_SMPS_Enable();
 80018f0:	f7ff fd62 	bl	80013b8 <LL_PWR_SMPS_Enable>
#endif

  /* USER CODE END Smps */
}
 80018f4:	bf00      	nop
 80018f6:	37b8      	adds	r7, #184	; 0xb8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	58000400 	.word	0x58000400

08001900 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8001904:	4b06      	ldr	r3, [pc, #24]	; (8001920 <MX_IPCC_Init+0x20>)
 8001906:	4a07      	ldr	r2, [pc, #28]	; (8001924 <MX_IPCC_Init+0x24>)
 8001908:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800190a:	4805      	ldr	r0, [pc, #20]	; (8001920 <MX_IPCC_Init+0x20>)
 800190c:	f001 fa4e 	bl	8002dac <HAL_IPCC_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8001916:	f000 f9df 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000310 	.word	0x20000310
 8001924:	58000c00 	.word	0x58000c00

08001928 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b090      	sub	sp, #64	; 0x40
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800193e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800194e:	2300      	movs	r3, #0
 8001950:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_TamperTypeDef sTamper = {0};
 8001952:	463b      	mov	r3, r7
 8001954:	2228      	movs	r2, #40	; 0x28
 8001956:	2100      	movs	r1, #0
 8001958:	4618      	mov	r0, r3
 800195a:	f007 fa81 	bl	8008e60 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800195e:	4b49      	ldr	r3, [pc, #292]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001960:	4a49      	ldr	r2, [pc, #292]	; (8001a88 <MX_RTC_Init+0x150>)
 8001962:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001964:	4b47      	ldr	r3, [pc, #284]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001966:	2200      	movs	r2, #0
 8001968:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800196a:	4b46      	ldr	r3, [pc, #280]	; (8001a84 <MX_RTC_Init+0x14c>)
 800196c:	220f      	movs	r2, #15
 800196e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8001970:	4b44      	ldr	r3, [pc, #272]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001972:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001976:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001978:	4b42      	ldr	r3, [pc, #264]	; (8001a84 <MX_RTC_Init+0x14c>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800197e:	4b41      	ldr	r3, [pc, #260]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001984:	4b3f      	ldr	r3, [pc, #252]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800198a:	4b3e      	ldr	r3, [pc, #248]	; (8001a84 <MX_RTC_Init+0x14c>)
 800198c:	2200      	movs	r2, #0
 800198e:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001990:	483c      	ldr	r0, [pc, #240]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001992:	f003 f835 	bl	8004a00 <HAL_RTC_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_RTC_Init+0x68>
  {
    Error_Handler();
 800199c:	f000 f99c 	bl	8001cd8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 80019a6:	2300      	movs	r3, #0
 80019a8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.SubSeconds = 0x0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	633b      	str	r3, [r7, #48]	; 0x30
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80019be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019c2:	2201      	movs	r2, #1
 80019c4:	4619      	mov	r1, r3
 80019c6:	482f      	ldr	r0, [pc, #188]	; (8001a84 <MX_RTC_Init+0x14c>)
 80019c8:	f003 f8b8 	bl	8004b3c <HAL_RTC_SetTime>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_RTC_Init+0x9e>
  {
    Error_Handler();
 80019d2:	f000 f981 	bl	8001cd8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80019d6:	2301      	movs	r3, #1
 80019d8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 80019dc:	2301      	movs	r3, #1
 80019de:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 80019e2:	2301      	movs	r3, #1
 80019e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80019ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019f2:	2201      	movs	r2, #1
 80019f4:	4619      	mov	r1, r3
 80019f6:	4823      	ldr	r0, [pc, #140]	; (8001a84 <MX_RTC_Init+0x14c>)
 80019f8:	f003 f964 	bl	8004cc4 <HAL_RTC_SetDate>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8001a02:	f000 f969 	bl	8001cd8 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_DEFAULT) != HAL_OK)
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	481e      	ldr	r0, [pc, #120]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001a0c:	f003 fa78 	bl	8004f00 <HAL_RTCEx_SetTimeStamp>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 8001a16:	f000 f95f 	bl	8001cd8 <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4819      	ldr	r0, [pc, #100]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001a20:	f003 fb80 	bl	8005124 <HAL_RTCEx_SetWakeUpTimer>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_RTC_Init+0xf6>
  {
    Error_Handler();
 8001a2a:	f000 f955 	bl	8001cd8 <Error_Handler>
  }
  /** Enable the RTC Tamper 3
  */
  sTamper.Tamper = RTC_TAMPER_3;
 8001a2e:	2320      	movs	r3, #32
 8001a30:	603b      	str	r3, [r7, #0]
  sTamper.Trigger = RTC_TAMPERTRIGGER_RISINGEDGE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60bb      	str	r3, [r7, #8]
  sTamper.NoErase = RTC_TAMPER_ERASE_BACKUP_ENABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	60fb      	str	r3, [r7, #12]
  sTamper.MaskFlag = RTC_TAMPERMASK_FLAG_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
  sTamper.Filter = RTC_TAMPERFILTER_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  sTamper.SamplingFrequency = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61bb      	str	r3, [r7, #24]
  sTamper.PrechargeDuration = RTC_TAMPERPRECHARGEDURATION_1RTCCLK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
  sTamper.TamperPullUp = RTC_TAMPER_PULLUP_ENABLE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	623b      	str	r3, [r7, #32]
  sTamper.TimeStampOnTamperDetection = RTC_TIMESTAMPONTAMPERDETECTION_ENABLE;
 8001a4e:	2380      	movs	r3, #128	; 0x80
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTCEx_SetTamper(&hrtc, &sTamper) != HAL_OK)
 8001a52:	463b      	mov	r3, r7
 8001a54:	4619      	mov	r1, r3
 8001a56:	480b      	ldr	r0, [pc, #44]	; (8001a84 <MX_RTC_Init+0x14c>)
 8001a58:	f003 faac 	bl	8004fb4 <HAL_RTCEx_SetTamper>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_RTC_Init+0x12e>
  {
    Error_Handler();
 8001a62:	f000 f939 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001a66:	4808      	ldr	r0, [pc, #32]	; (8001a88 <MX_RTC_Init+0x150>)
 8001a68:	f7ff fe77 	bl	800175a <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4806      	ldr	r0, [pc, #24]	; (8001a88 <MX_RTC_Init+0x150>)
 8001a70:	f7ff fe83 	bl	800177a <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001a74:	4804      	ldr	r0, [pc, #16]	; (8001a88 <MX_RTC_Init+0x150>)
 8001a76:	f7ff fe63 	bl	8001740 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 8001a7a:	bf00      	nop
 8001a7c:	3740      	adds	r7, #64	; 0x40
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200004cc 	.word	0x200004cc
 8001a88:	40002800 	.word	0x40002800

08001a8c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001a92:	4a1c      	ldr	r2, [pc, #112]	; (8001b04 <MX_SPI1_Init+0x78>)
 8001a94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001a98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a9e:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001aa6:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001aaa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001aba:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001abe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad2:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ada:	2207      	movs	r2, #7
 8001adc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001aea:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_SPI1_Init+0x74>)
 8001aec:	f003 fbeb 	bl	80052c6 <HAL_SPI_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001af6:	f000 f8ef 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000550 	.word	0x20000550
 8001b04:	40013000 	.word	0x40013000

08001b08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b0c:	2004      	movs	r0, #4
 8001b0e:	f7ff fd59 	bl	80015c4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b12:	2001      	movs	r0, #1
 8001b14:	f7ff fd56 	bl	80015c4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b18:	2002      	movs	r0, #2
 8001b1a:	f7ff fd53 	bl	80015c4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 15, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	210f      	movs	r1, #15
 8001b22:	200e      	movs	r0, #14
 8001b24:	f000 fdb3 	bl	800268e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001b28:	200e      	movs	r0, #14
 8001b2a:	f000 fdca 	bl	80026c2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	210f      	movs	r1, #15
 8001b32:	203a      	movs	r0, #58	; 0x3a
 8001b34:	f000 fdab 	bl	800268e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8001b38:	203a      	movs	r0, #58	; 0x3a
 8001b3a:	f000 fdc2 	bl	80026c2 <HAL_NVIC_EnableIRQ>

}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
	...

08001b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4a:	1d3b      	adds	r3, r7, #4
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b58:	2004      	movs	r0, #4
 8001b5a:	f7ff fd4c 	bl	80015f6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	2001      	movs	r0, #1
 8001b60:	f7ff fd49 	bl	80015f6 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b64:	2002      	movs	r0, #2
 8001b66:	f7ff fd46 	bl	80015f6 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED3_BR_Pin|LED1_BR_Pin|LED2_BR_Pin
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f247 0121 	movw	r1, #28705	; 0x7021
 8001b70:	480f      	ldr	r0, [pc, #60]	; (8001bb0 <MX_GPIO_Init+0x6c>)
 8001b72:	f001 f8c7 	bl	8002d04 <HAL_GPIO_WritePin>
                          |LED_BLUE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_SW1_Pin */
  GPIO_InitStruct.Pin = BUTTON_SW1_Pin;
 8001b76:	2310      	movs	r3, #16
 8001b78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b7a:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <MX_GPIO_Init+0x70>)
 8001b7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUTTON_SW1_GPIO_Port, &GPIO_InitStruct);
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	480c      	ldr	r0, [pc, #48]	; (8001bb8 <MX_GPIO_Init+0x74>)
 8001b88:	f000 ff4c 	bl	8002a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED3_BR_Pin LED1_BR_Pin LED2_BR_Pin
                           LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED3_BR_Pin|LED1_BR_Pin|LED2_BR_Pin
 8001b8c:	f247 0321 	movw	r3, #28705	; 0x7021
 8001b90:	607b      	str	r3, [r7, #4]
                          |LED_BLUE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b92:	2301      	movs	r3, #1
 8001b94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4803      	ldr	r0, [pc, #12]	; (8001bb0 <MX_GPIO_Init+0x6c>)
 8001ba4:	f000 ff3e 	bl	8002a24 <HAL_GPIO_Init>

}
 8001ba8:	bf00      	nop
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	48000400 	.word	0x48000400
 8001bb4:	10210000 	.word	0x10210000
 8001bb8:	48000800 	.word	0x48000800

08001bbc <PeriphClock_Config>:

/* USER CODE BEGIN 4 */

void PeriphClock_Config(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8001bc0:	bf00      	nop
}
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <Config_HSE>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/

static void Config_HSE(void)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f005 f887 	bl	8006ce4 <OTP_Read>
 8001bd6:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d005      	beq.n	8001bea <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	799b      	ldrb	r3, [r3, #6]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fc72 	bl	80014cc <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
}  
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <Reset_Device>:


static void Reset_Device( void )
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	af00      	add	r7, sp, #0
#if ( CFG_HW_RESET_BY_FW == 1 )
	Reset_BackupDomain();
 8001bf6:	f000 f827 	bl	8001c48 <Reset_BackupDomain>

	Reset_IPCC();
 8001bfa:	f000 f803 	bl	8001c04 <Reset_IPCC>
#endif

	return;
 8001bfe:	bf00      	nop
}
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <Reset_IPCC>:

static void Reset_IPCC( void )
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 8001c08:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001c0c:	f7ff fd0c 	bl	8001628 <LL_AHB3_GRP1_EnableClock>

	LL_C1_IPCC_ClearFlag_CHx(
 8001c10:	213f      	movs	r1, #63	; 0x3f
 8001c12:	480c      	ldr	r0, [pc, #48]	; (8001c44 <Reset_IPCC+0x40>)
 8001c14:	f7ff fd67 	bl	80016e6 <LL_C1_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_ClearFlag_CHx(
 8001c18:	213f      	movs	r1, #63	; 0x3f
 8001c1a:	480a      	ldr	r0, [pc, #40]	; (8001c44 <Reset_IPCC+0x40>)
 8001c1c:	f7ff fd71 	bl	8001702 <LL_C2_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableTransmitChannel(
 8001c20:	213f      	movs	r1, #63	; 0x3f
 8001c22:	4808      	ldr	r0, [pc, #32]	; (8001c44 <Reset_IPCC+0x40>)
 8001c24:	f7ff fd19 	bl	800165a <LL_C1_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableTransmitChannel(
 8001c28:	213f      	movs	r1, #63	; 0x3f
 8001c2a:	4806      	ldr	r0, [pc, #24]	; (8001c44 <Reset_IPCC+0x40>)
 8001c2c:	f7ff fd38 	bl	80016a0 <LL_C2_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableReceiveChannel(
 8001c30:	213f      	movs	r1, #63	; 0x3f
 8001c32:	4804      	ldr	r0, [pc, #16]	; (8001c44 <Reset_IPCC+0x40>)
 8001c34:	f7ff fd23 	bl	800167e <LL_C1_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableReceiveChannel(
 8001c38:	213f      	movs	r1, #63	; 0x3f
 8001c3a:	4802      	ldr	r0, [pc, #8]	; (8001c44 <Reset_IPCC+0x40>)
 8001c3c:	f7ff fd42 	bl	80016c4 <LL_C2_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	return;
 8001c40:	bf00      	nop
}
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	58000c00 	.word	0x58000c00

08001c48 <Reset_BackupDomain>:

static void Reset_BackupDomain( void )
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
	if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8001c4c:	f7ff fc94 	bl	8001578 <LL_RCC_IsActiveFlag_PINRST>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00d      	beq.n	8001c72 <Reset_BackupDomain+0x2a>
 8001c56:	f7ff fca2 	bl	800159e <LL_RCC_IsActiveFlag_SFTRST>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d108      	bne.n	8001c72 <Reset_BackupDomain+0x2a>
	{
		HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8001c60:	f001 f92a 	bl	8002eb8 <HAL_PWR_EnableBkUpAccess>

		/**
		 *  Write twice the value to flush the APB-AHB bridge
		 *  This bit shall be written in the register before writing the next one
		 */
		HAL_PWR_EnableBkUpAccess();
 8001c64:	f001 f928 	bl	8002eb8 <HAL_PWR_EnableBkUpAccess>

		__HAL_RCC_BACKUPRESET_FORCE();
 8001c68:	f7ff fc64 	bl	8001534 <LL_RCC_ForceBackupDomainReset>
		__HAL_RCC_BACKUPRESET_RELEASE();
 8001c6c:	f7ff fc73 	bl	8001556 <LL_RCC_ReleaseBackupDomainReset>
	}

	return;
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
}
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <Init_Exti>:

static void Init_Exti( void )
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	af00      	add	r7, sp, #0
  /**< Disable all wakeup interrupt on CPU1  except IPCC(36), HSEM(38) */
  LL_EXTI_DisableIT_0_31(~0);
 8001c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c7e:	f7ff fbf9 	bl	8001474 <LL_EXTI_DisableIT_0_31>
  LL_EXTI_DisableIT_32_63( (~0) & (~(LL_EXTI_LINE_36 | LL_EXTI_LINE_38)) );
 8001c82:	f06f 0050 	mvn.w	r0, #80	; 0x50
 8001c86:	f7ff fc0b 	bl	80014a0 <LL_EXTI_DisableIT_32_63>

  return;
 8001c8a:	bf00      	nop
}
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b084      	sub	sp, #16
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c96:	f000 fb8f 	bl	80023b8 <HAL_GetTick>
 8001c9a:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca6:	d00a      	beq.n	8001cbe <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001ca8:	f000 fb9e 	bl	80023e8 <HAL_GetTickFreq>
 8001cac:	4603      	mov	r3, r0
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cb6:	e002      	b.n	8001cbe <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8001cb8:	f7ff fd32 	bl	8001720 <LL_LPM_EnableSleep>
     */
  #if defined ( __CC_ARM)
    __force_stores();
  #endif

    __WFI( );
 8001cbc:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001cbe:	f000 fb7b 	bl	80023b8 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d8f4      	bhi.n	8001cb8 <HAL_Delay+0x2a>
  }
}
 8001cce:	bf00      	nop
 8001cd0:	bf00      	nop
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
 
  /* USER CODE END Error_Handler_Debug */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <LL_RCC_SetRTCClockSource>:
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8001cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001cfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <LL_RCC_EnableRTC>:
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001d16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001d2a:	bf00      	nop
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_AHB2_GRP1_EnableClock>:
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4013      	ands	r3, r2
 8001d56:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d58:	68fb      	ldr	r3, [r7, #12]
}
 8001d5a:	bf00      	nop
 8001d5c:	3714      	adds	r7, #20
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <LL_AHB3_GRP1_EnableClock>:
{
 8001d66:	b480      	push	{r7}
 8001d68:	b085      	sub	sp, #20
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001d6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001d7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4013      	ands	r3, r2
 8001d88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
}
 8001d8c:	bf00      	nop
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <LL_APB1_GRP1_EnableClock>:
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001da6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001db4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4013      	ands	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
}
 8001dbe:	bf00      	nop
 8001dc0:	3714      	adds	r7, #20
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <LL_APB2_GRP1_EnableClock>:
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b085      	sub	sp, #20
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001dd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001dd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001de2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4013      	ands	r3, r2
 8001dec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dee:	68fb      	ldr	r3, [r7, #12]
}
 8001df0:	bf00      	nop
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001e00:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001e04:	f7ff ffaf 	bl	8001d66 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	202e      	movs	r0, #46	; 0x2e
 8001e0e:	f000 fc3e 	bl	800268e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8001e12:	202e      	movs	r0, #46	; 0x2e
 8001e14:	f000 fc55 	bl	80026c2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a0d      	ldr	r2, [pc, #52]	; (8001e60 <HAL_IPCC_MspInit+0x44>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d113      	bne.n	8001e56 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8001e2e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001e32:	f7ff ff98 	bl	8001d66 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2100      	movs	r1, #0
 8001e3a:	202c      	movs	r0, #44	; 0x2c
 8001e3c:	f000 fc27 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001e40:	202c      	movs	r0, #44	; 0x2c
 8001e42:	f000 fc3e 	bl	80026c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2100      	movs	r1, #0
 8001e4a:	202d      	movs	r0, #45	; 0x2d
 8001e4c:	f000 fc1f 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001e50:	202d      	movs	r0, #45	; 0x2d
 8001e52:	f000 fc36 	bl	80026c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	58000c00 	.word	0x58000c00

08001e64 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a0b      	ldr	r2, [pc, #44]	; (8001ea0 <HAL_RTC_MspInit+0x3c>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d110      	bne.n	8001e98 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8001e76:	f001 f81f 	bl	8002eb8 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8001e7a:	f001 f81d 	bl	8002eb8 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8001e7e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e82:	f7ff ff30 	bl	8001ce6 <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e86:	f7ff ff44 	bl	8001d12 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001e8a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001e8e:	f7ff ff83 	bl	8001d98 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f003 f9e1 	bl	800525a <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40002800 	.word	0x40002800

08001ea4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 030c 	add.w	r3, r7, #12
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0f      	ldr	r2, [pc, #60]	; (8001f00 <HAL_SPI_MspInit+0x5c>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d117      	bne.n	8001ef6 <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ec6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001eca:	f7ff ff7e 	bl	8001dca <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ece:	2001      	movs	r0, #1
 8001ed0:	f7ff ff30 	bl	8001d34 <LL_AHB2_GRP1_EnableClock>
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ed4:	23f0      	movs	r3, #240	; 0xf0
 8001ed6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ee4:	2305      	movs	r3, #5
 8001ee6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	4619      	mov	r1, r3
 8001eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ef2:	f000 fd97 	bl	8002a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ef6:	bf00      	nop
 8001ef8:	3720      	adds	r7, #32
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40013000 	.word	0x40013000

08001f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f16:	e7fe      	b.n	8001f16 <HardFault_Handler+0x4>

08001f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f1c:	e7fe      	b.n	8001f1c <MemManage_Handler+0x4>

08001f1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f22:	e7fe      	b.n	8001f22 <BusFault_Handler+0x4>

08001f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f28:	e7fe      	b.n	8001f28 <UsageFault_Handler+0x4>

08001f2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f46:	b480      	push	{r7}
 8001f48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f58:	f000 fa1a 	bl	8002390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8001f64:	4802      	ldr	r0, [pc, #8]	; (8001f70 <DMA1_Channel4_IRQHandler+0x10>)
 8001f66:	f000 fcae 	bl	80028c6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	200004f0 	.word	0x200004f0

08001f74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f78:	4802      	ldr	r0, [pc, #8]	; (8001f84 <USART1_IRQHandler+0x10>)
 8001f7a:	f003 fa47 	bl	800540c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000043c 	.word	0x2000043c

08001f88 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001f8c:	4802      	ldr	r0, [pc, #8]	; (8001f98 <LPUART1_IRQHandler+0x10>)
 8001f8e:	f003 fa3d 	bl	800540c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	2000034c 	.word	0x2000034c

08001f9c <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8001fa0:	f006 fb7a 	bl	8008698 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8001fac:	f006 fbac 	bl	8008708 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8001fb0:	bf00      	nop
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8001fb8:	f000 fed4 	bl	8002d64 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001fc4:	4802      	ldr	r0, [pc, #8]	; (8001fd0 <DMA2_Channel4_IRQHandler+0x10>)
 8001fc6:	f000 fc7e 	bl	80028c6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200003dc 	.word	0x200003dc

08001fd4 <EXTI4_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW1_EXTI_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 8001fd8:	2010      	movs	r0, #16
 8001fda:	f000 feab 	bl	8002d34 <HAL_GPIO_EXTI_IRQHandler>
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <EXTI0_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW2_EXTI_IRQHandler(void)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	f000 fea4 	bl	8002d34 <HAL_GPIO_EXTI_IRQHandler>
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  HW_TS_RTC_Wakeup_Handler();
 8001ff4:	f7fe fe8a 	bl	8000d0c <HW_TS_RTC_Wakeup_Handler>
}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8002000:	4b26      	ldr	r3, [pc, #152]	; (800209c <SystemInit+0xa0>)
 8002002:	2200      	movs	r2, #0
 8002004:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8002006:	4b25      	ldr	r3, [pc, #148]	; (800209c <SystemInit+0xa0>)
 8002008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800200c:	4a23      	ldr	r2, [pc, #140]	; (800209c <SystemInit+0xa0>)
 800200e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002012:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002016:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002026:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800202a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800202e:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002030:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800203a:	4b19      	ldr	r3, [pc, #100]	; (80020a0 <SystemInit+0xa4>)
 800203c:	4013      	ands	r3, r2
 800203e:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002044:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002048:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800204c:	f023 0305 	bic.w	r3, r3, #5
 8002050:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002054:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002058:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800205c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002060:	f023 0301 	bic.w	r3, r3, #1
 8002064:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800206c:	4a0d      	ldr	r2, [pc, #52]	; (80020a4 <SystemInit+0xa8>)
 800206e:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002070:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002074:	4a0b      	ldr	r2, [pc, #44]	; (80020a4 <SystemInit+0xa8>)
 8002076:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002086:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800208c:	2200      	movs	r2, #0
 800208e:	619a      	str	r2, [r3, #24]
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	e000ed00 	.word	0xe000ed00
 80020a0:	faf6fefb 	.word	0xfaf6fefb
 80020a4:	22041000 	.word	0x22041000

080020a8 <LL_AHB2_GRP1_EnableClock>:
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80020b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4313      	orrs	r3, r2
 80020be:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80020c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4013      	ands	r3, r2
 80020ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020cc:	68fb      	ldr	r3, [r7, #12]
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
	...

080020dc <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80020e6:	f107 030c 	add.w	r3, r7, #12
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
 80020f4:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80020f6:	2002      	movs	r0, #2
 80020f8:	f7ff ffd6 	bl	80020a8 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	4a12      	ldr	r2, [pc, #72]	; (8002148 <BSP_LED_Init+0x6c>)
 8002100:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002104:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002106:	2301      	movs	r3, #1
 8002108:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800210e:	2302      	movs	r3, #2
 8002110:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	4a0d      	ldr	r2, [pc, #52]	; (800214c <BSP_LED_Init+0x70>)
 8002116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211a:	f107 020c 	add.w	r2, r7, #12
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f000 fc7f 	bl	8002a24 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	4a08      	ldr	r2, [pc, #32]	; (800214c <BSP_LED_Init+0x70>)
 800212a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	4a05      	ldr	r2, [pc, #20]	; (8002148 <BSP_LED_Init+0x6c>)
 8002132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002136:	2200      	movs	r2, #0
 8002138:	4619      	mov	r1, r3
 800213a:	f000 fde3 	bl	8002d04 <HAL_GPIO_WritePin>
}
 800213e:	bf00      	nop
 8002140:	3720      	adds	r7, #32
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	08009098 	.word	0x08009098
 800214c:	20000008 	.word	0x20000008

08002150 <BSP_LED_On>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	4a07      	ldr	r2, [pc, #28]	; (800217c <BSP_LED_On+0x2c>)
 800215e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	4a06      	ldr	r2, [pc, #24]	; (8002180 <BSP_LED_On+0x30>)
 8002166:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800216a:	2201      	movs	r2, #1
 800216c:	4619      	mov	r1, r3
 800216e:	f000 fdc9 	bl	8002d04 <HAL_GPIO_WritePin>
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	20000008 	.word	0x20000008
 8002180:	08009098 	.word	0x08009098

08002184 <BSP_LED_Off>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	4a07      	ldr	r2, [pc, #28]	; (80021b0 <BSP_LED_Off+0x2c>)
 8002192:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	4a06      	ldr	r2, [pc, #24]	; (80021b4 <BSP_LED_Off+0x30>)
 800219a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800219e:	2200      	movs	r2, #0
 80021a0:	4619      	mov	r1, r3
 80021a2:	f000 fdaf 	bl	8002d04 <HAL_GPIO_WritePin>
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000008 	.word	0x20000008
 80021b4:	08009098 	.word	0x08009098

080021b8 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	460a      	mov	r2, r1
 80021c2:	71fb      	strb	r3, [r7, #7]
 80021c4:	4613      	mov	r3, r2
 80021c6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 80021c8:	f107 030c 	add.w	r3, r7, #12
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
 80021d6:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d103      	bne.n	80021e6 <BSP_PB_Init+0x2e>
 80021de:	2004      	movs	r0, #4
 80021e0:	f7ff ff62 	bl	80020a8 <LL_AHB2_GRP1_EnableClock>
 80021e4:	e00c      	b.n	8002200 <BSP_PB_Init+0x48>
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d103      	bne.n	80021f4 <BSP_PB_Init+0x3c>
 80021ec:	2008      	movs	r0, #8
 80021ee:	f7ff ff5b 	bl	80020a8 <LL_AHB2_GRP1_EnableClock>
 80021f2:	e005      	b.n	8002200 <BSP_PB_Init+0x48>
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d102      	bne.n	8002200 <BSP_PB_Init+0x48>
 80021fa:	2008      	movs	r0, #8
 80021fc:	f7ff ff54 	bl	80020a8 <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8002200:	79bb      	ldrb	r3, [r7, #6]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d117      	bne.n	8002236 <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	4a20      	ldr	r2, [pc, #128]	; (800228c <BSP_PB_Init+0xd4>)
 800220a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800220e:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 8002210:	2300      	movs	r3, #0
 8002212:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8002214:	2301      	movs	r3, #1
 8002216:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002218:	2302      	movs	r3, #2
 800221a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	4a1c      	ldr	r2, [pc, #112]	; (8002290 <BSP_PB_Init+0xd8>)
 8002220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002224:	f107 020c 	add.w	r2, r7, #12
 8002228:	4611      	mov	r1, r2
 800222a:	4618      	mov	r0, r3
 800222c:	f000 fbfa 	bl	8002a24 <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 8002230:	2001      	movs	r0, #1
 8002232:	f7ff fd2c 	bl	8001c8e <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8002236:	79bb      	ldrb	r3, [r7, #6]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d122      	bne.n	8002282 <BSP_PB_Init+0xca>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	4a13      	ldr	r2, [pc, #76]	; (800228c <BSP_PB_Init+0xd4>)
 8002240:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002244:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8002246:	2301      	movs	r3, #1
 8002248:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 800224a:	4b12      	ldr	r3, [pc, #72]	; (8002294 <BSP_PB_Init+0xdc>)
 800224c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	4a0f      	ldr	r2, [pc, #60]	; (8002290 <BSP_PB_Init+0xd8>)
 8002252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002256:	f107 020c 	add.w	r2, r7, #12
 800225a:	4611      	mov	r1, r2
 800225c:	4618      	mov	r0, r3
 800225e:	f000 fbe1 	bl	8002a24 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	4a0c      	ldr	r2, [pc, #48]	; (8002298 <BSP_PB_Init+0xe0>)
 8002266:	5cd3      	ldrb	r3, [r2, r3]
 8002268:	b25b      	sxtb	r3, r3
 800226a:	2200      	movs	r2, #0
 800226c:	210f      	movs	r1, #15
 800226e:	4618      	mov	r0, r3
 8002270:	f000 fa0d 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	4a08      	ldr	r2, [pc, #32]	; (8002298 <BSP_PB_Init+0xe0>)
 8002278:	5cd3      	ldrb	r3, [r2, r3]
 800227a:	b25b      	sxtb	r3, r3
 800227c:	4618      	mov	r0, r3
 800227e:	f000 fa20 	bl	80026c2 <HAL_NVIC_EnableIRQ>
  }
}
 8002282:	bf00      	nop
 8002284:	3720      	adds	r7, #32
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	080090a0 	.word	0x080090a0
 8002290:	20000014 	.word	0x20000014
 8002294:	10210000 	.word	0x10210000
 8002298:	080090a8 	.word	0x080090a8

0800229c <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80022a0:	4b05      	ldr	r3, [pc, #20]	; (80022b8 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	4a04      	ldr	r2, [pc, #16]	; (80022b8 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	6053      	str	r3, [r2, #4]
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e0042000 	.word	0xe0042000

080022bc <LL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80022c0:	4b05      	ldr	r3, [pc, #20]	; (80022d8 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4a04      	ldr	r2, [pc, #16]	; (80022d8 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 80022c6:	f043 0302 	orr.w	r3, r3, #2
 80022ca:	6053      	str	r3, [r2, #4]
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e0042000 	.word	0xe0042000

080022dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e6:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_Init+0x3c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a0b      	ldr	r2, [pc, #44]	; (8002318 <HAL_Init+0x3c>)
 80022ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f2:	2003      	movs	r0, #3
 80022f4:	f000 f9c0 	bl	8002678 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022f8:	2000      	movs	r0, #0
 80022fa:	f000 f80f 	bl	800231c <HAL_InitTick>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d002      	beq.n	800230a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	71fb      	strb	r3, [r7, #7]
 8002308:	e001      	b.n	800230e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800230a:	f7ff fd77 	bl	8001dfc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800230e:	79fb      	ldrb	r3, [r7, #7]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	58004000 	.word	0x58004000

0800231c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002328:	4b17      	ldr	r3, [pc, #92]	; (8002388 <HAL_InitTick+0x6c>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d024      	beq.n	800237a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002330:	f001 fe76 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8002334:	4602      	mov	r2, r0
 8002336:	4b14      	ldr	r3, [pc, #80]	; (8002388 <HAL_InitTick+0x6c>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	4619      	mov	r1, r3
 800233c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002340:	fbb3 f3f1 	udiv	r3, r3, r1
 8002344:	fbb2 f3f3 	udiv	r3, r2, r3
 8002348:	4618      	mov	r0, r3
 800234a:	f000 f9d6 	bl	80026fa <HAL_SYSTICK_Config>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10f      	bne.n	8002374 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b0f      	cmp	r3, #15
 8002358:	d809      	bhi.n	800236e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800235a:	2200      	movs	r2, #0
 800235c:	6879      	ldr	r1, [r7, #4]
 800235e:	f04f 30ff 	mov.w	r0, #4294967295
 8002362:	f000 f994 	bl	800268e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002366:	4a09      	ldr	r2, [pc, #36]	; (800238c <HAL_InitTick+0x70>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	e007      	b.n	800237e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	73fb      	strb	r3, [r7, #15]
 8002372:	e004      	b.n	800237e <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
 8002378:	e001      	b.n	800237e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800237e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000024 	.word	0x20000024
 800238c:	20000020 	.word	0x20000020

08002390 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_IncTick+0x20>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <HAL_IncTick+0x24>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4413      	add	r3, r2
 80023a0:	4a04      	ldr	r2, [pc, #16]	; (80023b4 <HAL_IncTick+0x24>)
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000024 	.word	0x20000024
 80023b4:	200005b4 	.word	0x200005b4

080023b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return uwTick;
 80023bc:	4b03      	ldr	r3, [pc, #12]	; (80023cc <HAL_GetTick+0x14>)
 80023be:	681b      	ldr	r3, [r3, #0]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	200005b4 	.word	0x200005b4

080023d0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80023d4:	4b03      	ldr	r3, [pc, #12]	; (80023e4 <HAL_GetTickPrio+0x14>)
 80023d6:	681b      	ldr	r3, [r3, #0]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	20000020 	.word	0x20000020

080023e8 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <HAL_GetTickFreq+0x14>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20000024 	.word	0x20000024

08002400 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8002404:	f7ff ff4a 	bl	800229c <LL_DBGMCU_EnableDBGSleepMode>
}
 8002408:	bf00      	nop
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8002410:	f7ff ff54 	bl	80022bc <LL_DBGMCU_EnableDBGStopMode>
}
 8002414:	bf00      	nop
 8002416:	bd80      	pop	{r7, pc}

08002418 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002434:	4013      	ands	r3, r2
 8002436:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002440:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800244a:	4a04      	ldr	r2, [pc, #16]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	60d3      	str	r3, [r2, #12]
}
 8002450:	bf00      	nop
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002464:	4b04      	ldr	r3, [pc, #16]	; (8002478 <__NVIC_GetPriorityGrouping+0x18>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	f003 0307 	and.w	r3, r3, #7
}
 800246e:	4618      	mov	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248a:	2b00      	cmp	r3, #0
 800248c:	db0b      	blt.n	80024a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	f003 021f 	and.w	r2, r3, #31
 8002494:	4907      	ldr	r1, [pc, #28]	; (80024b4 <__NVIC_EnableIRQ+0x38>)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	095b      	lsrs	r3, r3, #5
 800249c:	2001      	movs	r0, #1
 800249e:	fa00 f202 	lsl.w	r2, r0, r2
 80024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	e000e100 	.word	0xe000e100

080024b8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	db12      	blt.n	80024f0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	f003 021f 	and.w	r2, r3, #31
 80024d0:	490a      	ldr	r1, [pc, #40]	; (80024fc <__NVIC_DisableIRQ+0x44>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	095b      	lsrs	r3, r3, #5
 80024d8:	2001      	movs	r0, #1
 80024da:	fa00 f202 	lsl.w	r2, r0, r2
 80024de:	3320      	adds	r3, #32
 80024e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80024e4:	f3bf 8f4f 	dsb	sy
}
 80024e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80024ea:	f3bf 8f6f 	isb	sy
}
 80024ee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000e100 	.word	0xe000e100

08002500 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	2b00      	cmp	r3, #0
 8002510:	db0c      	blt.n	800252c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	f003 021f 	and.w	r2, r3, #31
 8002518:	4907      	ldr	r1, [pc, #28]	; (8002538 <__NVIC_SetPendingIRQ+0x38>)
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	095b      	lsrs	r3, r3, #5
 8002520:	2001      	movs	r0, #1
 8002522:	fa00 f202 	lsl.w	r2, r0, r2
 8002526:	3340      	adds	r3, #64	; 0x40
 8002528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000e100 	.word	0xe000e100

0800253c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	2b00      	cmp	r3, #0
 800254c:	db0c      	blt.n	8002568 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	f003 021f 	and.w	r2, r3, #31
 8002554:	4907      	ldr	r1, [pc, #28]	; (8002574 <__NVIC_ClearPendingIRQ+0x38>)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	095b      	lsrs	r3, r3, #5
 800255c:	2001      	movs	r0, #1
 800255e:	fa00 f202 	lsl.w	r2, r0, r2
 8002562:	3360      	adds	r3, #96	; 0x60
 8002564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000e100 	.word	0xe000e100

08002578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	6039      	str	r1, [r7, #0]
 8002582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002588:	2b00      	cmp	r3, #0
 800258a:	db0a      	blt.n	80025a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	b2da      	uxtb	r2, r3
 8002590:	490c      	ldr	r1, [pc, #48]	; (80025c4 <__NVIC_SetPriority+0x4c>)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	0112      	lsls	r2, r2, #4
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	440b      	add	r3, r1
 800259c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a0:	e00a      	b.n	80025b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	4908      	ldr	r1, [pc, #32]	; (80025c8 <__NVIC_SetPriority+0x50>)
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	3b04      	subs	r3, #4
 80025b0:	0112      	lsls	r2, r2, #4
 80025b2:	b2d2      	uxtb	r2, r2
 80025b4:	440b      	add	r3, r1
 80025b6:	761a      	strb	r2, [r3, #24]
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	e000e100 	.word	0xe000e100
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b089      	sub	sp, #36	; 0x24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f1c3 0307 	rsb	r3, r3, #7
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	bf28      	it	cs
 80025ea:	2304      	movcs	r3, #4
 80025ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	3304      	adds	r3, #4
 80025f2:	2b06      	cmp	r3, #6
 80025f4:	d902      	bls.n	80025fc <NVIC_EncodePriority+0x30>
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3b03      	subs	r3, #3
 80025fa:	e000      	b.n	80025fe <NVIC_EncodePriority+0x32>
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002600:	f04f 32ff 	mov.w	r2, #4294967295
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43da      	mvns	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	401a      	ands	r2, r3
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002614:	f04f 31ff 	mov.w	r1, #4294967295
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	fa01 f303 	lsl.w	r3, r1, r3
 800261e:	43d9      	mvns	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002624:	4313      	orrs	r3, r2
         );
}
 8002626:	4618      	mov	r0, r3
 8002628:	3724      	adds	r7, #36	; 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
	...

08002634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3b01      	subs	r3, #1
 8002640:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002644:	d301      	bcc.n	800264a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002646:	2301      	movs	r3, #1
 8002648:	e00f      	b.n	800266a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264a:	4a0a      	ldr	r2, [pc, #40]	; (8002674 <SysTick_Config+0x40>)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002652:	210f      	movs	r1, #15
 8002654:	f04f 30ff 	mov.w	r0, #4294967295
 8002658:	f7ff ff8e 	bl	8002578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800265c:	4b05      	ldr	r3, [pc, #20]	; (8002674 <SysTick_Config+0x40>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002662:	4b04      	ldr	r3, [pc, #16]	; (8002674 <SysTick_Config+0x40>)
 8002664:	2207      	movs	r2, #7
 8002666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	e000e010 	.word	0xe000e010

08002678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7ff fec9 	bl	8002418 <__NVIC_SetPriorityGrouping>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b086      	sub	sp, #24
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	607a      	str	r2, [r7, #4]
 800269a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800269c:	f7ff fee0 	bl	8002460 <__NVIC_GetPriorityGrouping>
 80026a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	6978      	ldr	r0, [r7, #20]
 80026a8:	f7ff ff90 	bl	80025cc <NVIC_EncodePriority>
 80026ac:	4602      	mov	r2, r0
 80026ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b2:	4611      	mov	r1, r2
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff ff5f 	bl	8002578 <__NVIC_SetPriority>
}
 80026ba:	bf00      	nop
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	4603      	mov	r3, r0
 80026ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fed3 	bl	800247c <__NVIC_EnableIRQ>
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80026e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff fee3 	bl	80024b8 <__NVIC_DisableIRQ>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff ff96 	bl	8002634 <SysTick_Config>
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	4603      	mov	r3, r0
 800271a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800271c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff feed 	bl	8002500 <__NVIC_SetPendingIRQ>
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	4603      	mov	r3, r0
 8002736:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff fefd 	bl	800253c <__NVIC_ClearPendingIRQ>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e04f      	b.n	80027fc <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d008      	beq.n	800277a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2204      	movs	r2, #4
 800276c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e040      	b.n	80027fc <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 020e 	bic.w	r2, r2, #14
 8002788:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002794:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002798:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0201 	bic.w	r2, r2, #1
 80027a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ae:	f003 021c 	and.w	r2, r3, #28
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b6:	2101      	movs	r1, #1
 80027b8:	fa01 f202 	lsl.w	r2, r1, r2
 80027bc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80027c6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00c      	beq.n	80027ea <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027de:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80027e8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2201      	movs	r2, #1
 80027ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002810:	2300      	movs	r3, #0
 8002812:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d005      	beq.n	800282c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2204      	movs	r2, #4
 8002824:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	73fb      	strb	r3, [r7, #15]
 800282a:	e047      	b.n	80028bc <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 020e 	bic.w	r2, r2, #14
 800283a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0201 	bic.w	r2, r2, #1
 800284a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002856:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800285a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002860:	f003 021c 	and.w	r2, r3, #28
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002868:	2101      	movs	r1, #1
 800286a:	fa01 f202 	lsl.w	r2, r1, r2
 800286e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002878:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00c      	beq.n	800289c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002890:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800289a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d003      	beq.n	80028bc <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	4798      	blx	r3
    }
  }
  return status;
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b084      	sub	sp, #16
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e2:	f003 031c 	and.w	r3, r3, #28
 80028e6:	2204      	movs	r2, #4
 80028e8:	409a      	lsls	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d026      	beq.n	8002940 <HAL_DMA_IRQHandler+0x7a>
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d021      	beq.n	8002940 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0320 	and.w	r3, r3, #32
 8002906:	2b00      	cmp	r3, #0
 8002908:	d107      	bne.n	800291a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0204 	bic.w	r2, r2, #4
 8002918:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291e:	f003 021c 	and.w	r2, r3, #28
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	2104      	movs	r1, #4
 8002928:	fa01 f202 	lsl.w	r2, r1, r2
 800292c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	2b00      	cmp	r3, #0
 8002934:	d071      	beq.n	8002a1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800293e:	e06c      	b.n	8002a1a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002944:	f003 031c 	and.w	r3, r3, #28
 8002948:	2202      	movs	r2, #2
 800294a:	409a      	lsls	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4013      	ands	r3, r2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d02e      	beq.n	80029b2 <HAL_DMA_IRQHandler+0xec>
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d029      	beq.n	80029b2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0320 	and.w	r3, r3, #32
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10b      	bne.n	8002984 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 020a 	bic.w	r2, r2, #10
 800297a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002988:	f003 021c 	and.w	r2, r3, #28
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	2102      	movs	r1, #2
 8002992:	fa01 f202 	lsl.w	r2, r1, r2
 8002996:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d038      	beq.n	8002a1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80029b0:	e033      	b.n	8002a1a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b6:	f003 031c 	and.w	r3, r3, #28
 80029ba:	2208      	movs	r2, #8
 80029bc:	409a      	lsls	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d02a      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x156>
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f003 0308 	and.w	r3, r3, #8
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d025      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 020e 	bic.w	r2, r2, #14
 80029de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e4:	f003 021c 	and.w	r2, r3, #28
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	2101      	movs	r1, #1
 80029ee:	fa01 f202 	lsl.w	r2, r1, r2
 80029f2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d004      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a1a:	bf00      	nop
 8002a1c:	bf00      	nop
}
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b087      	sub	sp, #28
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a32:	e14c      	b.n	8002cce <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	2101      	movs	r1, #1
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a40:	4013      	ands	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 813e 	beq.w	8002cc8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d00b      	beq.n	8002a6c <HAL_GPIO_Init+0x48>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d007      	beq.n	8002a6c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a60:	2b11      	cmp	r3, #17
 8002a62:	d003      	beq.n	8002a6c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	2b12      	cmp	r3, #18
 8002a6a:	d130      	bne.n	8002ace <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	2203      	movs	r2, #3
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4013      	ands	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	68da      	ldr	r2, [r3, #12]
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	091b      	lsrs	r3, r3, #4
 8002ab8:	f003 0201 	and.w	r2, r3, #1
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	2203      	movs	r2, #3
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_Init+0xea>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b12      	cmp	r3, #18
 8002b0c:	d123      	bne.n	8002b56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	08da      	lsrs	r2, r3, #3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	3208      	adds	r2, #8
 8002b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	220f      	movs	r2, #15
 8002b26:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	691a      	ldr	r2, [r3, #16]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	08da      	lsrs	r2, r3, #3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3208      	adds	r2, #8
 8002b50:	6939      	ldr	r1, [r7, #16]
 8002b52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	2203      	movs	r2, #3
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	43db      	mvns	r3, r3
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 0203 	and.w	r2, r3, #3
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 8098 	beq.w	8002cc8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002b98:	4a54      	ldr	r2, [pc, #336]	; (8002cec <HAL_GPIO_Init+0x2c8>)
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	3302      	adds	r3, #2
 8002ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	220f      	movs	r2, #15
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002bc2:	d019      	beq.n	8002bf8 <HAL_GPIO_Init+0x1d4>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a4a      	ldr	r2, [pc, #296]	; (8002cf0 <HAL_GPIO_Init+0x2cc>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d013      	beq.n	8002bf4 <HAL_GPIO_Init+0x1d0>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a49      	ldr	r2, [pc, #292]	; (8002cf4 <HAL_GPIO_Init+0x2d0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d00d      	beq.n	8002bf0 <HAL_GPIO_Init+0x1cc>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a48      	ldr	r2, [pc, #288]	; (8002cf8 <HAL_GPIO_Init+0x2d4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d007      	beq.n	8002bec <HAL_GPIO_Init+0x1c8>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a47      	ldr	r2, [pc, #284]	; (8002cfc <HAL_GPIO_Init+0x2d8>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d101      	bne.n	8002be8 <HAL_GPIO_Init+0x1c4>
 8002be4:	2304      	movs	r3, #4
 8002be6:	e008      	b.n	8002bfa <HAL_GPIO_Init+0x1d6>
 8002be8:	2307      	movs	r3, #7
 8002bea:	e006      	b.n	8002bfa <HAL_GPIO_Init+0x1d6>
 8002bec:	2303      	movs	r3, #3
 8002bee:	e004      	b.n	8002bfa <HAL_GPIO_Init+0x1d6>
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	e002      	b.n	8002bfa <HAL_GPIO_Init+0x1d6>
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e000      	b.n	8002bfa <HAL_GPIO_Init+0x1d6>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	f002 0203 	and.w	r2, r2, #3
 8002c00:	0092      	lsls	r2, r2, #2
 8002c02:	4093      	lsls	r3, r2
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c0a:	4938      	ldr	r1, [pc, #224]	; (8002cec <HAL_GPIO_Init+0x2c8>)
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	089b      	lsrs	r3, r3, #2
 8002c10:	3302      	adds	r3, #2
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c18:	4b39      	ldr	r3, [pc, #228]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	43db      	mvns	r3, r3
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	4013      	ands	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c3e:	4a30      	ldr	r2, [pc, #192]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8002c46:	4b2e      	ldr	r3, [pc, #184]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	43db      	mvns	r3, r3
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4013      	ands	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c6c:	4a24      	ldr	r2, [pc, #144]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c74:	4b22      	ldr	r3, [pc, #136]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	4013      	ands	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d003      	beq.n	8002c98 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c98:	4a19      	ldr	r2, [pc, #100]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002c9e:	4b18      	ldr	r3, [pc, #96]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	4013      	ands	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cc2:	4a0f      	ldr	r2, [pc, #60]	; (8002d00 <HAL_GPIO_Init+0x2dc>)
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f47f aeab 	bne.w	8002a34 <HAL_GPIO_Init+0x10>
  }
}
 8002cde:	bf00      	nop
 8002ce0:	bf00      	nop
 8002ce2:	371c      	adds	r7, #28
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	40010000 	.word	0x40010000
 8002cf0:	48000400 	.word	0x48000400
 8002cf4:	48000800 	.word	0x48000800
 8002cf8:	48000c00 	.word	0x48000c00
 8002cfc:	48001000 	.word	0x48001000
 8002d00:	58000800 	.word	0x58000800

08002d04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	807b      	strh	r3, [r7, #2]
 8002d10:	4613      	mov	r3, r2
 8002d12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d14:	787b      	ldrb	r3, [r7, #1]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d1a:	887a      	ldrh	r2, [r7, #2]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d20:	e002      	b.n	8002d28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d22:	887a      	ldrh	r2, [r7, #2]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d3e:	4b08      	ldr	r3, [pc, #32]	; (8002d60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d40:	68da      	ldr	r2, [r3, #12]
 8002d42:	88fb      	ldrh	r3, [r7, #6]
 8002d44:	4013      	ands	r3, r2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d006      	beq.n	8002d58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d4a:	4a05      	ldr	r2, [pc, #20]	; (8002d60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d4c:	88fb      	ldrh	r3, [r7, #6]
 8002d4e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd fc67 	bl	8000626 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d58:	bf00      	nop
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	58000800 	.word	0x58000800

08002d64 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <HAL_HSEM_IRQHandler+0x30>)
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8002d70:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <HAL_HSEM_IRQHandler+0x30>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	43db      	mvns	r3, r3
 8002d78:	4906      	ldr	r1, [pc, #24]	; (8002d94 <HAL_HSEM_IRQHandler+0x30>)
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8002d7e:	4a05      	ldr	r2, [pc, #20]	; (8002d94 <HAL_HSEM_IRQHandler+0x30>)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f000 f807 	bl	8002d98 <HAL_HSEM_FreeCallback>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	58001500 	.word	0x58001500

08002d98 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d01e      	beq.n	8002dfc <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8002dbe:	4b13      	ldr	r3, [pc, #76]	; (8002e0c <HAL_IPCC_Init+0x60>)
 8002dc0:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d102      	bne.n	8002dd4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff f824 	bl	8001e1c <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8002dd4:	68b8      	ldr	r0, [r7, #8]
 8002dd6:	f000 f85b 	bl	8002e90 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f82c 	bl	8002e44 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002dfa:	e001      	b.n	8002e00 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8002e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	58000c00 	.word	0x58000c00

08002e10 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8002e1e:	bf00      	nop
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b085      	sub	sp, #20
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	60f8      	str	r0, [r7, #12]
 8002e32:	60b9      	str	r1, [r7, #8]
 8002e34:	4613      	mov	r3, r2
 8002e36:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	e00f      	b.n	8002e72 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4413      	add	r3, r2
 8002e5a:	4a0b      	ldr	r2, [pc, #44]	; (8002e88 <IPCC_SetDefaultCallbacks+0x44>)
 8002e5c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	3306      	adds	r3, #6
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	4a08      	ldr	r2, [pc, #32]	; (8002e8c <IPCC_SetDefaultCallbacks+0x48>)
 8002e6a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b05      	cmp	r3, #5
 8002e76:	d9ec      	bls.n	8002e52 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	08002e11 	.word	0x08002e11
 8002e8c:	08002e2b 	.word	0x08002e2b

08002e90 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8002ea4:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	223f      	movs	r2, #63	; 0x3f
 8002eaa:	609a      	str	r2, [r3, #8]
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ebc:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a04      	ldr	r2, [pc, #16]	; (8002ed4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec6:	6013      	str	r3, [r2, #0]
}
 8002ec8:	bf00      	nop
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	58000400 	.word	0x58000400

08002ed8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002edc:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	58000400 	.word	0x58000400

08002ef4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002ef8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f06:	d101      	bne.n	8002f0c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e000      	b.n	8002f0e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <LL_RCC_HSE_Enable>:
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f2a:	6013      	str	r3, [r2, #0]
}
 8002f2c:	bf00      	nop
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <LL_RCC_HSE_Disable>:
{
 8002f36:	b480      	push	{r7}
 8002f38:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002f3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f48:	6013      	str	r3, [r2, #0]
}
 8002f4a:	bf00      	nop
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <LL_RCC_HSE_IsReady>:
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002f58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f62:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f66:	d101      	bne.n	8002f6c <LL_RCC_HSE_IsReady+0x18>
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e000      	b.n	8002f6e <LL_RCC_HSE_IsReady+0x1a>
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <LL_RCC_HSI_Enable>:
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002f7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f8a:	6013      	str	r3, [r2, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <LL_RCC_HSI_Disable>:
{
 8002f96:	b480      	push	{r7}
 8002f98:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002f9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fa8:	6013      	str	r3, [r2, #0]
}
 8002faa:	bf00      	nop
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <LL_RCC_HSI_IsReady>:
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002fb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fc6:	d101      	bne.n	8002fcc <LL_RCC_HSI_IsReady+0x18>
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e000      	b.n	8002fce <LL_RCC_HSI_IsReady+0x1a>
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	061b      	lsls	r3, r3, #24
 8002fee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	604b      	str	r3, [r1, #4]
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <LL_RCC_HSI48_Enable>:
{
 8003002:	b480      	push	{r7}
 8003004:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800300a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800300e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003012:	f043 0301 	orr.w	r3, r3, #1
 8003016:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800301a:	bf00      	nop
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LL_RCC_HSI48_Disable>:
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800302c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003030:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003034:	f023 0301 	bic.w	r3, r3, #1
 8003038:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800303c:	bf00      	nop
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <LL_RCC_HSI48_IsReady>:
{
 8003046:	b480      	push	{r7}
 8003048:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800304a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800304e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b02      	cmp	r3, #2
 8003058:	d101      	bne.n	800305e <LL_RCC_HSI48_IsReady+0x18>
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <LL_RCC_HSI48_IsReady+0x1a>
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <LL_RCC_LSE_Enable>:
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800306e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003076:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800307a:	f043 0301 	orr.w	r3, r3, #1
 800307e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003082:	bf00      	nop
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <LL_RCC_LSE_Disable>:
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003090:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003098:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800309c:	f023 0301 	bic.w	r3, r3, #1
 80030a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80030a4:	bf00      	nop
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <LL_RCC_LSE_EnableBypass>:
{
 80030ae:	b480      	push	{r7}
 80030b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80030b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030be:	f043 0304 	orr.w	r3, r3, #4
 80030c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80030c6:	bf00      	nop
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <LL_RCC_LSE_DisableBypass>:
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80030d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030e0:	f023 0304 	bic.w	r3, r3, #4
 80030e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <LL_RCC_LSE_IsReady>:
{
 80030f2:	b480      	push	{r7}
 80030f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80030f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b02      	cmp	r3, #2
 8003104:	d101      	bne.n	800310a <LL_RCC_LSE_IsReady+0x18>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <LL_RCC_LSE_IsReady+0x1a>
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <LL_RCC_LSI1_Enable>:
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800311a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800311e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003122:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003126:	f043 0301 	orr.w	r3, r3, #1
 800312a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800312e:	bf00      	nop
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <LL_RCC_LSI1_Disable>:
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800313c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003140:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003144:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003148:	f023 0301 	bic.w	r3, r3, #1
 800314c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003150:	bf00      	nop
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <LL_RCC_LSI1_IsReady>:
{
 800315a:	b480      	push	{r7}
 800315c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800315e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003162:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b02      	cmp	r3, #2
 800316c:	d101      	bne.n	8003172 <LL_RCC_LSI1_IsReady+0x18>
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <LL_RCC_LSI1_IsReady+0x1a>
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <LL_RCC_LSI2_Enable>:
{
 800317e:	b480      	push	{r7}
 8003180:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003182:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003186:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800318a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800318e:	f043 0304 	orr.w	r3, r3, #4
 8003192:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003196:	bf00      	nop
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <LL_RCC_LSI2_Disable>:
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80031a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031b0:	f023 0304 	bic.w	r3, r3, #4
 80031b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr

080031c2 <LL_RCC_LSI2_IsReady>:
{
 80031c2:	b480      	push	{r7}
 80031c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80031c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	2b08      	cmp	r3, #8
 80031d4:	d101      	bne.n	80031da <LL_RCC_LSI2_IsReady+0x18>
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <LL_RCC_LSI2_IsReady+0x1a>
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr

080031e6 <LL_RCC_LSI2_SetTrimming>:
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80031ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031f6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	021b      	lsls	r3, r3, #8
 80031fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003202:	4313      	orrs	r3, r2
 8003204:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <LL_RCC_MSI_Enable>:
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003218:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003222:	f043 0301 	orr.w	r3, r3, #1
 8003226:	6013      	str	r3, [r2, #0]
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <LL_RCC_MSI_Disable>:
{
 8003232:	b480      	push	{r7}
 8003234:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003236:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003240:	f023 0301 	bic.w	r3, r3, #1
 8003244:	6013      	str	r3, [r2, #0]
}
 8003246:	bf00      	nop
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <LL_RCC_MSI_IsReady>:
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003254:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b02      	cmp	r3, #2
 8003260:	d101      	bne.n	8003266 <LL_RCC_MSI_IsReady+0x16>
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <LL_RCC_MSI_IsReady+0x18>
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr

08003272 <LL_RCC_MSI_SetRange>:
{
 8003272:	b480      	push	{r7}
 8003274:	b083      	sub	sp, #12
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800327a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003284:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4313      	orrs	r3, r2
 800328c:	600b      	str	r3, [r1, #0]
}
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <LL_RCC_MSI_GetRange>:
{
 800329a:	b480      	push	{r7}
 800329c:	b083      	sub	sp, #12
 800329e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80032a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032aa:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2bb0      	cmp	r3, #176	; 0xb0
 80032b0:	d901      	bls.n	80032b6 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80032b2:	23b0      	movs	r3, #176	; 0xb0
 80032b4:	607b      	str	r3, [r7, #4]
  return msiRange;
 80032b6:	687b      	ldr	r3, [r7, #4]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80032cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	021b      	lsls	r3, r3, #8
 80032da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032de:	4313      	orrs	r3, r2
 80032e0:	604b      	str	r3, [r1, #4]
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <LL_RCC_SetSysClkSource>:
{
 80032ee:	b480      	push	{r7}
 80032f0:	b083      	sub	sp, #12
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80032f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f023 0203 	bic.w	r2, r3, #3
 8003300:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4313      	orrs	r3, r2
 8003308:	608b      	str	r3, [r1, #8]
}
 800330a:	bf00      	nop
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr

08003316 <LL_RCC_GetSysClkSource>:
{
 8003316:	b480      	push	{r7}
 8003318:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800331a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 030c 	and.w	r3, r3, #12
}
 8003324:	4618      	mov	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <LL_RCC_SetAHBPrescaler>:
{
 800332e:	b480      	push	{r7}
 8003330:	b083      	sub	sp, #12
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003336:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003340:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4313      	orrs	r3, r2
 8003348:	608b      	str	r3, [r1, #8]
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <LL_C2_RCC_SetAHBPrescaler>:
{
 8003356:	b480      	push	{r7}
 8003358:	b083      	sub	sp, #12
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800335e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003362:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003366:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800336a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4313      	orrs	r3, r2
 8003372:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <LL_RCC_SetAHB4Prescaler>:
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800338a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800338e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003392:	f023 020f 	bic.w	r2, r3, #15
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	091b      	lsrs	r3, r3, #4
 800339a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800339e:	4313      	orrs	r3, r2
 80033a0:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <LL_RCC_SetAPB1Prescaler>:
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80033b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	608b      	str	r3, [r1, #8]
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <LL_RCC_SetAPB2Prescaler>:
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80033e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80033ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	608b      	str	r3, [r1, #8]
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <LL_RCC_GetAHBPrescaler>:
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003404:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800340e:	4618      	mov	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <LL_RCC_GetAHB4Prescaler>:
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800341c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003420:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800342a:	4618      	mov	r0, r3
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <LL_RCC_PLL_Enable>:
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003442:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003446:	6013      	str	r3, [r2, #0]
}
 8003448:	bf00      	nop
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <LL_RCC_PLL_Disable>:
{
 8003452:	b480      	push	{r7}
 8003454:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003456:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003460:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003464:	6013      	str	r3, [r2, #0]
}
 8003466:	bf00      	nop
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <LL_RCC_PLL_IsReady>:
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003482:	d101      	bne.n	8003488 <LL_RCC_PLL_IsReady+0x18>
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <LL_RCC_PLL_IsReady+0x1a>
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <LL_RCC_PLL_GetN>:
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003498:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	0a1b      	lsrs	r3, r3, #8
 80034a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <LL_RCC_PLL_GetR>:
{
 80034ae:	b480      	push	{r7}
 80034b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80034b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80034bc:	4618      	mov	r0, r3
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <LL_RCC_PLL_GetDivider>:
{
 80034c6:	b480      	push	{r7}
 80034c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80034ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr

080034de <LL_RCC_PLL_GetMainSource>:
{
 80034de:	b480      	push	{r7}
 80034e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80034e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	f003 0303 	and.w	r3, r3, #3
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <LL_RCC_IsActiveFlag_HPRE>:
{
 80034f6:	b480      	push	{r7}
 80034f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80034fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003508:	d101      	bne.n	800350e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800350a:	2301      	movs	r3, #1
 800350c:	e000      	b.n	8003510 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <LL_RCC_IsActiveFlag_C2HPRE>:
{
 800351a:	b480      	push	{r7}
 800351c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800351e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003522:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800352e:	d101      	bne.n	8003534 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003530:	2301      	movs	r3, #1
 8003532:	e000      	b.n	8003536 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003544:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003548:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800354c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003554:	d101      	bne.n	800355a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003556:	2301      	movs	r3, #1
 8003558:	e000      	b.n	800355c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <LL_RCC_IsActiveFlag_PPRE1>:
{
 8003566:	b480      	push	{r7}
 8003568:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800356a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003574:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003578:	d101      	bne.n	800357e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr

0800358a <LL_RCC_IsActiveFlag_PPRE2>:
{
 800358a:	b480      	push	{r7}
 800358c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800358e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003598:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800359c:	d101      	bne.n	80035a2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800359e:	2301      	movs	r3, #1
 80035a0:	e000      	b.n	80035a4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
	...

080035b0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b0:	b590      	push	{r4, r7, lr}
 80035b2:	b08d      	sub	sp, #52	; 0x34
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e37e      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0320 	and.w	r3, r3, #32
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 8092 	beq.w	80036f4 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035d0:	f7ff fea1 	bl	8003316 <LL_RCC_GetSysClkSource>
 80035d4:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035d6:	f7ff ff82 	bl	80034de <LL_RCC_PLL_GetMainSource>
 80035da:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80035dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d005      	beq.n	80035ee <HAL_RCC_OscConfig+0x3e>
 80035e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035e4:	2b0c      	cmp	r3, #12
 80035e6:	d14c      	bne.n	8003682 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80035e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d149      	bne.n	8003682 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035ee:	f7ff fe2f 	bl	8003250 <LL_RCC_MSI_IsReady>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_OscConfig+0x54>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	69db      	ldr	r3, [r3, #28]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e35d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8003608:	f7ff fe47 	bl	800329a <LL_RCC_MSI_GetRange>
 800360c:	4603      	mov	r3, r0
 800360e:	429c      	cmp	r4, r3
 8003610:	d914      	bls.n	800363c <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003616:	4618      	mov	r0, r3
 8003618:	f000 fd16 	bl	8004048 <RCC_SetFlashLatencyFromMSIRange>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e34c      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff fe21 	bl	8003272 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff fe45 	bl	80032c4 <LL_RCC_MSI_SetCalibTrimming>
 800363a:	e013      	b.n	8003664 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	4618      	mov	r0, r3
 8003642:	f7ff fe16 	bl	8003272 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fe3a 	bl	80032c4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	4618      	mov	r0, r3
 8003656:	f000 fcf7 	bl	8004048 <RCC_SetFlashLatencyFromMSIRange>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e32d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003664:	f000 fcdc 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8003668:	4603      	mov	r3, r0
 800366a:	4ab3      	ldr	r2, [pc, #716]	; (8003938 <HAL_RCC_OscConfig+0x388>)
 800366c:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800366e:	4bb3      	ldr	r3, [pc, #716]	; (800393c <HAL_RCC_OscConfig+0x38c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fe52 	bl	800231c <HAL_InitTick>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d039      	beq.n	80036f2 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e31e      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d01e      	beq.n	80036c8 <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800368a:	f7ff fdc3 	bl	8003214 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800368e:	f7fe fe93 	bl	80023b8 <HAL_GetTick>
 8003692:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003696:	f7fe fe8f 	bl	80023b8 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e30b      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() == 0U)
 80036a8:	f7ff fdd2 	bl	8003250 <LL_RCC_MSI_IsReady>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d0f1      	beq.n	8003696 <HAL_RCC_OscConfig+0xe6>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff fddb 	bl	8003272 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff fdff 	bl	80032c4 <LL_RCC_MSI_SetCalibTrimming>
 80036c6:	e015      	b.n	80036f4 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80036c8:	f7ff fdb3 	bl	8003232 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036cc:	f7fe fe74 	bl	80023b8 <HAL_GetTick>
 80036d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036d4:	f7fe fe70 	bl	80023b8 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e2ec      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() != 0U)
 80036e6:	f7ff fdb3 	bl	8003250 <LL_RCC_MSI_IsReady>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1f1      	bne.n	80036d4 <HAL_RCC_OscConfig+0x124>
 80036f0:	e000      	b.n	80036f4 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d04e      	beq.n	800379e <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003700:	f7ff fe09 	bl	8003316 <LL_RCC_GetSysClkSource>
 8003704:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003706:	f7ff feea 	bl	80034de <LL_RCC_PLL_GetMainSource>
 800370a:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800370c:	6a3b      	ldr	r3, [r7, #32]
 800370e:	2b08      	cmp	r3, #8
 8003710:	d005      	beq.n	800371e <HAL_RCC_OscConfig+0x16e>
 8003712:	6a3b      	ldr	r3, [r7, #32]
 8003714:	2b0c      	cmp	r3, #12
 8003716:	d10d      	bne.n	8003734 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b03      	cmp	r3, #3
 800371c:	d10a      	bne.n	8003734 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800371e:	f7ff fc19 	bl	8002f54 <LL_RCC_HSE_IsReady>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d039      	beq.n	800379c <HAL_RCC_OscConfig+0x1ec>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d135      	bne.n	800379c <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e2c5      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800373c:	d102      	bne.n	8003744 <HAL_RCC_OscConfig+0x194>
 800373e:	f7ff fbeb 	bl	8002f18 <LL_RCC_HSE_Enable>
 8003742:	e001      	b.n	8003748 <HAL_RCC_OscConfig+0x198>
 8003744:	f7ff fbf7 	bl	8002f36 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d012      	beq.n	8003776 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003750:	f7fe fe32 	bl	80023b8 <HAL_GetTick>
 8003754:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003758:	f7fe fe2e 	bl	80023b8 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b64      	cmp	r3, #100	; 0x64
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e2aa      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() == 0U)
 800376a:	f7ff fbf3 	bl	8002f54 <LL_RCC_HSE_IsReady>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d0f1      	beq.n	8003758 <HAL_RCC_OscConfig+0x1a8>
 8003774:	e013      	b.n	800379e <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003776:	f7fe fe1f 	bl	80023b8 <HAL_GetTick>
 800377a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800377c:	e008      	b.n	8003790 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800377e:	f7fe fe1b 	bl	80023b8 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b64      	cmp	r3, #100	; 0x64
 800378a:	d901      	bls.n	8003790 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e297      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() != 0U)
 8003790:	f7ff fbe0 	bl	8002f54 <LL_RCC_HSE_IsReady>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f1      	bne.n	800377e <HAL_RCC_OscConfig+0x1ce>
 800379a:	e000      	b.n	800379e <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800379c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d051      	beq.n	800384e <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037aa:	f7ff fdb4 	bl	8003316 <LL_RCC_GetSysClkSource>
 80037ae:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037b0:	f7ff fe95 	bl	80034de <LL_RCC_PLL_GetMainSource>
 80037b4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	2b04      	cmp	r3, #4
 80037ba:	d005      	beq.n	80037c8 <HAL_RCC_OscConfig+0x218>
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	2b0c      	cmp	r3, #12
 80037c0:	d113      	bne.n	80037ea <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d110      	bne.n	80037ea <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037c8:	f7ff fbf4 	bl	8002fb4 <LL_RCC_HSI_IsReady>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d005      	beq.n	80037de <HAL_RCC_OscConfig+0x22e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e270      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff fbf8 	bl	8002fd8 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037e8:	e031      	b.n	800384e <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d019      	beq.n	8003826 <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037f2:	f7ff fbc1 	bl	8002f78 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f6:	f7fe fddf 	bl	80023b8 <HAL_GetTick>
 80037fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80037fc:	e008      	b.n	8003810 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037fe:	f7fe fddb 	bl	80023b8 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e257      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() == 0U)
 8003810:	f7ff fbd0 	bl	8002fb4 <LL_RCC_HSI_IsReady>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d0f1      	beq.n	80037fe <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff fbda 	bl	8002fd8 <LL_RCC_HSI_SetCalibTrimming>
 8003824:	e013      	b.n	800384e <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003826:	f7ff fbb6 	bl	8002f96 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800382a:	f7fe fdc5 	bl	80023b8 <HAL_GetTick>
 800382e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003832:	f7fe fdc1 	bl	80023b8 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e23d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003844:	f7ff fbb6 	bl	8002fb4 <LL_RCC_HSI_IsReady>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f1      	bne.n	8003832 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	2b00      	cmp	r3, #0
 8003858:	d106      	bne.n	8003868 <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80a3 	beq.w	80039ae <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d076      	beq.n	800395e <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0310 	and.w	r3, r3, #16
 8003878:	2b00      	cmp	r3, #0
 800387a:	d046      	beq.n	800390a <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800387c:	f7ff fc6d 	bl	800315a <LL_RCC_LSI1_IsReady>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d113      	bne.n	80038ae <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8003886:	f7ff fc46 	bl	8003116 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800388a:	f7fe fd95 	bl	80023b8 <HAL_GetTick>
 800388e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003892:	f7fe fd91 	bl	80023b8 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e20d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80038a4:	f7ff fc59 	bl	800315a <LL_RCC_LSI1_IsReady>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d0f1      	beq.n	8003892 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80038ae:	f7ff fc66 	bl	800317e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b2:	f7fe fd81 	bl	80023b8 <HAL_GetTick>
 80038b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80038ba:	f7fe fd7d 	bl	80023b8 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e1f9      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80038cc:	f7ff fc79 	bl	80031c2 <LL_RCC_LSI2_IsReady>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0f1      	beq.n	80038ba <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7ff fc83 	bl	80031e6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80038e0:	f7ff fc2a 	bl	8003138 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fe fd68 	bl	80023b8 <HAL_GetTick>
 80038e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80038ec:	f7fe fd64 	bl	80023b8 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e1e0      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80038fe:	f7ff fc2c 	bl	800315a <LL_RCC_LSI1_IsReady>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f1      	bne.n	80038ec <HAL_RCC_OscConfig+0x33c>
 8003908:	e051      	b.n	80039ae <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800390a:	f7ff fc04 	bl	8003116 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390e:	f7fe fd53 	bl	80023b8 <HAL_GetTick>
 8003912:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003916:	f7fe fd4f 	bl	80023b8 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e1cb      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003928:	f7ff fc17 	bl	800315a <LL_RCC_LSI1_IsReady>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f1      	beq.n	8003916 <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8003932:	f7ff fc35 	bl	80031a0 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003936:	e00c      	b.n	8003952 <HAL_RCC_OscConfig+0x3a2>
 8003938:	20000004 	.word	0x20000004
 800393c:	20000020 	.word	0x20000020
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003940:	f7fe fd3a 	bl	80023b8 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b03      	cmp	r3, #3
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e1b6      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003952:	f7ff fc36 	bl	80031c2 <LL_RCC_LSI2_IsReady>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f1      	bne.n	8003940 <HAL_RCC_OscConfig+0x390>
 800395c:	e027      	b.n	80039ae <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800395e:	f7ff fc1f 	bl	80031a0 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003962:	f7fe fd29 	bl	80023b8 <HAL_GetTick>
 8003966:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800396a:	f7fe fd25 	bl	80023b8 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b03      	cmp	r3, #3
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e1a1      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800397c:	f7ff fc21 	bl	80031c2 <LL_RCC_LSI2_IsReady>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1f1      	bne.n	800396a <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8003986:	f7ff fbd7 	bl	8003138 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800398a:	f7fe fd15 	bl	80023b8 <HAL_GetTick>
 800398e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003992:	f7fe fd11 	bl	80023b8 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e18d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80039a4:	f7ff fbd9 	bl	800315a <LL_RCC_LSI1_IsReady>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1f1      	bne.n	8003992 <HAL_RCC_OscConfig+0x3e2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d05b      	beq.n	8003a72 <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039ba:	4bb5      	ldr	r3, [pc, #724]	; (8003c90 <HAL_RCC_OscConfig+0x6e0>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d114      	bne.n	80039f0 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80039c6:	f7ff fa77 	bl	8002eb8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ca:	f7fe fcf5 	bl	80023b8 <HAL_GetTick>
 80039ce:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039d0:	e008      	b.n	80039e4 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d2:	f7fe fcf1 	bl	80023b8 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d901      	bls.n	80039e4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e16d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039e4:	4baa      	ldr	r3, [pc, #680]	; (8003c90 <HAL_RCC_OscConfig+0x6e0>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0f0      	beq.n	80039d2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d102      	bne.n	80039fe <HAL_RCC_OscConfig+0x44e>
 80039f8:	f7ff fb37 	bl	800306a <LL_RCC_LSE_Enable>
 80039fc:	e00c      	b.n	8003a18 <HAL_RCC_OscConfig+0x468>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b05      	cmp	r3, #5
 8003a04:	d104      	bne.n	8003a10 <HAL_RCC_OscConfig+0x460>
 8003a06:	f7ff fb52 	bl	80030ae <LL_RCC_LSE_EnableBypass>
 8003a0a:	f7ff fb2e 	bl	800306a <LL_RCC_LSE_Enable>
 8003a0e:	e003      	b.n	8003a18 <HAL_RCC_OscConfig+0x468>
 8003a10:	f7ff fb3c 	bl	800308c <LL_RCC_LSE_Disable>
 8003a14:	f7ff fb5c 	bl	80030d0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d014      	beq.n	8003a4a <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fe fcca 	bl	80023b8 <HAL_GetTick>
 8003a24:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a28:	f7fe fcc6 	bl	80023b8 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e140      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003a3e:	f7ff fb58 	bl	80030f2 <LL_RCC_LSE_IsReady>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0ef      	beq.n	8003a28 <HAL_RCC_OscConfig+0x478>
 8003a48:	e013      	b.n	8003a72 <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4a:	f7fe fcb5 	bl	80023b8 <HAL_GetTick>
 8003a4e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003a50:	e00a      	b.n	8003a68 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a52:	f7fe fcb1 	bl	80023b8 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e12b      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003a68:	f7ff fb43 	bl	80030f2 <LL_RCC_LSE_IsReady>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1ef      	bne.n	8003a52 <HAL_RCC_OscConfig+0x4a2>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d02c      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x528>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d014      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x500>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a86:	f7ff fabc 	bl	8003002 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a8a:	f7fe fc95 	bl	80023b8 <HAL_GetTick>
 8003a8e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003a90:	e008      	b.n	8003aa4 <HAL_RCC_OscConfig+0x4f4>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a92:	f7fe fc91 	bl	80023b8 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e10d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003aa4:	f7ff facf 	bl	8003046 <LL_RCC_HSI48_IsReady>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f1      	beq.n	8003a92 <HAL_RCC_OscConfig+0x4e2>
 8003aae:	e013      	b.n	8003ad8 <HAL_RCC_OscConfig+0x528>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ab0:	f7ff fab8 	bl	8003024 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab4:	f7fe fc80 	bl	80023b8 <HAL_GetTick>
 8003ab8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x51e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003abc:	f7fe fc7c 	bl	80023b8 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x51e>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e0f8      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003ace:	f7ff faba 	bl	8003046 <LL_RCC_HSI48_IsReady>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1f1      	bne.n	8003abc <HAL_RCC_OscConfig+0x50c>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f000 80ee 	beq.w	8003cbe <HAL_RCC_OscConfig+0x70e>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ae2:	f7ff fc18 	bl	8003316 <LL_RCC_GetSysClkSource>
 8003ae6:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8003ae8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	f040 80af 	bne.w	8003c58 <HAL_RCC_OscConfig+0x6a8>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f003 0203 	and.w	r2, r3, #3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d123      	bne.n	8003b50 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d11c      	bne.n	8003b50 <HAL_RCC_OscConfig+0x5a0>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	0a1b      	lsrs	r3, r3, #8
 8003b1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d114      	bne.n	8003b50 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d10d      	bne.n	8003b50 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d106      	bne.n	8003b50 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d05d      	beq.n	8003c0c <HAL_RCC_OscConfig+0x65c>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	2b0c      	cmp	r3, #12
 8003b54:	d058      	beq.n	8003c08 <HAL_RCC_OscConfig+0x658>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003b56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <HAL_RCC_OscConfig+0x5b8>

          {
            return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0ab      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003b68:	f7ff fc73 	bl	8003452 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b6c:	f7fe fc24 	bl	80023b8 <HAL_GetTick>
 8003b70:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x5d6>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b74:	f7fe fc20 	bl	80023b8 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x5d6>
              {
                return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e09c      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1ef      	bne.n	8003b74 <HAL_RCC_OscConfig+0x5c4>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b98:	68da      	ldr	r2, [r3, #12]
 8003b9a:	4b3e      	ldr	r3, [pc, #248]	; (8003c94 <HAL_RCC_OscConfig+0x6e4>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ba6:	4311      	orrs	r1, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003bac:	0212      	lsls	r2, r2, #8
 8003bae:	4311      	orrs	r1, r2
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003bb4:	4311      	orrs	r1, r2
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003bba:	4311      	orrs	r1, r2
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003bca:	f7ff fc33 	bl	8003434 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003bce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bdc:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003bde:	f7fe fbeb 	bl	80023b8 <HAL_GetTick>
 8003be2:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x648>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be6:	f7fe fbe7 	bl	80023b8 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x648>
              {
                return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e063      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0ef      	beq.n	8003be6 <HAL_RCC_OscConfig+0x636>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c06:	e05a      	b.n	8003cbe <HAL_RCC_OscConfig+0x70e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e059      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d151      	bne.n	8003cbe <HAL_RCC_OscConfig+0x70e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003c1a:	f7ff fc0b 	bl	8003434 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2c:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003c2e:	f7fe fbc3 	bl	80023b8 <HAL_GetTick>
 8003c32:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x698>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c36:	f7fe fbbf 	bl	80023b8 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x698>
            {
              return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e03b      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0ef      	beq.n	8003c36 <HAL_RCC_OscConfig+0x686>
 8003c56:	e032      	b.n	8003cbe <HAL_RCC_OscConfig+0x70e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	2b0c      	cmp	r3, #12
 8003c5c:	d02d      	beq.n	8003cba <HAL_RCC_OscConfig+0x70a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c5e:	f7ff fbf8 	bl	8003452 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8003c62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c6c:	f023 0303 	bic.w	r3, r3, #3
 8003c70:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8003c72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c7c:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8003c80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c84:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c86:	f7fe fb97 	bl	80023b8 <HAL_GetTick>
 8003c8a:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c8c:	e00d      	b.n	8003caa <HAL_RCC_OscConfig+0x6fa>
 8003c8e:	bf00      	nop
 8003c90:	58000400 	.word	0x58000400
 8003c94:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c98:	f7fe fb8e 	bl	80023b8 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x6fa>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e00a      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003caa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1ef      	bne.n	8003c98 <HAL_RCC_OscConfig+0x6e8>
 8003cb8:	e001      	b.n	8003cbe <HAL_RCC_OscConfig+0x70e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e000      	b.n	8003cc0 <HAL_RCC_OscConfig+0x710>
      }
    }
  }
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3734      	adds	r7, #52	; 0x34
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd90      	pop	{r4, r7, pc}

08003cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e12d      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cdc:	4b98      	ldr	r3, [pc, #608]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0307 	and.w	r3, r3, #7
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d91b      	bls.n	8003d22 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cea:	4b95      	ldr	r3, [pc, #596]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f023 0207 	bic.w	r2, r3, #7
 8003cf2:	4993      	ldr	r1, [pc, #588]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cfa:	f7fe fb5d 	bl	80023b8 <HAL_GetTick>
 8003cfe:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d00:	e008      	b.n	8003d14 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003d02:	f7fe fb59 	bl	80023b8 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e111      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d14:	4b8a      	ldr	r3, [pc, #552]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0307 	and.w	r3, r3, #7
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d1ef      	bne.n	8003d02 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d016      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff fafb 	bl	800332e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003d38:	f7fe fb3e 	bl	80023b8 <HAL_GetTick>
 8003d3c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003d40:	f7fe fb3a 	bl	80023b8 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e0f2      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003d52:	f7ff fbd0 	bl	80034f6 <LL_RCC_IsActiveFlag_HPRE>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0f1      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0320 	and.w	r3, r3, #32
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d016      	beq.n	8003d96 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7ff faf2 	bl	8003356 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003d72:	f7fe fb21 	bl	80023b8 <HAL_GetTick>
 8003d76:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003d7a:	f7fe fb1d 	bl	80023b8 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e0d5      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003d8c:	f7ff fbc5 	bl	800351a <LL_RCC_IsActiveFlag_C2HPRE>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f1      	beq.n	8003d7a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d016      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff faeb 	bl	8003382 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003dac:	f7fe fb04 	bl	80023b8 <HAL_GetTick>
 8003db0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003db4:	f7fe fb00 	bl	80023b8 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e0b8      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003dc6:	f7ff fbbb 	bl	8003540 <LL_RCC_IsActiveFlag_SHDHPRE>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0f1      	beq.n	8003db4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d016      	beq.n	8003e0a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff fae5 	bl	80033b0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003de6:	f7fe fae7 	bl	80023b8 <HAL_GetTick>
 8003dea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003dec:	e008      	b.n	8003e00 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003dee:	f7fe fae3 	bl	80023b8 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e09b      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003e00:	f7ff fbb1 	bl	8003566 <LL_RCC_IsActiveFlag_PPRE1>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0f1      	beq.n	8003dee <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0308 	and.w	r3, r3, #8
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d017      	beq.n	8003e46 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fadb 	bl	80033d8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003e22:	f7fe fac9 	bl	80023b8 <HAL_GetTick>
 8003e26:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003e2a:	f7fe fac5 	bl	80023b8 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e07d      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003e3c:	f7ff fba5 	bl	800358a <LL_RCC_IsActiveFlag_PPRE2>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0f1      	beq.n	8003e2a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d043      	beq.n	8003eda <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d106      	bne.n	8003e68 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003e5a:	f7ff f87b 	bl	8002f54 <LL_RCC_HSE_IsReady>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d11e      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e067      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d106      	bne.n	8003e7e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003e70:	f7ff fafe 	bl	8003470 <LL_RCC_PLL_IsReady>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d113      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e05c      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d106      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003e86:	f7ff f9e3 	bl	8003250 <LL_RCC_MSI_IsReady>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d108      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e051      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003e94:	f7ff f88e 	bl	8002fb4 <LL_RCC_HSI_IsReady>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e04a      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff fa21 	bl	80032ee <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eac:	f7fe fa84 	bl	80023b8 <HAL_GetTick>
 8003eb0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eb2:	e00a      	b.n	8003eca <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb4:	f7fe fa80 	bl	80023b8 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e036      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eca:	f7ff fa24 	bl	8003316 <LL_RCC_GetSysClkSource>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d1ec      	bne.n	8003eb4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eda:	4b19      	ldr	r3, [pc, #100]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d21b      	bcs.n	8003f20 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee8:	4b15      	ldr	r3, [pc, #84]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f023 0207 	bic.w	r2, r3, #7
 8003ef0:	4913      	ldr	r1, [pc, #76]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef8:	f7fe fa5e 	bl	80023b8 <HAL_GetTick>
 8003efc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003f00:	f7fe fa5a 	bl	80023b8 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e012      	b.n	8003f38 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b0b      	ldr	r3, [pc, #44]	; (8003f40 <HAL_RCC_ClockConfig+0x278>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d1ef      	bne.n	8003f00 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003f20:	f000 f87e 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8003f24:	4603      	mov	r3, r0
 8003f26:	4a07      	ldr	r2, [pc, #28]	; (8003f44 <HAL_RCC_ClockConfig+0x27c>)
 8003f28:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8003f2a:	f7fe fa51 	bl	80023d0 <HAL_GetTickPrio>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fe f9f3 	bl	800231c <HAL_InitTick>
 8003f36:	4603      	mov	r3, r0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	58004000 	.word	0x58004000
 8003f44:	20000004 	.word	0x20000004

08003f48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f48:	b590      	push	{r4, r7, lr}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f4e:	f7ff f9e2 	bl	8003316 <LL_RCC_GetSysClkSource>
 8003f52:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10a      	bne.n	8003f70 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003f5a:	f7ff f99e 	bl	800329a <LL_RCC_MSI_GetRange>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	091b      	lsrs	r3, r3, #4
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	4a2b      	ldr	r2, [pc, #172]	; (8004014 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	e04b      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	d102      	bne.n	8003f7c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003f76:	4b28      	ldr	r3, [pc, #160]	; (8004018 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003f78:	60fb      	str	r3, [r7, #12]
 8003f7a:	e045      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d10a      	bne.n	8003f98 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003f82:	f7fe ffb7 	bl	8002ef4 <LL_RCC_HSE_IsEnabledDiv2>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d102      	bne.n	8003f92 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003f8c:	4b22      	ldr	r3, [pc, #136]	; (8004018 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	e03a      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003f92:	4b22      	ldr	r3, [pc, #136]	; (800401c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003f94:	60fb      	str	r3, [r7, #12]
 8003f96:	e037      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003f98:	f7ff faa1 	bl	80034de <LL_RCC_PLL_GetMainSource>
 8003f9c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d003      	beq.n	8003fac <HAL_RCC_GetSysClockFreq+0x64>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b03      	cmp	r3, #3
 8003fa8:	d003      	beq.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x6a>
 8003faa:	e00d      	b.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003fac:	4b1a      	ldr	r3, [pc, #104]	; (8004018 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003fae:	60bb      	str	r3, [r7, #8]
        break;
 8003fb0:	e015      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003fb2:	f7fe ff9f 	bl	8002ef4 <LL_RCC_HSE_IsEnabledDiv2>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d102      	bne.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003fbc:	4b16      	ldr	r3, [pc, #88]	; (8004018 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003fbe:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003fc0:	e00d      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003fc2:	4b16      	ldr	r3, [pc, #88]	; (800401c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003fc4:	60bb      	str	r3, [r7, #8]
        break;
 8003fc6:	e00a      	b.n	8003fde <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003fc8:	f7ff f967 	bl	800329a <LL_RCC_MSI_GetRange>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	091b      	lsrs	r3, r3, #4
 8003fd0:	f003 030f 	and.w	r3, r3, #15
 8003fd4:	4a0f      	ldr	r2, [pc, #60]	; (8004014 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fda:	60bb      	str	r3, [r7, #8]
        break;
 8003fdc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8003fde:	f7ff fa59 	bl	8003494 <LL_RCC_PLL_GetN>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	fb03 f402 	mul.w	r4, r3, r2
 8003fea:	f7ff fa6c 	bl	80034c6 <LL_RCC_PLL_GetDivider>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	091b      	lsrs	r3, r3, #4
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	fbb4 f4f3 	udiv	r4, r4, r3
 8003ff8:	f7ff fa59 	bl	80034ae <LL_RCC_PLL_GetR>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	0f5b      	lsrs	r3, r3, #29
 8004000:	3301      	adds	r3, #1
 8004002:	fbb4 f3f3 	udiv	r3, r4, r3
 8004006:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8004008:	68fb      	ldr	r3, [r7, #12]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	bd90      	pop	{r4, r7, pc}
 8004012:	bf00      	nop
 8004014:	08009058 	.word	0x08009058
 8004018:	00f42400 	.word	0x00f42400
 800401c:	01e84800 	.word	0x01e84800

08004020 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004020:	b598      	push	{r3, r4, r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004024:	f7ff ff90 	bl	8003f48 <HAL_RCC_GetSysClockFreq>
 8004028:	4604      	mov	r4, r0
 800402a:	f7ff f9e9 	bl	8003400 <LL_RCC_GetAHBPrescaler>
 800402e:	4603      	mov	r3, r0
 8004030:	091b      	lsrs	r3, r3, #4
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	4a03      	ldr	r2, [pc, #12]	; (8004044 <HAL_RCC_GetHCLKFreq+0x24>)
 8004038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800403c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004040:	4618      	mov	r0, r3
 8004042:	bd98      	pop	{r3, r4, r7, pc}
 8004044:	08009018 	.word	0x08009018

08004048 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004048:	b590      	push	{r4, r7, lr}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2bb0      	cmp	r3, #176	; 0xb0
 8004054:	d903      	bls.n	800405e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8004056:	4b15      	ldr	r3, [pc, #84]	; (80040ac <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800405a:	60fb      	str	r3, [r7, #12]
 800405c:	e007      	b.n	800406e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	091b      	lsrs	r3, r3, #4
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	4a11      	ldr	r2, [pc, #68]	; (80040ac <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800406c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800406e:	f7ff f9d3 	bl	8003418 <LL_RCC_GetAHB4Prescaler>
 8004072:	4603      	mov	r3, r0
 8004074:	091b      	lsrs	r3, r3, #4
 8004076:	f003 030f 	and.w	r3, r3, #15
 800407a:	4a0d      	ldr	r2, [pc, #52]	; (80040b0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800407c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	fbb2 f3f3 	udiv	r3, r2, r3
 8004086:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	4a0a      	ldr	r2, [pc, #40]	; (80040b4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800408c:	fba2 2303 	umull	r2, r3, r2, r3
 8004090:	0c9c      	lsrs	r4, r3, #18
 8004092:	f7fe ff21 	bl	8002ed8 <HAL_PWREx_GetVoltageRange>
 8004096:	4603      	mov	r3, r0
 8004098:	4619      	mov	r1, r3
 800409a:	4620      	mov	r0, r4
 800409c:	f000 f80c 	bl	80040b8 <RCC_SetFlashLatency>
 80040a0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd90      	pop	{r4, r7, pc}
 80040aa:	bf00      	nop
 80040ac:	08009058 	.word	0x08009058
 80040b0:	08009018 	.word	0x08009018
 80040b4:	431bde83 	.word	0x431bde83

080040b8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80040b8:	b590      	push	{r4, r7, lr}
 80040ba:	b093      	sub	sp, #76	; 0x4c
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80040c2:	4b39      	ldr	r3, [pc, #228]	; (80041a8 <RCC_SetFlashLatency+0xf0>)
 80040c4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80040c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80040ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80040ce:	4a37      	ldr	r2, [pc, #220]	; (80041ac <RCC_SetFlashLatency+0xf4>)
 80040d0:	f107 031c 	add.w	r3, r7, #28
 80040d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80040d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80040da:	4b35      	ldr	r3, [pc, #212]	; (80041b0 <RCC_SetFlashLatency+0xf8>)
 80040dc:	f107 040c 	add.w	r4, r7, #12
 80040e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80040e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80040e6:	2300      	movs	r3, #0
 80040e8:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040f0:	d11c      	bne.n	800412c <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80040f2:	2300      	movs	r3, #0
 80040f4:	643b      	str	r3, [r7, #64]	; 0x40
 80040f6:	e015      	b.n	8004124 <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80040f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004100:	4413      	add	r3, r2
 8004102:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	429a      	cmp	r2, r3
 800410a:	d808      	bhi.n	800411e <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800410c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004114:	4413      	add	r3, r2
 8004116:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800411a:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800411c:	e022      	b.n	8004164 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800411e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004120:	3301      	adds	r3, #1
 8004122:	643b      	str	r3, [r7, #64]	; 0x40
 8004124:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004126:	2b03      	cmp	r3, #3
 8004128:	d9e6      	bls.n	80040f8 <RCC_SetFlashLatency+0x40>
 800412a:	e01b      	b.n	8004164 <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800412c:	2300      	movs	r3, #0
 800412e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004130:	e015      	b.n	800415e <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800413a:	4413      	add	r3, r2
 800413c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	429a      	cmp	r2, r3
 8004144:	d808      	bhi.n	8004158 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004146:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800414e:	4413      	add	r3, r2
 8004150:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004154:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004156:	e005      	b.n	8004164 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800415a:	3301      	adds	r3, #1
 800415c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800415e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004160:	2b02      	cmp	r3, #2
 8004162:	d9e6      	bls.n	8004132 <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8004164:	4b13      	ldr	r3, [pc, #76]	; (80041b4 <RCC_SetFlashLatency+0xfc>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 0207 	bic.w	r2, r3, #7
 800416c:	4911      	ldr	r1, [pc, #68]	; (80041b4 <RCC_SetFlashLatency+0xfc>)
 800416e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004170:	4313      	orrs	r3, r2
 8004172:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004174:	f7fe f920 	bl	80023b8 <HAL_GetTick>
 8004178:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800417a:	e008      	b.n	800418e <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800417c:	f7fe f91c 	bl	80023b8 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d901      	bls.n	800418e <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e007      	b.n	800419e <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800418e:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <RCC_SetFlashLatency+0xfc>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004198:	429a      	cmp	r2, r3
 800419a:	d1ef      	bne.n	800417c <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	374c      	adds	r7, #76	; 0x4c
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd90      	pop	{r4, r7, pc}
 80041a6:	bf00      	nop
 80041a8:	08008ea4 	.word	0x08008ea4
 80041ac:	08008eb4 	.word	0x08008eb4
 80041b0:	08008ec0 	.word	0x08008ec0
 80041b4:	58004000 	.word	0x58004000

080041b8 <LL_RCC_LSE_IsEnabled>:
{
 80041b8:	b480      	push	{r7}
 80041ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80041bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d101      	bne.n	80041d0 <LL_RCC_LSE_IsEnabled+0x18>
 80041cc:	2301      	movs	r3, #1
 80041ce:	e000      	b.n	80041d2 <LL_RCC_LSE_IsEnabled+0x1a>
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <LL_RCC_LSE_IsReady>:
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80041e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d101      	bne.n	80041f4 <LL_RCC_LSE_IsReady+0x18>
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <LL_RCC_LSE_IsReady+0x1a>
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr

08004200 <LL_RCC_SetRFWKPClockSource>:
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004208:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800420c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004210:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004214:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4313      	orrs	r3, r2
 800421c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <LL_RCC_SetSMPSClockSource>:
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004234:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423a:	f023 0203 	bic.w	r2, r3, #3
 800423e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4313      	orrs	r3, r2
 8004246:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <LL_RCC_SetSMPSPrescaler>:
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800425c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004262:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004266:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4313      	orrs	r3, r2
 800426e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <LL_RCC_SetUSARTClockSource>:
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428c:	f023 0203 	bic.w	r2, r3, #3
 8004290:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <LL_RCC_SetLPUARTClockSource>:
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80042b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80042bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <LL_RCC_SetI2CClockSource>:
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80042dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042e0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	091b      	lsrs	r3, r3, #4
 80042e8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80042ec:	43db      	mvns	r3, r3
 80042ee:	401a      	ands	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80042f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80042fc:	4313      	orrs	r3, r2
 80042fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr

0800430e <LL_RCC_SetLPTIMClockSource>:
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004316:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800431a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	0c1b      	lsrs	r3, r3, #16
 8004322:	041b      	lsls	r3, r3, #16
 8004324:	43db      	mvns	r3, r3
 8004326:	401a      	ands	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	041b      	lsls	r3, r3, #16
 800432c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <LL_RCC_SetSAIClockSource>:
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800434a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800434e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004352:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004356:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4313      	orrs	r3, r2
 800435e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004362:	bf00      	nop
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <LL_RCC_SetRNGClockSource>:
{
 800436e:	b480      	push	{r7}
 8004370:	b083      	sub	sp, #12
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800437e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004382:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <LL_RCC_SetCLK48ClockSource>:
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80043a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80043ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <LL_RCC_SetUSBClockSource>:
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f7ff ffe3 	bl	800439a <LL_RCC_SetCLK48ClockSource>
}
 80043d4:	bf00      	nop
 80043d6:	3708      	adds	r7, #8
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <LL_RCC_SetADCClockSource>:
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80043e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80043f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <LL_RCC_SetRTCClockSource>:
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004410:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004418:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800441c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4313      	orrs	r3, r2
 8004424:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <LL_RCC_GetRTCClockSource>:
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800443c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004440:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <LL_RCC_ForceBackupDomainReset>:
{
 800444e:	b480      	push	{r7}
 8004450:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004452:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800445a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800445e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004462:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004466:	bf00      	nop
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <LL_RCC_ReleaseBackupDomainReset>:
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800447c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004488:	bf00      	nop
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr

08004492 <LL_RCC_PLLSAI1_Enable>:
{
 8004492:	b480      	push	{r7}
 8004494:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004496:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80044a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80044a4:	6013      	str	r3, [r2, #0]
}
 80044a6:	bf00      	nop
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <LL_RCC_PLLSAI1_Disable>:
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80044b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80044be:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044c2:	6013      	str	r3, [r2, #0]
}
 80044c4:	bf00      	nop
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <LL_RCC_PLLSAI1_IsReady>:
{
 80044ce:	b480      	push	{r7}
 80044d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80044d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80044e0:	d101      	bne.n	80044e6 <LL_RCC_PLLSAI1_IsReady+0x18>
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b088      	sub	sp, #32
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80044fa:	2300      	movs	r3, #0
 80044fc:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80044fe:	2300      	movs	r3, #0
 8004500:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d034      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004516:	d021      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8004518:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800451c:	d81b      	bhi.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800451e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004522:	d01d      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8004524:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004528:	d815      	bhi.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00b      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800452e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004532:	d110      	bne.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8004534:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800453e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004542:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8004544:	e00d      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x70>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3304      	adds	r3, #4
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f947 	bl	80047de <RCCEx_PLLSAI1_ConfigNP>
 8004550:	4603      	mov	r3, r0
 8004552:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004554:	e005      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	77fb      	strb	r3, [r7, #31]
        break;
 800455a:	e002      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800455c:	bf00      	nop
 800455e:	e000      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004560:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004562:	7ffb      	ldrb	r3, [r7, #31]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d105      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456c:	4618      	mov	r0, r3
 800456e:	f7ff fee8 	bl	8004342 <LL_RCC_SetSAIClockSource>
 8004572:	e001      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004574:	7ffb      	ldrb	r3, [r7, #31]
 8004576:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004580:	2b00      	cmp	r3, #0
 8004582:	d046      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004584:	f7ff ff56 	bl	8004434 <LL_RCC_GetRTCClockSource>
 8004588:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	429a      	cmp	r2, r3
 8004592:	d03c      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004594:	f7fe fc90 	bl	8002eb8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d105      	bne.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7ff ff30 	bl	8004408 <LL_RCC_SetRTCClockSource>
 80045a8:	e02e      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80045aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80045b4:	f7ff ff4b 	bl	800444e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80045b8:	f7ff ff5a 	bl	8004470 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c6:	4313      	orrs	r3, r2
 80045c8:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80045ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80045d4:	f7ff fdf0 	bl	80041b8 <LL_RCC_LSE_IsEnabled>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d114      	bne.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80045de:	f7fd feeb 	bl	80023b8 <HAL_GetTick>
 80045e2:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80045e4:	e00b      	b.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045e6:	f7fd fee7 	bl	80023b8 <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d902      	bls.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	77fb      	strb	r3, [r7, #31]
              break;
 80045fc:	e004      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80045fe:	f7ff fded 	bl	80041dc <LL_RCC_LSE_IsReady>
 8004602:	4603      	mov	r3, r0
 8004604:	2b01      	cmp	r3, #1
 8004606:	d1ee      	bne.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8004608:	7ffb      	ldrb	r3, [r7, #31]
 800460a:	77bb      	strb	r3, [r7, #30]
 800460c:	e001      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800460e:	7ffb      	ldrb	r3, [r7, #31]
 8004610:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	d004      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	4618      	mov	r0, r3
 8004624:	f7ff fe2a 	bl	800427c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d004      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	69db      	ldr	r3, [r3, #28]
 8004638:	4618      	mov	r0, r3
 800463a:	f7ff fe35 	bl	80042a8 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0310 	and.w	r3, r3, #16
 8004646:	2b00      	cmp	r3, #0
 8004648:	d004      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff fe5d 	bl	800430e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0320 	and.w	r3, r3, #32
 800465c:	2b00      	cmp	r3, #0
 800465e:	d004      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff fe52 	bl	800430e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b00      	cmp	r3, #0
 8004674:	d004      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	4618      	mov	r0, r3
 800467c:	f7ff fe2a 	bl	80042d4 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0308 	and.w	r3, r3, #8
 8004688:	2b00      	cmp	r3, #0
 800468a:	d004      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004690:	4618      	mov	r0, r3
 8004692:	f7ff fe1f 	bl	80042d4 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d022      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7ff fe8d 	bl	80043c6 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046b4:	d107      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80046b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80046c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046c4:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046ce:	d10b      	bne.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3304      	adds	r3, #4
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 f8dd 	bl	8004894 <RCCEx_PLLSAI1_ConfigNQ>
 80046da:	4603      	mov	r3, r0
 80046dc:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 80046de:	7ffb      	ldrb	r3, [r7, #31]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* set overall return value */
      status = ret;
 80046e4:	7ffb      	ldrb	r3, [r7, #31]
 80046e6:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d02b      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046fc:	d008      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004702:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004706:	d003      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470c:	2b00      	cmp	r3, #0
 800470e:	d105      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff fe2a 	bl	800436e <LL_RCC_SetRNGClockSource>
 800471a:	e00a      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004720:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	2000      	movs	r0, #0
 8004728:	f7ff fe21 	bl	800436e <LL_RCC_SetRNGClockSource>
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f7ff fe34 	bl	800439a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004736:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800473a:	d107      	bne.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800473c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004746:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800474a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004754:	2b00      	cmp	r3, #0
 8004756:	d022      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800475c:	4618      	mov	r0, r3
 800475e:	f7ff fe3d 	bl	80043dc <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004766:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800476a:	d107      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800476c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004776:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800477a:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004780:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004784:	d10b      	bne.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3304      	adds	r3, #4
 800478a:	4618      	mov	r0, r3
 800478c:	f000 f8dd 	bl	800494a <RCCEx_PLLSAI1_ConfigNR>
 8004790:	4603      	mov	r3, r0
 8004792:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8004794:	7ffb      	ldrb	r3, [r7, #31]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* set overall return value */
      status = ret;
 800479a:	7ffb      	ldrb	r3, [r7, #31]
 800479c:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d004      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7ff fd26 	bl	8004200 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d009      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff fd45 	bl	8004254 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff fd2c 	bl	800422c <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 80047d4:	7fbb      	ldrb	r3, [r7, #30]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3720      	adds	r7, #32
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b084      	sub	sp, #16
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047e6:	2300      	movs	r3, #0
 80047e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80047ea:	f7ff fe61 	bl	80044b0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80047ee:	f7fd fde3 	bl	80023b8 <HAL_GetTick>
 80047f2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80047f4:	e009      	b.n	800480a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047f6:	f7fd fddf 	bl	80023b8 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b02      	cmp	r3, #2
 8004802:	d902      	bls.n	800480a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	73fb      	strb	r3, [r7, #15]
      break;
 8004808:	e004      	b.n	8004814 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800480a:	f7ff fe60 	bl	80044ce <LL_RCC_PLLSAI1_IsReady>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1f0      	bne.n	80047f6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8004814:	7bfb      	ldrb	r3, [r7, #15]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d137      	bne.n	800488a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800481a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	021b      	lsls	r3, r3, #8
 800482a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800482e:	4313      	orrs	r3, r2
 8004830:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8004832:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004844:	4313      	orrs	r3, r2
 8004846:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004848:	f7ff fe23 	bl	8004492 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800484c:	f7fd fdb4 	bl	80023b8 <HAL_GetTick>
 8004850:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004852:	e009      	b.n	8004868 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004854:	f7fd fdb0 	bl	80023b8 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d902      	bls.n	8004868 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	73fb      	strb	r3, [r7, #15]
        break;
 8004866:	e004      	b.n	8004872 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004868:	f7ff fe31 	bl	80044ce <LL_RCC_PLLSAI1_IsReady>
 800486c:	4603      	mov	r3, r0
 800486e:	2b01      	cmp	r3, #1
 8004870:	d1f0      	bne.n	8004854 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8004872:	7bfb      	ldrb	r3, [r7, #15]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d108      	bne.n	800488a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800487c:	691a      	ldr	r2, [r3, #16]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004886:	4313      	orrs	r3, r2
 8004888:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800488a:	7bfb      	ldrb	r3, [r7, #15]
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800489c:	2300      	movs	r3, #0
 800489e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80048a0:	f7ff fe06 	bl	80044b0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80048a4:	f7fd fd88 	bl	80023b8 <HAL_GetTick>
 80048a8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80048aa:	e009      	b.n	80048c0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048ac:	f7fd fd84 	bl	80023b8 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d902      	bls.n	80048c0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	73fb      	strb	r3, [r7, #15]
      break;
 80048be:	e004      	b.n	80048ca <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80048c0:	f7ff fe05 	bl	80044ce <LL_RCC_PLLSAI1_IsReady>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1f0      	bne.n	80048ac <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80048ca:	7bfb      	ldrb	r3, [r7, #15]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d137      	bne.n	8004940 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80048d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048d4:	691b      	ldr	r3, [r3, #16]
 80048d6:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	021b      	lsls	r3, r3, #8
 80048e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80048e4:	4313      	orrs	r3, r2
 80048e6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80048e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80048fa:	4313      	orrs	r3, r2
 80048fc:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80048fe:	f7ff fdc8 	bl	8004492 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004902:	f7fd fd59 	bl	80023b8 <HAL_GetTick>
 8004906:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004908:	e009      	b.n	800491e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800490a:	f7fd fd55 	bl	80023b8 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d902      	bls.n	800491e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	73fb      	strb	r3, [r7, #15]
        break;
 800491c:	e004      	b.n	8004928 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800491e:	f7ff fdd6 	bl	80044ce <LL_RCC_PLLSAI1_IsReady>
 8004922:	4603      	mov	r3, r0
 8004924:	2b01      	cmp	r3, #1
 8004926:	d1f0      	bne.n	800490a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8004928:	7bfb      	ldrb	r3, [r7, #15]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d108      	bne.n	8004940 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800492e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800493c:	4313      	orrs	r3, r2
 800493e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004940:	7bfb      	ldrb	r3, [r7, #15]
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b084      	sub	sp, #16
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004956:	f7ff fdab 	bl	80044b0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800495a:	f7fd fd2d 	bl	80023b8 <HAL_GetTick>
 800495e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004960:	e009      	b.n	8004976 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004962:	f7fd fd29 	bl	80023b8 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	2b02      	cmp	r3, #2
 800496e:	d902      	bls.n	8004976 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	73fb      	strb	r3, [r7, #15]
      break;
 8004974:	e004      	b.n	8004980 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004976:	f7ff fdaa 	bl	80044ce <LL_RCC_PLLSAI1_IsReady>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1f0      	bne.n	8004962 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8004980:	7bfb      	ldrb	r3, [r7, #15]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d137      	bne.n	80049f6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004986:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	021b      	lsls	r3, r3, #8
 8004996:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800499a:	4313      	orrs	r3, r2
 800499c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800499e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80049b0:	4313      	orrs	r3, r2
 80049b2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80049b4:	f7ff fd6d 	bl	8004492 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049b8:	f7fd fcfe 	bl	80023b8 <HAL_GetTick>
 80049bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80049be:	e009      	b.n	80049d4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049c0:	f7fd fcfa 	bl	80023b8 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d902      	bls.n	80049d4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	73fb      	strb	r3, [r7, #15]
        break;
 80049d2:	e004      	b.n	80049de <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80049d4:	f7ff fd7b 	bl	80044ce <LL_RCC_PLLSAI1_IsReady>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d1f0      	bne.n	80049c0 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80049de:	7bfb      	ldrb	r3, [r7, #15]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d108      	bne.n	80049f6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80049e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049e8:	691a      	ldr	r2, [r3, #16]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80049f2:	4313      	orrs	r3, r2
 80049f4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e090      	b.n	8004b34 <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d106      	bne.n	8004a2c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f7fd fa1c 	bl	8001e64 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	22ca      	movs	r2, #202	; 0xca
 8004a3a:	625a      	str	r2, [r3, #36]	; 0x24
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2253      	movs	r2, #83	; 0x53
 8004a42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 fa11 	bl	8004e6c <RTC_EnterInitMode>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d009      	beq.n	8004a64 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	22ff      	movs	r2, #255	; 0xff
 8004a56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2204      	movs	r2, #4
 8004a5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e067      	b.n	8004b34 <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6812      	ldr	r2, [r2, #0]
 8004a6e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004a72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a76:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6899      	ldr	r1, [r3, #8]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	68d2      	ldr	r2, [r2, #12]
 8004a9e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6919      	ldr	r1, [r3, #16]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	041a      	lsls	r2, r3, #16
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ac2:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 0203 	bic.w	r2, r2, #3
 8004ad2:	64da      	str	r2, [r3, #76]	; 0x4c
#else
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	69da      	ldr	r2, [r3, #28]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 0320 	and.w	r3, r3, #32
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d113      	bne.n	8004b22 <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 f990 	bl	8004e20 <HAL_RTC_WaitForSynchro>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00d      	beq.n	8004b22 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	22ff      	movs	r2, #255	; 0xff
 8004b0c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2204      	movs	r2, #4
 8004b12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e008      	b.n	8004b34 <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	22ff      	movs	r2, #255	; 0xff
 8004b28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 8004b32:	2300      	movs	r3, #0
  }
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3708      	adds	r7, #8
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004b3c:	b590      	push	{r4, r7, lr}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d101      	bne.n	8004b56 <HAL_RTC_SetTime+0x1a>
 8004b52:	2302      	movs	r3, #2
 8004b54:	e0b2      	b.n	8004cbc <HAL_RTC_SetTime+0x180>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if(Format == RTC_FORMAT_BIN)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d126      	bne.n	8004bba <HAL_RTC_SetTime+0x7e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d102      	bne.n	8004b80 <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 f99b 	bl	8004ec0 <RTC_ByteToBcd2>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	785b      	ldrb	r3, [r3, #1]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f000 f994 	bl	8004ec0 <RTC_ByteToBcd2>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004b9c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	789b      	ldrb	r3, [r3, #2]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 f98c 	bl	8004ec0 <RTC_ByteToBcd2>
 8004ba8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004baa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	78db      	ldrb	r3, [r3, #3]
 8004bb2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	e018      	b.n	8004bec <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d102      	bne.n	8004bce <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	785b      	ldrb	r3, [r3, #1]
 8004bd8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004bda:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8004be0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	78db      	ldrb	r3, [r3, #3]
 8004be6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8004be8:	4313      	orrs	r3, r2
 8004bea:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	22ca      	movs	r2, #202	; 0xca
 8004bf2:	625a      	str	r2, [r3, #36]	; 0x24
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2253      	movs	r2, #83	; 0x53
 8004bfa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 f935 	bl	8004e6c <RTC_EnterInitMode>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00d      	beq.n	8004c24 <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	22ff      	movs	r2, #255	; 0xff
 8004c0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2204      	movs	r2, #4
 8004c14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e04b      	b.n	8004cbc <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004c2e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004c32:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c42:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	6899      	ldr	r1, [r3, #8]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	431a      	orrs	r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c6a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 0320 	and.w	r3, r3, #32
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d113      	bne.n	8004ca2 <HAL_RTC_SetTime+0x166>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f000 f8d0 	bl	8004e20 <HAL_RTC_WaitForSynchro>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00d      	beq.n	8004ca2 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	22ff      	movs	r2, #255	; 0xff
 8004c8c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2204      	movs	r2, #4
 8004c92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e00c      	b.n	8004cbc <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	22ff      	movs	r2, #255	; 0xff
 8004ca8:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   __HAL_UNLOCK(hrtc); 
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 8004cba:	2300      	movs	r3, #0
  }
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	371c      	adds	r7, #28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd90      	pop	{r4, r7, pc}

08004cc4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004cc4:	b590      	push	{r4, r7, lr}
 8004cc6:	b087      	sub	sp, #28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d101      	bne.n	8004cde <HAL_RTC_SetDate+0x1a>
 8004cda:	2302      	movs	r3, #2
 8004cdc:	e09c      	b.n	8004e18 <HAL_RTC_SetDate+0x154>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2202      	movs	r2, #2
 8004cea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10e      	bne.n	8004d12 <HAL_RTC_SetDate+0x4e>
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	785b      	ldrb	r3, [r3, #1]
 8004cf8:	f003 0310 	and.w	r3, r3, #16
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d008      	beq.n	8004d12 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	785b      	ldrb	r3, [r3, #1]
 8004d04:	f023 0310 	bic.w	r3, r3, #16
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	330a      	adds	r3, #10
 8004d0c:	b2da      	uxtb	r2, r3
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d11c      	bne.n	8004d52 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	78db      	ldrb	r3, [r3, #3]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 f8cf 	bl	8004ec0 <RTC_ByteToBcd2>
 8004d22:	4603      	mov	r3, r0
 8004d24:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	785b      	ldrb	r3, [r3, #1]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 f8c8 	bl	8004ec0 <RTC_ByteToBcd2>
 8004d30:	4603      	mov	r3, r0
 8004d32:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004d34:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	789b      	ldrb	r3, [r3, #2]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 f8c0 	bl	8004ec0 <RTC_ByteToBcd2>
 8004d40:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004d42:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	e00e      	b.n	8004d70 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	78db      	ldrb	r3, [r3, #3]
 8004d56:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	785b      	ldrb	r3, [r3, #1]
 8004d5c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004d5e:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004d64:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	22ca      	movs	r2, #202	; 0xca
 8004d76:	625a      	str	r2, [r3, #36]	; 0x24
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2253      	movs	r2, #83	; 0x53
 8004d7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 f873 	bl	8004e6c <RTC_EnterInitMode>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00d      	beq.n	8004da8 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	22ff      	movs	r2, #255	; 0xff
 8004d92:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2204      	movs	r2, #4
 8004d98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e037      	b.n	8004e18 <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004db2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004db6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004dc6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 0320 	and.w	r3, r3, #32
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d113      	bne.n	8004dfe <HAL_RTC_SetDate+0x13a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 f822 	bl	8004e20 <HAL_RTC_WaitForSynchro>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00d      	beq.n	8004dfe <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	22ff      	movs	r2, #255	; 0xff
 8004de8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2204      	movs	r2, #4
 8004dee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e00c      	b.n	8004e18 <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	22ff      	movs	r2, #255	; 0xff
 8004e04:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8004e16:	2300      	movs	r3, #0
  }
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	371c      	adds	r7, #28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd90      	pop	{r4, r7, pc}

08004e20 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e36:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004e38:	f7fd fabe 	bl	80023b8 <HAL_GetTick>
 8004e3c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004e3e:	e009      	b.n	8004e54 <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e40:	f7fd faba 	bl	80023b8 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e4e:	d901      	bls.n	8004e54 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e007      	b.n	8004e64 <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	f003 0320 	and.w	r3, r3, #32
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d0ee      	beq.n	8004e40 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d119      	bne.n	8004eb6 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f04f 32ff 	mov.w	r2, #4294967295
 8004e8a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004e8c:	f7fd fa94 	bl	80023b8 <HAL_GetTick>
 8004e90:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004e92:	e009      	b.n	8004ea8 <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004e94:	f7fd fa90 	bl	80023b8 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ea2:	d901      	bls.n	8004ea8 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e007      	b.n	8004eb8 <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0ee      	beq.n	8004e94 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	72fb      	strb	r3, [r7, #11]

  while(Param >= 10U)
 8004ed2:	e005      	b.n	8004ee0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004eda:	7afb      	ldrb	r3, [r7, #11]
 8004edc:	3b0a      	subs	r3, #10
 8004ede:	72fb      	strb	r3, [r7, #11]
  while(Param >= 10U)
 8004ee0:	7afb      	ldrb	r3, [r7, #11]
 8004ee2:	2b09      	cmp	r3, #9
 8004ee4:	d8f6      	bhi.n	8004ed4 <RTC_ByteToBcd2+0x14>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	7afb      	ldrb	r3, [r7, #11]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	b2db      	uxtb	r3, r3
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <HAL_RTCEx_SetTimeStamp>:
  *               The RTC TimeStamp Pin is per default PC13, but for reasons of
  *               compatibility, this parameter is required.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_RTCEx_SetTimeStamp+0x1a>
 8004f16:	2302      	movs	r3, #2
 8004f18:	e046      	b.n	8004fa8 <HAL_RTCEx_SetTimeStamp+0xa8>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2202      	movs	r2, #2
 8004f26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f34:	f023 0308 	bic.w	r3, r3, #8
 8004f38:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	22ca      	movs	r2, #202	; 0xca
 8004f48:	625a      	str	r2, [r3, #36]	; 0x24
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2253      	movs	r2, #83	; 0x53
 8004f50:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Clear the Timestamp Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	b2da      	uxtb	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f462 6208 	orn	r2, r2, #2176	; 0x880
 8004f62:	60da      	str	r2, [r3, #12]
  
  /* Clear the Timestamp overrun Flag */
   __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF); 
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f462 5284 	orn	r2, r2, #4224	; 0x1080
 8004f74:	60da      	str	r2, [r3, #12]

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	689a      	ldr	r2, [r3, #8]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f8c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	22ff      	movs	r2, #255	; 0xff
 8004f94:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	371c      	adds	r7, #28
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <HAL_RTCEx_SetTamper>:
  * @param hrtc RTC handle
  * @param sTamper Pointer to Tamper Structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration));
  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <HAL_RTCEx_SetTamper+0x18>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	e0a2      	b.n	8005112 <HAL_RTCEx_SetTamper+0x15e>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Configure the tamper trigger */
  if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE)
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d004      	beq.n	8004fee <HAL_RTCEx_SetTamper+0x3a>
  { 
    sTamper->Trigger = (uint32_t)(sTamper->Tamper << 1U); 
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	005a      	lsls	r2, r3, #1
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	609a      	str	r2, [r3, #8]
  }

  if(sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d026      	beq.n	8005044 <HAL_RTCEx_SetTamper+0x90>
  { 
    sTamper->NoErase = 0U;
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	60da      	str	r2, [r3, #12]
#if defined(RTC_TAMPER1_SUPPORT)
    if((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b00      	cmp	r3, #0
 8005006:	d005      	beq.n	8005014 <HAL_RTCEx_SetTamper+0x60>
    {
      sTamper->NoErase |= RTC_TAMPCR_TAMP1NOERASE;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	60da      	str	r2, [r3, #12]
    }
#endif /* RTC_TAMPER1_SUPPORT */
    if((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0308 	and.w	r3, r3, #8
 800501c:	2b00      	cmp	r3, #0
 800501e:	d005      	beq.n	800502c <HAL_RTCEx_SetTamper+0x78>
    {
      sTamper->NoErase |= RTC_TAMPCR_TAMP2NOERASE;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	60da      	str	r2, [r3, #12]
    }
#if defined(RTC_TAMPER3_SUPPORT)
    if((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0320 	and.w	r3, r3, #32
 8005034:	2b00      	cmp	r3, #0
 8005036:	d005      	beq.n	8005044 <HAL_RTCEx_SetTamper+0x90>
    {
      sTamper->NoErase |= RTC_TAMPCR_TAMP3NOERASE;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	60da      	str	r2, [r3, #12]
    }
#endif /* RTC_TAMPER3_SUPPORT */
  }

  if(sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d026      	beq.n	800509a <HAL_RTCEx_SetTamper+0xe6>
  {
    sTamper->MaskFlag = 0U;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	2200      	movs	r2, #0
 8005050:	611a      	str	r2, [r3, #16]
#if defined(RTC_TAMPER1_SUPPORT)
    if((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d005      	beq.n	800506a <HAL_RTCEx_SetTamper+0xb6>
    {
      sTamper->MaskFlag |= RTC_TAMPCR_TAMP1MF;
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	611a      	str	r2, [r3, #16]
    }
#endif /* RTC_TAMPER1_SUPPORT */
    if((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0308 	and.w	r3, r3, #8
 8005072:	2b00      	cmp	r3, #0
 8005074:	d005      	beq.n	8005082 <HAL_RTCEx_SetTamper+0xce>
    {
      sTamper->MaskFlag |= RTC_TAMPCR_TAMP2MF;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	611a      	str	r2, [r3, #16]
    }
#if defined(RTC_TAMPER3_SUPPORT)
    if((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0320 	and.w	r3, r3, #32
 800508a:	2b00      	cmp	r3, #0
 800508c:	d005      	beq.n	800509a <HAL_RTCEx_SetTamper+0xe6>
    {
      sTamper->MaskFlag |= RTC_TAMPCR_TAMP3MF;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	611a      	str	r2, [r3, #16]
    }
#endif /* RTC_TAMPER3_SUPPORT */
  }

  /* Configure the RTC_TAMPCR register */
  tmpreg = (uint32_t)((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger  | (uint32_t)sTamper->NoErase |\
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	431a      	orrs	r2, r3
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	431a      	orrs	r2, r3
            (uint32_t)sTamper->MaskFlag | (uint32_t)sTamper->Filter | (uint32_t)sTamper->SamplingFrequency |\
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	691b      	ldr	r3, [r3, #16]
  tmpreg = (uint32_t)((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger  | (uint32_t)sTamper->NoErase |\
 80050ae:	431a      	orrs	r2, r3
            (uint32_t)sTamper->MaskFlag | (uint32_t)sTamper->Filter | (uint32_t)sTamper->SamplingFrequency |\
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	431a      	orrs	r2, r3
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	431a      	orrs	r2, r3
            (uint32_t)sTamper->PrechargeDuration | (uint32_t)sTamper->TamperPullUp | (uint32_t)sTamper->TimeStampOnTamperDetection);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	69db      	ldr	r3, [r3, #28]
            (uint32_t)sTamper->MaskFlag | (uint32_t)sTamper->Filter | (uint32_t)sTamper->SamplingFrequency |\
 80050c0:	431a      	orrs	r2, r3
            (uint32_t)sTamper->PrechargeDuration | (uint32_t)sTamper->TamperPullUp | (uint32_t)sTamper->TimeStampOnTamperDetection);
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	431a      	orrs	r2, r3
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  tmpreg = (uint32_t)((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger  | (uint32_t)sTamper->NoErase |\
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60fb      	str	r3, [r7, #12]

  hrtc->Instance->TAMPCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1) | RTC_TAMPCR_MASK);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	431a      	orrs	r2, r3
 80050e2:	4b0f      	ldr	r3, [pc, #60]	; (8005120 <HAL_RTCEx_SetTamper+0x16c>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	43da      	mvns	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	400a      	ands	r2, r1
 80050ee:	641a      	str	r2, [r3, #64]	; 0x40

  hrtc->Instance->TAMPCR |= tmpreg;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	641a      	str	r2, [r3, #64]	; 0x40

  hrtc->State = HAL_RTC_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	01ffff84 	.word	0x01ffff84

08005124 <HAL_RTCEx_SetWakeUpTimer>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d101      	bne.n	800513e <HAL_RTCEx_SetWakeUpTimer+0x1a>
 800513a:	2302      	movs	r3, #2
 800513c:	e089      	b.n	8005252 <HAL_RTCEx_SetWakeUpTimer+0x12e>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2202      	movs	r2, #2
 800514a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	22ca      	movs	r2, #202	; 0xca
 8005154:	625a      	str	r2, [r3, #36]	; 0x24
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2253      	movs	r2, #83	; 0x53
 800515c:	625a      	str	r2, [r3, #36]	; 0x24
 
  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if((hrtc->Instance->CR & RTC_CR_WUTE) != 0U){
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005168:	2b00      	cmp	r3, #0
 800516a:	d020      	beq.n	80051ae <HAL_RTCEx_SetWakeUpTimer+0x8a>
    tickstart = HAL_GetTick();
 800516c:	f7fd f924 	bl	80023b8 <HAL_GetTick>
 8005170:	6178      	str	r0, [r7, #20]

   /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8005172:	e015      	b.n	80051a0 <HAL_RTCEx_SetWakeUpTimer+0x7c>
   {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005174:	f7fd f920 	bl	80023b8 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005182:	d90d      	bls.n	80051a0 <HAL_RTCEx_SetWakeUpTimer+0x7c>
      {
       /* Enable the write protection for RTC registers */
       __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	22ff      	movs	r2, #255	; 0xff
 800518a:	625a      	str	r2, [r3, #36]	; 0x24

       hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2203      	movs	r2, #3
 8005190:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

       /* Process Unlocked */ 
       __HAL_UNLOCK(hrtc);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2020 	strb.w	r2, [r3, #32]

       return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e058      	b.n	8005252 <HAL_RTCEx_SetWakeUpTimer+0x12e>
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	f003 0304 	and.w	r3, r3, #4
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1e2      	bne.n	8005174 <HAL_RTCEx_SetWakeUpTimer+0x50>
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051bc:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 80051be:	f7fd f8fb 	bl	80023b8 <HAL_GetTick>
 80051c2:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80051c4:	e015      	b.n	80051f2 <HAL_RTCEx_SetWakeUpTimer+0xce>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80051c6:	f7fd f8f7 	bl	80023b8 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051d4:	d90d      	bls.n	80051f2 <HAL_RTCEx_SetWakeUpTimer+0xce>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	22ff      	movs	r2, #255	; 0xff
 80051dc:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2203      	movs	r2, #3
 80051e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e02f      	b.n	8005252 <HAL_RTCEx_SetWakeUpTimer+0x12e>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f003 0304 	and.w	r3, r3, #4
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d0e2      	beq.n	80051c6 <HAL_RTCEx_SetWakeUpTimer+0xa2>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689a      	ldr	r2, [r3, #8]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0207 	bic.w	r2, r2, #7
 800520e:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6899      	ldr	r1, [r3, #8]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	430a      	orrs	r2, r1
 800521e:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	615a      	str	r2, [r3, #20]

   /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689a      	ldr	r2, [r3, #8]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005236:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	22ff      	movs	r2, #255	; 0xff
 800523e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3718      	adds	r7, #24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d101      	bne.n	8005270 <HAL_RTCEx_EnableBypassShadow+0x16>
 800526c:	2302      	movs	r3, #2
 800526e:	e024      	b.n	80052ba <HAL_RTCEx_EnableBypassShadow+0x60>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2202      	movs	r2, #2
 800527c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	22ca      	movs	r2, #202	; 0xca
 8005286:	625a      	str	r2, [r3, #36]	; 0x24
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2253      	movs	r2, #83	; 0x53
 800528e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689a      	ldr	r2, [r3, #8]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0220 	orr.w	r2, r2, #32
 800529e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	22ff      	movs	r2, #255	; 0xff
 80052a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b084      	sub	sp, #16
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e095      	b.n	8005404 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d108      	bne.n	80052f2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052e8:	d009      	beq.n	80052fe <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	61da      	str	r2, [r3, #28]
 80052f0:	e005      	b.n	80052fe <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d106      	bne.n	800531e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7fc fdc3 	bl	8001ea4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2202      	movs	r2, #2
 8005322:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005334:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800533e:	d902      	bls.n	8005346 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005340:	2300      	movs	r3, #0
 8005342:	60fb      	str	r3, [r7, #12]
 8005344:	e002      	b.n	800534c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800534a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005354:	d007      	beq.n	8005366 <HAL_SPI_Init+0xa0>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800535e:	d002      	beq.n	8005366 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005376:	431a      	orrs	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005394:	431a      	orrs	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800539e:	431a      	orrs	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a8:	ea42 0103 	orr.w	r1, r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	430a      	orrs	r2, r1
 80053ba:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	0c1b      	lsrs	r3, r3, #16
 80053c2:	f003 0204 	and.w	r2, r3, #4
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d4:	f003 0308 	and.w	r3, r3, #8
 80053d8:	431a      	orrs	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80053e2:	ea42 0103 	orr.w	r1, r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	430a      	orrs	r2, r1
 80053f2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3710      	adds	r7, #16
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b088      	sub	sp, #32
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	69db      	ldr	r3, [r3, #28]
 800541a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800542c:	69fa      	ldr	r2, [r7, #28]
 800542e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005432:	4013      	ands	r3, r2
 8005434:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d118      	bne.n	800546e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	f003 0320 	and.w	r3, r3, #32
 8005442:	2b00      	cmp	r3, #0
 8005444:	d013      	beq.n	800546e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	f003 0320 	and.w	r3, r3, #32
 800544c:	2b00      	cmp	r3, #0
 800544e:	d104      	bne.n	800545a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d009      	beq.n	800546e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 81fb 	beq.w	800585a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	4798      	blx	r3
      }
      return;
 800546c:	e1f5      	b.n	800585a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 80ef 	beq.w	8005654 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	4b73      	ldr	r3, [pc, #460]	; (8005648 <HAL_UART_IRQHandler+0x23c>)
 800547a:	4013      	ands	r3, r2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d105      	bne.n	800548c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	4b72      	ldr	r3, [pc, #456]	; (800564c <HAL_UART_IRQHandler+0x240>)
 8005484:	4013      	ands	r3, r2
 8005486:	2b00      	cmp	r3, #0
 8005488:	f000 80e4 	beq.w	8005654 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d010      	beq.n	80054b8 <HAL_UART_IRQHandler+0xac>
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00b      	beq.n	80054b8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2201      	movs	r2, #1
 80054a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054ae:	f043 0201 	orr.w	r2, r3, #1
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d010      	beq.n	80054e4 <HAL_UART_IRQHandler+0xd8>
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00b      	beq.n	80054e4 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2202      	movs	r2, #2
 80054d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054da:	f043 0204 	orr.w	r2, r3, #4
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d010      	beq.n	8005510 <HAL_UART_IRQHandler+0x104>
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00b      	beq.n	8005510 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2204      	movs	r2, #4
 80054fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005506:	f043 0202 	orr.w	r2, r3, #2
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f003 0308 	and.w	r3, r3, #8
 8005516:	2b00      	cmp	r3, #0
 8005518:	d015      	beq.n	8005546 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d104      	bne.n	800552e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	4b48      	ldr	r3, [pc, #288]	; (8005648 <HAL_UART_IRQHandler+0x23c>)
 8005528:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00b      	beq.n	8005546 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2208      	movs	r2, #8
 8005534:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800553c:	f043 0208 	orr.w	r2, r3, #8
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800554c:	2b00      	cmp	r3, #0
 800554e:	d011      	beq.n	8005574 <HAL_UART_IRQHandler+0x168>
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00c      	beq.n	8005574 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005562:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800556a:	f043 0220 	orr.w	r2, r3, #32
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 816f 	beq.w	800585e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	f003 0320 	and.w	r3, r3, #32
 8005586:	2b00      	cmp	r3, #0
 8005588:	d011      	beq.n	80055ae <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	f003 0320 	and.w	r3, r3, #32
 8005590:	2b00      	cmp	r3, #0
 8005592:	d104      	bne.n	800559e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d007      	beq.n	80055ae <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055b4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c0:	2b40      	cmp	r3, #64	; 0x40
 80055c2:	d004      	beq.n	80055ce <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d031      	beq.n	8005632 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f970 	bl	80058b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055de:	2b40      	cmp	r3, #64	; 0x40
 80055e0:	d123      	bne.n	800562a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055f0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d013      	beq.n	8005622 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055fe:	4a14      	ldr	r2, [pc, #80]	; (8005650 <HAL_UART_IRQHandler+0x244>)
 8005600:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005606:	4618      	mov	r0, r3
 8005608:	f7fd f8fe 	bl	8002808 <HAL_DMA_Abort_IT>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d017      	beq.n	8005642 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800561c:	4610      	mov	r0, r2
 800561e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005620:	e00f      	b.n	8005642 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f930 	bl	8005888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005628:	e00b      	b.n	8005642 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f92c 	bl	8005888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005630:	e007      	b.n	8005642 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f928 	bl	8005888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005640:	e10d      	b.n	800585e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005642:	bf00      	nop
    return;
 8005644:	e10b      	b.n	800585e <HAL_UART_IRQHandler+0x452>
 8005646:	bf00      	nop
 8005648:	10000001 	.word	0x10000001
 800564c:	04000120 	.word	0x04000120
 8005650:	08005919 	.word	0x08005919

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005658:	2b01      	cmp	r3, #1
 800565a:	f040 80ab 	bne.w	80057b4 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800565e:	69fb      	ldr	r3, [r7, #28]
 8005660:	f003 0310 	and.w	r3, r3, #16
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80a5 	beq.w	80057b4 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	f003 0310 	and.w	r3, r3, #16
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 809f 	beq.w	80057b4 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2210      	movs	r2, #16
 800567c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005688:	2b40      	cmp	r3, #64	; 0x40
 800568a:	d155      	bne.n	8005738 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8005696:	893b      	ldrh	r3, [r7, #8]
 8005698:	2b00      	cmp	r3, #0
 800569a:	f000 80e2 	beq.w	8005862 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80056a4:	893a      	ldrh	r2, [r7, #8]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	f080 80db 	bcs.w	8005862 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	893a      	ldrh	r2, [r7, #8]
 80056b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0320 	and.w	r3, r3, #32
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d12b      	bne.n	800571c <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056d2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689a      	ldr	r2, [r3, #8]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0201 	bic.w	r2, r2, #1
 80056e2:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056f2:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f022 0210 	bic.w	r2, r2, #16
 8005710:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005716:	4618      	mov	r0, r3
 8005718:	f7fd f817 	bl	800274a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005728:	b29b      	uxth	r3, r3
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	b29b      	uxth	r3, r3
 800572e:	4619      	mov	r1, r3
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 f8b3 	bl	800589c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005736:	e094      	b.n	8005862 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005744:	b29b      	uxth	r3, r3
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005750:	b29b      	uxth	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 8087 	beq.w	8005866 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8005758:	897b      	ldrh	r3, [r7, #10]
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 8083 	beq.w	8005866 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800576e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	6812      	ldr	r2, [r2, #0]
 800577a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800577e:	f023 0301 	bic.w	r3, r3, #1
 8005782:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2220      	movs	r2, #32
 8005788:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0210 	bic.w	r2, r2, #16
 80057a6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057a8:	897b      	ldrh	r3, [r7, #10]
 80057aa:	4619      	mov	r1, r3
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f875 	bl	800589c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80057b2:	e058      	b.n	8005866 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00d      	beq.n	80057da <HAL_UART_IRQHandler+0x3ce>
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d008      	beq.n	80057da <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80057d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 f8d0 	bl	8005978 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80057d8:	e048      	b.n	800586c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d012      	beq.n	800580a <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d104      	bne.n	80057f8 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d008      	beq.n	800580a <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d034      	beq.n	800586a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	4798      	blx	r3
    }
    return;
 8005808:	e02f      	b.n	800586a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005810:	2b00      	cmp	r3, #0
 8005812:	d008      	beq.n	8005826 <HAL_UART_IRQHandler+0x41a>
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	d003      	beq.n	8005826 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f890 	bl	8005944 <UART_EndTransmit_IT>
    return;
 8005824:	e022      	b.n	800586c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d008      	beq.n	8005842 <HAL_UART_IRQHandler+0x436>
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f8b0 	bl	80059a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005840:	e014      	b.n	800586c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00f      	beq.n	800586c <HAL_UART_IRQHandler+0x460>
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	2b00      	cmp	r3, #0
 8005850:	da0c      	bge.n	800586c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f89a 	bl	800598c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005858:	e008      	b.n	800586c <HAL_UART_IRQHandler+0x460>
      return;
 800585a:	bf00      	nop
 800585c:	e006      	b.n	800586c <HAL_UART_IRQHandler+0x460>
    return;
 800585e:	bf00      	nop
 8005860:	e004      	b.n	800586c <HAL_UART_IRQHandler+0x460>
      return;
 8005862:	bf00      	nop
 8005864:	e002      	b.n	800586c <HAL_UART_IRQHandler+0x460>
      return;
 8005866:	bf00      	nop
 8005868:	e000      	b.n	800586c <HAL_UART_IRQHandler+0x460>
    return;
 800586a:	bf00      	nop
  }
}
 800586c:	3720      	adds	r7, #32
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop

08005874 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	460b      	mov	r3, r1
 80058a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058a8:	bf00      	nop
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80058ca:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	6812      	ldr	r2, [r2, #0]
 80058d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058da:	f023 0301 	bic.w	r3, r3, #1
 80058de:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d107      	bne.n	80058f8 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f022 0210 	bic.w	r2, r2, #16
 80058f6:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2220      	movs	r2, #32
 80058fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005924:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f7ff ffa6 	bl	8005888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800593c:	bf00      	nop
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800595a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7ff ff82 	bl	8005874 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005970:	bf00      	nop
 8005972:	3708      	adds	r7, #8
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b088      	sub	sp, #32
 80059b8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80059ba:	2300      	movs	r3, #0
 80059bc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80059be:	f107 0308 	add.w	r3, r7, #8
 80059c2:	2218      	movs	r2, #24
 80059c4:	2100      	movs	r1, #0
 80059c6:	4618      	mov	r0, r3
 80059c8:	f001 f97c 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 80059cc:	233f      	movs	r3, #63	; 0x3f
 80059ce:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 80059d0:	2381      	movs	r3, #129	; 0x81
 80059d2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80059d4:	1dfb      	adds	r3, r7, #7
 80059d6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80059d8:	2301      	movs	r3, #1
 80059da:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80059dc:	f107 0308 	add.w	r3, r7, #8
 80059e0:	2100      	movs	r1, #0
 80059e2:	4618      	mov	r0, r3
 80059e4:	f001 f832 	bl	8006a4c <hci_send_req>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	da01      	bge.n	80059f2 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 80059ee:	23ff      	movs	r3, #255	; 0xff
 80059f0:	e000      	b.n	80059f4 <aci_gap_set_non_discoverable+0x40>
  return status;
 80059f2:	79fb      	ldrb	r3, [r7, #7]
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3720      	adds	r7, #32
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 80059fc:	b5b0      	push	{r4, r5, r7, lr}
 80059fe:	b0ce      	sub	sp, #312	; 0x138
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	4605      	mov	r5, r0
 8005a04:	460c      	mov	r4, r1
 8005a06:	4610      	mov	r0, r2
 8005a08:	4619      	mov	r1, r3
 8005a0a:	1dfb      	adds	r3, r7, #7
 8005a0c:	462a      	mov	r2, r5
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	1d3b      	adds	r3, r7, #4
 8005a12:	4622      	mov	r2, r4
 8005a14:	801a      	strh	r2, [r3, #0]
 8005a16:	1cbb      	adds	r3, r7, #2
 8005a18:	4602      	mov	r2, r0
 8005a1a:	801a      	strh	r2, [r3, #0]
 8005a1c:	1dbb      	adds	r3, r7, #6
 8005a1e:	460a      	mov	r2, r1
 8005a20:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8005a22:	f107 0310 	add.w	r3, r7, #16
 8005a26:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8005a2a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8005a2e:	3308      	adds	r3, #8
 8005a30:	f107 0210 	add.w	r2, r7, #16
 8005a34:	4413      	add	r3, r2
 8005a36:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8005a3a:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8005a3e:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8005a42:	4413      	add	r3, r2
 8005a44:	3309      	adds	r3, #9
 8005a46:	f107 0210 	add.w	r2, r7, #16
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005a50:	f107 030f 	add.w	r3, r7, #15
 8005a54:	2200      	movs	r2, #0
 8005a56:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 8005a5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a62:	1dfa      	adds	r2, r7, #7
 8005a64:	7812      	ldrb	r2, [r2, #0]
 8005a66:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005a68:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8005a72:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a76:	1d3a      	adds	r2, r7, #4
 8005a78:	8812      	ldrh	r2, [r2, #0]
 8005a7a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8005a7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005a82:	3302      	adds	r3, #2
 8005a84:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8005a88:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005a8c:	1cba      	adds	r2, r7, #2
 8005a8e:	8812      	ldrh	r2, [r2, #0]
 8005a90:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8005a94:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005a98:	3302      	adds	r3, #2
 8005a9a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8005a9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005aa2:	1dba      	adds	r2, r7, #6
 8005aa4:	7812      	ldrb	r2, [r2, #0]
 8005aa6:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005aa8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005aac:	3301      	adds	r3, #1
 8005aae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8005ab2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005ab6:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005aba:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8005abc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8005ac6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005aca:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8005ace:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8005ad0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8005ada:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005ade:	3308      	adds	r3, #8
 8005ae0:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8005ae4:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f001 f8db 	bl	8006ca4 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8005aee:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8005af2:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8005af6:	4413      	add	r3, r2
 8005af8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8005afc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005b00:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005b04:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8005b06:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8005b10:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005b14:	3301      	adds	r3, #1
 8005b16:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005b1a:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f001 f8c0 	bl	8006ca4 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8005b24:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8005b28:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8005b2c:	4413      	add	r3, r2
 8005b2e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 8005b32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b36:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8005b3a:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8005b3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005b40:	3302      	adds	r3, #2
 8005b42:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 8005b46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b4a:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 8005b4e:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8005b50:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005b54:	3302      	adds	r3, #2
 8005b56:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005b5a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b5e:	2218      	movs	r2, #24
 8005b60:	2100      	movs	r1, #0
 8005b62:	4618      	mov	r0, r3
 8005b64:	f001 f8ae 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005b68:	233f      	movs	r3, #63	; 0x3f
 8005b6a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 8005b6e:	2383      	movs	r3, #131	; 0x83
 8005b70:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005b74:	f107 0310 	add.w	r3, r7, #16
 8005b78:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005b7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005b80:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005b84:	f107 030f 	add.w	r3, r7, #15
 8005b88:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005b92:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b96:	2100      	movs	r1, #0
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 ff57 	bl	8006a4c <hci_send_req>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	da01      	bge.n	8005ba8 <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 8005ba4:	23ff      	movs	r3, #255	; 0xff
 8005ba6:	e002      	b.n	8005bae <aci_gap_set_discoverable+0x1b2>
  return status;
 8005ba8:	f107 030f 	add.w	r3, r7, #15
 8005bac:	781b      	ldrb	r3, [r3, #0]
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bdb0      	pop	{r4, r5, r7, pc}

08005bb8 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b0cc      	sub	sp, #304	; 0x130
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	1dfb      	adds	r3, r7, #7
 8005bc2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8005bc4:	f107 0310 	add.w	r3, r7, #16
 8005bc8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005bcc:	f107 030f 	add.w	r3, r7, #15
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 8005bda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005bde:	1dfa      	adds	r2, r7, #7
 8005be0:	7812      	ldrb	r2, [r2, #0]
 8005be2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005be4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005be8:	3301      	adds	r3, #1
 8005bea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005bee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005bf2:	2218      	movs	r2, #24
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f001 f864 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005bfc:	233f      	movs	r3, #63	; 0x3f
 8005bfe:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 8005c02:	2385      	movs	r3, #133	; 0x85
 8005c04:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005c08:	f107 0310 	add.w	r3, r7, #16
 8005c0c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005c10:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005c14:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005c18:	f107 030f 	add.w	r3, r7, #15
 8005c1c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005c20:	2301      	movs	r3, #1
 8005c22:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005c26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f000 ff0d 	bl	8006a4c <hci_send_req>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	da01      	bge.n	8005c3c <aci_gap_set_io_capability+0x84>
    return BLE_STATUS_TIMEOUT;
 8005c38:	23ff      	movs	r3, #255	; 0xff
 8005c3a:	e002      	b.n	8005c42 <aci_gap_set_io_capability+0x8a>
  return status;
 8005c3c:	f107 030f 	add.w	r3, r7, #15
 8005c40:	781b      	ldrb	r3, [r3, #0]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8005c4c:	b5b0      	push	{r4, r5, r7, lr}
 8005c4e:	b0cc      	sub	sp, #304	; 0x130
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	4605      	mov	r5, r0
 8005c54:	460c      	mov	r4, r1
 8005c56:	4610      	mov	r0, r2
 8005c58:	4619      	mov	r1, r3
 8005c5a:	1dfb      	adds	r3, r7, #7
 8005c5c:	462a      	mov	r2, r5
 8005c5e:	701a      	strb	r2, [r3, #0]
 8005c60:	1dbb      	adds	r3, r7, #6
 8005c62:	4622      	mov	r2, r4
 8005c64:	701a      	strb	r2, [r3, #0]
 8005c66:	1d7b      	adds	r3, r7, #5
 8005c68:	4602      	mov	r2, r0
 8005c6a:	701a      	strb	r2, [r3, #0]
 8005c6c:	1d3b      	adds	r3, r7, #4
 8005c6e:	460a      	mov	r2, r1
 8005c70:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8005c72:	f107 0310 	add.w	r3, r7, #16
 8005c76:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005c7a:	f107 030f 	add.w	r3, r7, #15
 8005c7e:	2200      	movs	r2, #0
 8005c80:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005c82:	2300      	movs	r3, #0
 8005c84:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8005c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c8c:	1dfa      	adds	r2, r7, #7
 8005c8e:	7812      	ldrb	r2, [r2, #0]
 8005c90:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005c92:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005c96:	3301      	adds	r3, #1
 8005c98:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 8005c9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ca0:	1dba      	adds	r2, r7, #6
 8005ca2:	7812      	ldrb	r2, [r2, #0]
 8005ca4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005ca6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005caa:	3301      	adds	r3, #1
 8005cac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 8005cb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005cb4:	1d7a      	adds	r2, r7, #5
 8005cb6:	7812      	ldrb	r2, [r2, #0]
 8005cb8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005cba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8005cc4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005cc8:	1d3a      	adds	r2, r7, #4
 8005cca:	7812      	ldrb	r2, [r2, #0]
 8005ccc:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8005cce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8005cd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005cdc:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 8005ce0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005ce2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8005cec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005cf0:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 8005cf4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8005cf6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8005d00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d04:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005d08:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8005d0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d0e:	3301      	adds	r3, #1
 8005d10:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8005d14:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d18:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8005d1c:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8005d20:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d24:	3304      	adds	r3, #4
 8005d26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8005d2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d2e:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8005d32:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8005d34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d38:	3301      	adds	r3, #1
 8005d3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005d3e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d42:	2218      	movs	r2, #24
 8005d44:	2100      	movs	r1, #0
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 ffbc 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005d4c:	233f      	movs	r3, #63	; 0x3f
 8005d4e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 8005d52:	2386      	movs	r3, #134	; 0x86
 8005d54:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005d58:	f107 0310 	add.w	r3, r7, #16
 8005d5c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005d60:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d64:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005d68:	f107 030f 	add.w	r3, r7, #15
 8005d6c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005d70:	2301      	movs	r3, #1
 8005d72:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005d76:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f000 fe65 	bl	8006a4c <hci_send_req>
 8005d82:	4603      	mov	r3, r0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	da01      	bge.n	8005d8c <aci_gap_set_authentication_requirement+0x140>
    return BLE_STATUS_TIMEOUT;
 8005d88:	23ff      	movs	r3, #255	; 0xff
 8005d8a:	e002      	b.n	8005d92 <aci_gap_set_authentication_requirement+0x146>
  return status;
 8005d8c:	f107 030f 	add.w	r3, r7, #15
 8005d90:	781b      	ldrb	r3, [r3, #0]
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bdb0      	pop	{r4, r5, r7, pc}

08005d9c <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8005d9c:	b590      	push	{r4, r7, lr}
 8005d9e:	b0cd      	sub	sp, #308	; 0x134
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	4604      	mov	r4, r0
 8005da4:	4608      	mov	r0, r1
 8005da6:	4611      	mov	r1, r2
 8005da8:	463a      	mov	r2, r7
 8005daa:	6013      	str	r3, [r2, #0]
 8005dac:	1dfb      	adds	r3, r7, #7
 8005dae:	4622      	mov	r2, r4
 8005db0:	701a      	strb	r2, [r3, #0]
 8005db2:	1dbb      	adds	r3, r7, #6
 8005db4:	4602      	mov	r2, r0
 8005db6:	701a      	strb	r2, [r3, #0]
 8005db8:	1d7b      	adds	r3, r7, #5
 8005dba:	460a      	mov	r2, r1
 8005dbc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8005dbe:	f107 0310 	add.w	r3, r7, #16
 8005dc2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8005dc6:	f107 0308 	add.w	r3, r7, #8
 8005dca:	2207      	movs	r2, #7
 8005dcc:	2100      	movs	r1, #0
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 ff78 	bl	8006cc4 <Osal_MemSet>
  int index_input = 0;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 8005dda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005dde:	1dfa      	adds	r2, r7, #7
 8005de0:	7812      	ldrb	r2, [r2, #0]
 8005de2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005de4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005de8:	3301      	adds	r3, #1
 8005dea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 8005dee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005df2:	1dba      	adds	r2, r7, #6
 8005df4:	7812      	ldrb	r2, [r2, #0]
 8005df6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8005df8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005dfc:	3301      	adds	r3, #1
 8005dfe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 8005e02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e06:	1d7a      	adds	r2, r7, #5
 8005e08:	7812      	ldrb	r2, [r2, #0]
 8005e0a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005e0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e10:	3301      	adds	r3, #1
 8005e12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005e16:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005e1a:	2218      	movs	r2, #24
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f000 ff50 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005e24:	233f      	movs	r3, #63	; 0x3f
 8005e26:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 8005e2a:	238a      	movs	r3, #138	; 0x8a
 8005e2c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005e30:	f107 0310 	add.w	r3, r7, #16
 8005e34:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005e38:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e3c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8005e40:	f107 0308 	add.w	r3, r7, #8
 8005e44:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8005e48:	2307      	movs	r3, #7
 8005e4a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005e4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005e52:	2100      	movs	r1, #0
 8005e54:	4618      	mov	r0, r3
 8005e56:	f000 fdf9 	bl	8006a4c <hci_send_req>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	da01      	bge.n	8005e64 <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 8005e60:	23ff      	movs	r3, #255	; 0xff
 8005e62:	e021      	b.n	8005ea8 <aci_gap_init+0x10c>
  if ( resp.Status )
 8005e64:	f107 0308 	add.w	r3, r7, #8
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <aci_gap_init+0xda>
    return resp.Status;
 8005e6e:	f107 0308 	add.w	r3, r7, #8
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	e018      	b.n	8005ea8 <aci_gap_init+0x10c>
  *Service_Handle = resp.Service_Handle;
 8005e76:	f107 0308 	add.w	r3, r7, #8
 8005e7a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	463b      	mov	r3, r7
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8005e86:	f107 0308 	add.w	r3, r7, #8
 8005e8a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8005e94:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8005e96:	f107 0308 	add.w	r3, r7, #8
 8005e9a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8005e9e:	b29a      	uxth	r2, r3
 8005ea0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8005ea4:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd90      	pop	{r4, r7, pc}

08005eb2 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b0cc      	sub	sp, #304	; 0x130
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	4602      	mov	r2, r0
 8005eba:	463b      	mov	r3, r7
 8005ebc:	6019      	str	r1, [r3, #0]
 8005ebe:	1dfb      	adds	r3, r7, #7
 8005ec0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8005ec2:	f107 0310 	add.w	r3, r7, #16
 8005ec6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005eca:	f107 030f 	add.w	r3, r7, #15
 8005ece:	2200      	movs	r2, #0
 8005ed0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 8005ed8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005edc:	1dfa      	adds	r2, r7, #7
 8005ede:	7812      	ldrb	r2, [r2, #0]
 8005ee0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005ee2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8005eec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ef0:	1c58      	adds	r0, r3, #1
 8005ef2:	1dfb      	adds	r3, r7, #7
 8005ef4:	781a      	ldrb	r2, [r3, #0]
 8005ef6:	463b      	mov	r3, r7
 8005ef8:	6819      	ldr	r1, [r3, #0]
 8005efa:	f000 fed3 	bl	8006ca4 <Osal_MemCpy>
  index_input += AdvDataLen;
 8005efe:	1dfb      	adds	r3, r7, #7
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8005f06:	4413      	add	r3, r2
 8005f08:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005f0c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f10:	2218      	movs	r2, #24
 8005f12:	2100      	movs	r1, #0
 8005f14:	4618      	mov	r0, r3
 8005f16:	f000 fed5 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005f1a:	233f      	movs	r3, #63	; 0x3f
 8005f1c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 8005f20:	238e      	movs	r3, #142	; 0x8e
 8005f22:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005f26:	f107 0310 	add.w	r3, r7, #16
 8005f2a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005f2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005f32:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005f36:	f107 030f 	add.w	r3, r7, #15
 8005f3a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005f44:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f48:	2100      	movs	r1, #0
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 fd7e 	bl	8006a4c <hci_send_req>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	da01      	bge.n	8005f5a <aci_gap_update_adv_data+0xa8>
    return BLE_STATUS_TIMEOUT;
 8005f56:	23ff      	movs	r3, #255	; 0xff
 8005f58:	e002      	b.n	8005f60 <aci_gap_update_adv_data+0xae>
  return status;
 8005f5a:	f107 030f 	add.w	r3, r7, #15
 8005f5e:	781b      	ldrb	r3, [r3, #0]
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}

08005f6a <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 8005f6a:	b580      	push	{r7, lr}
 8005f6c:	b088      	sub	sp, #32
 8005f6e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005f70:	2300      	movs	r3, #0
 8005f72:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005f74:	f107 0308 	add.w	r3, r7, #8
 8005f78:	2218      	movs	r2, #24
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f000 fea1 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005f82:	233f      	movs	r3, #63	; 0x3f
 8005f84:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8005f86:	2392      	movs	r3, #146	; 0x92
 8005f88:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005f8a:	1dfb      	adds	r3, r7, #7
 8005f8c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8005f92:	f107 0308 	add.w	r3, r7, #8
 8005f96:	2100      	movs	r1, #0
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 fd57 	bl	8006a4c <hci_send_req>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	da01      	bge.n	8005fa8 <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 8005fa4:	23ff      	movs	r3, #255	; 0xff
 8005fa6:	e000      	b.n	8005faa <aci_gap_configure_whitelist+0x40>
  return status;
 8005fa8:	79fb      	ldrb	r3, [r7, #7]
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3720      	adds	r7, #32
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b0cc      	sub	sp, #304	; 0x130
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	4602      	mov	r2, r0
 8005fba:	1dbb      	adds	r3, r7, #6
 8005fbc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 8005fbe:	f107 0310 	add.w	r3, r7, #16
 8005fc2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005fc6:	f107 030f 	add.w	r3, r7, #15
 8005fca:	2200      	movs	r2, #0
 8005fcc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8005fd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fd8:	1dba      	adds	r2, r7, #6
 8005fda:	8812      	ldrh	r2, [r2, #0]
 8005fdc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005fde:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005fe2:	3302      	adds	r3, #2
 8005fe4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8005fe8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005fec:	2218      	movs	r2, #24
 8005fee:	2100      	movs	r1, #0
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f000 fe67 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8005ff6:	233f      	movs	r3, #63	; 0x3f
 8005ff8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x095;
 8005ffc:	2395      	movs	r3, #149	; 0x95
 8005ffe:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006002:	f107 0310 	add.w	r3, r7, #16
 8006006:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800600a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800600e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006012:	f107 030f 	add.w	r3, r7, #15
 8006016:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800601a:	2301      	movs	r3, #1
 800601c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006020:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006024:	2100      	movs	r1, #0
 8006026:	4618      	mov	r0, r3
 8006028:	f000 fd10 	bl	8006a4c <hci_send_req>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	da01      	bge.n	8006036 <aci_gap_allow_rebond+0x84>
    return BLE_STATUS_TIMEOUT;
 8006032:	23ff      	movs	r3, #255	; 0xff
 8006034:	e002      	b.n	800603c <aci_gap_allow_rebond+0x8a>
  return status;
 8006036:	f107 030f 	add.w	r3, r7, #15
 800603a:	781b      	ldrb	r3, [r3, #0]
}
 800603c:	4618      	mov	r0, r3
 800603e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b0cc      	sub	sp, #304	; 0x130
 800604a:	af00      	add	r7, sp, #0
 800604c:	4602      	mov	r2, r0
 800604e:	1dbb      	adds	r3, r7, #6
 8006050:	801a      	strh	r2, [r3, #0]
 8006052:	1d7b      	adds	r3, r7, #5
 8006054:	460a      	mov	r2, r1
 8006056:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8006058:	f107 0310 	add.w	r3, r7, #16
 800605c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006060:	f107 030f 	add.w	r3, r7, #15
 8006064:	2200      	movs	r2, #0
 8006066:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006068:	2300      	movs	r3, #0
 800606a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800606e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006072:	1dba      	adds	r2, r7, #6
 8006074:	8812      	ldrh	r2, [r2, #0]
 8006076:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006078:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800607c:	3302      	adds	r3, #2
 800607e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8006082:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006086:	1d7a      	adds	r2, r7, #5
 8006088:	7812      	ldrb	r2, [r2, #0]
 800608a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800608c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006090:	3301      	adds	r3, #1
 8006092:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006096:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800609a:	2218      	movs	r2, #24
 800609c:	2100      	movs	r1, #0
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fe10 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 80060a4:	233f      	movs	r3, #63	; 0x3f
 80060a6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 80060aa:	23a5      	movs	r3, #165	; 0xa5
 80060ac:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80060b0:	f107 0310 	add.w	r3, r7, #16
 80060b4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80060b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80060bc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80060c0:	f107 030f 	add.w	r3, r7, #15
 80060c4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80060c8:	2301      	movs	r3, #1
 80060ca:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80060ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80060d2:	2100      	movs	r1, #0
 80060d4:	4618      	mov	r0, r3
 80060d6:	f000 fcb9 	bl	8006a4c <hci_send_req>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	da01      	bge.n	80060e4 <aci_gap_numeric_comparison_value_confirm_yesno+0x9e>
    return BLE_STATUS_TIMEOUT;
 80060e0:	23ff      	movs	r3, #255	; 0xff
 80060e2:	e002      	b.n	80060ea <aci_gap_numeric_comparison_value_confirm_yesno+0xa4>
  return status;
 80060e4:	f107 030f 	add.w	r3, r7, #15
 80060e8:	781b      	ldrb	r3, [r3, #0]
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b088      	sub	sp, #32
 80060f8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80060fa:	2300      	movs	r3, #0
 80060fc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80060fe:	f107 0308 	add.w	r3, r7, #8
 8006102:	2218      	movs	r2, #24
 8006104:	2100      	movs	r1, #0
 8006106:	4618      	mov	r0, r3
 8006108:	f000 fddc 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800610c:	233f      	movs	r3, #63	; 0x3f
 800610e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8006110:	f240 1301 	movw	r3, #257	; 0x101
 8006114:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006116:	1dfb      	adds	r3, r7, #7
 8006118:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800611a:	2301      	movs	r3, #1
 800611c:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800611e:	f107 0308 	add.w	r3, r7, #8
 8006122:	2100      	movs	r1, #0
 8006124:	4618      	mov	r0, r3
 8006126:	f000 fc91 	bl	8006a4c <hci_send_req>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	da01      	bge.n	8006134 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8006130:	23ff      	movs	r3, #255	; 0xff
 8006132:	e000      	b.n	8006136 <aci_gatt_init+0x42>
  return status;
 8006134:	79fb      	ldrb	r3, [r7, #7]
}
 8006136:	4618      	mov	r0, r3
 8006138:	3720      	adds	r7, #32
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}

0800613e <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800613e:	b590      	push	{r4, r7, lr}
 8006140:	b0cf      	sub	sp, #316	; 0x13c
 8006142:	af00      	add	r7, sp, #0
 8006144:	4604      	mov	r4, r0
 8006146:	4638      	mov	r0, r7
 8006148:	6001      	str	r1, [r0, #0]
 800614a:	4610      	mov	r0, r2
 800614c:	4619      	mov	r1, r3
 800614e:	1dfb      	adds	r3, r7, #7
 8006150:	4622      	mov	r2, r4
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	1dbb      	adds	r3, r7, #6
 8006156:	4602      	mov	r2, r0
 8006158:	701a      	strb	r2, [r3, #0]
 800615a:	1d7b      	adds	r3, r7, #5
 800615c:	460a      	mov	r2, r1
 800615e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8006160:	f107 0310 	add.w	r3, r7, #16
 8006164:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8006168:	1dfb      	adds	r3, r7, #7
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d007      	beq.n	8006180 <aci_gatt_add_service+0x42>
 8006170:	1dfb      	adds	r3, r7, #7
 8006172:	781b      	ldrb	r3, [r3, #0]
 8006174:	2b02      	cmp	r3, #2
 8006176:	d101      	bne.n	800617c <aci_gatt_add_service+0x3e>
 8006178:	2311      	movs	r3, #17
 800617a:	e002      	b.n	8006182 <aci_gatt_add_service+0x44>
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <aci_gatt_add_service+0x44>
 8006180:	2303      	movs	r3, #3
 8006182:	f107 0210 	add.w	r2, r7, #16
 8006186:	4413      	add	r3, r2
 8006188:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800618c:	f107 030c 	add.w	r3, r7, #12
 8006190:	2203      	movs	r2, #3
 8006192:	2100      	movs	r1, #0
 8006194:	4618      	mov	r0, r3
 8006196:	f000 fd95 	bl	8006cc4 <Osal_MemSet>
  int index_input = 0;
 800619a:	2300      	movs	r3, #0
 800619c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80061a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80061a4:	1dfa      	adds	r2, r7, #7
 80061a6:	7812      	ldrb	r2, [r2, #0]
 80061a8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80061aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80061ae:	3301      	adds	r3, #1
 80061b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 80061b4:	1dfb      	adds	r3, r7, #7
 80061b6:	781b      	ldrb	r3, [r3, #0]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d002      	beq.n	80061c2 <aci_gatt_add_service+0x84>
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d004      	beq.n	80061ca <aci_gatt_add_service+0x8c>
 80061c0:	e007      	b.n	80061d2 <aci_gatt_add_service+0x94>
    {
      case 1: size = 2; break;
 80061c2:	2302      	movs	r3, #2
 80061c4:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 80061c8:	e005      	b.n	80061d6 <aci_gatt_add_service+0x98>
      case 2: size = 16; break;
 80061ca:	2310      	movs	r3, #16
 80061cc:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 80061d0:	e001      	b.n	80061d6 <aci_gatt_add_service+0x98>
      default: return BLE_STATUS_ERROR;
 80061d2:	2347      	movs	r3, #71	; 0x47
 80061d4:	e05d      	b.n	8006292 <aci_gatt_add_service+0x154>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80061d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80061da:	1c58      	adds	r0, r3, #1
 80061dc:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 80061e0:	463b      	mov	r3, r7
 80061e2:	6819      	ldr	r1, [r3, #0]
 80061e4:	f000 fd5e 	bl	8006ca4 <Osal_MemCpy>
    index_input += size;
 80061e8:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80061ec:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80061f0:	4413      	add	r3, r2
 80061f2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 80061f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061fa:	1dba      	adds	r2, r7, #6
 80061fc:	7812      	ldrb	r2, [r2, #0]
 80061fe:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8006200:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006204:	3301      	adds	r3, #1
 8006206:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800620a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800620e:	1d7a      	adds	r2, r7, #5
 8006210:	7812      	ldrb	r2, [r2, #0]
 8006212:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8006214:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006218:	3301      	adds	r3, #1
 800621a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800621e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006222:	2218      	movs	r2, #24
 8006224:	2100      	movs	r1, #0
 8006226:	4618      	mov	r0, r3
 8006228:	f000 fd4c 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800622c:	233f      	movs	r3, #63	; 0x3f
 800622e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 8006232:	f44f 7381 	mov.w	r3, #258	; 0x102
 8006236:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800623a:	f107 0310 	add.w	r3, r7, #16
 800623e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006242:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006246:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800624a:	f107 030c 	add.w	r3, r7, #12
 800624e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8006252:	2303      	movs	r3, #3
 8006254:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006258:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800625c:	2100      	movs	r1, #0
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fbf4 	bl	8006a4c <hci_send_req>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	da01      	bge.n	800626e <aci_gatt_add_service+0x130>
    return BLE_STATUS_TIMEOUT;
 800626a:	23ff      	movs	r3, #255	; 0xff
 800626c:	e011      	b.n	8006292 <aci_gatt_add_service+0x154>
  if ( resp.Status )
 800626e:	f107 030c 	add.w	r3, r7, #12
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <aci_gatt_add_service+0x142>
    return resp.Status;
 8006278:	f107 030c 	add.w	r3, r7, #12
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	e008      	b.n	8006292 <aci_gatt_add_service+0x154>
  *Service_Handle = resp.Service_Handle;
 8006280:	f107 030c 	add.w	r3, r7, #12
 8006284:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006288:	b29a      	uxth	r2, r3
 800628a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800628e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8006298:	46bd      	mov	sp, r7
 800629a:	bd90      	pop	{r4, r7, pc}

0800629c <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800629c:	b590      	push	{r4, r7, lr}
 800629e:	b0d1      	sub	sp, #324	; 0x144
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	4604      	mov	r4, r0
 80062a4:	4608      	mov	r0, r1
 80062a6:	f107 0108 	add.w	r1, r7, #8
 80062aa:	600a      	str	r2, [r1, #0]
 80062ac:	4619      	mov	r1, r3
 80062ae:	f107 030e 	add.w	r3, r7, #14
 80062b2:	4622      	mov	r2, r4
 80062b4:	801a      	strh	r2, [r3, #0]
 80062b6:	f107 030d 	add.w	r3, r7, #13
 80062ba:	4602      	mov	r2, r0
 80062bc:	701a      	strb	r2, [r3, #0]
 80062be:	1dbb      	adds	r3, r7, #6
 80062c0:	460a      	mov	r2, r1
 80062c2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 80062c4:	f107 0318 	add.w	r3, r7, #24
 80062c8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80062cc:	f107 030d 	add.w	r3, r7, #13
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d008      	beq.n	80062e8 <aci_gatt_add_char+0x4c>
 80062d6:	f107 030d 	add.w	r3, r7, #13
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d101      	bne.n	80062e4 <aci_gatt_add_char+0x48>
 80062e0:	2313      	movs	r3, #19
 80062e2:	e002      	b.n	80062ea <aci_gatt_add_char+0x4e>
 80062e4:	2303      	movs	r3, #3
 80062e6:	e000      	b.n	80062ea <aci_gatt_add_char+0x4e>
 80062e8:	2305      	movs	r3, #5
 80062ea:	f107 0218 	add.w	r2, r7, #24
 80062ee:	4413      	add	r3, r2
 80062f0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80062f4:	f107 0314 	add.w	r3, r7, #20
 80062f8:	2203      	movs	r2, #3
 80062fa:	2100      	movs	r1, #0
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fce1 	bl	8006cc4 <Osal_MemSet>
  int index_input = 0;
 8006302:	2300      	movs	r3, #0
 8006304:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 8006308:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800630c:	f107 020e 	add.w	r2, r7, #14
 8006310:	8812      	ldrh	r2, [r2, #0]
 8006312:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006314:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006318:	3302      	adds	r3, #2
 800631a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800631e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8006322:	f107 020d 	add.w	r2, r7, #13
 8006326:	7812      	ldrb	r2, [r2, #0]
 8006328:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800632a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800632e:	3301      	adds	r3, #1
 8006330:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8006334:	f107 030d 	add.w	r3, r7, #13
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d002      	beq.n	8006344 <aci_gatt_add_char+0xa8>
 800633e:	2b02      	cmp	r3, #2
 8006340:	d004      	beq.n	800634c <aci_gatt_add_char+0xb0>
 8006342:	e007      	b.n	8006354 <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
 8006344:	2302      	movs	r3, #2
 8006346:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800634a:	e005      	b.n	8006358 <aci_gatt_add_char+0xbc>
      case 2: size = 16; break;
 800634c:	2310      	movs	r3, #16
 800634e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8006352:	e001      	b.n	8006358 <aci_gatt_add_char+0xbc>
      default: return BLE_STATUS_ERROR;
 8006354:	2347      	movs	r3, #71	; 0x47
 8006356:	e086      	b.n	8006466 <aci_gatt_add_char+0x1ca>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8006358:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800635c:	1cd8      	adds	r0, r3, #3
 800635e:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 8006362:	f107 0308 	add.w	r3, r7, #8
 8006366:	6819      	ldr	r1, [r3, #0]
 8006368:	f000 fc9c 	bl	8006ca4 <Osal_MemCpy>
    index_input += size;
 800636c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8006370:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8006374:	4413      	add	r3, r2
 8006376:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800637a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800637e:	1dba      	adds	r2, r7, #6
 8006380:	8812      	ldrh	r2, [r2, #0]
 8006382:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8006384:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8006388:	3302      	adds	r3, #2
 800638a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800638e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006392:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8006396:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8006398:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800639c:	3301      	adds	r3, #1
 800639e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 80063a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80063a6:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 80063aa:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 80063ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063b0:	3301      	adds	r3, #1
 80063b2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 80063b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80063ba:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 80063be:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 80063c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063c4:	3301      	adds	r3, #1
 80063c6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 80063ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80063ce:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 80063d2:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 80063d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063d8:	3301      	adds	r3, #1
 80063da:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 80063de:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80063e2:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 80063e6:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 80063e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80063ec:	3301      	adds	r3, #1
 80063ee:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80063f2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80063f6:	2218      	movs	r2, #24
 80063f8:	2100      	movs	r1, #0
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 fc62 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006400:	233f      	movs	r3, #63	; 0x3f
 8006402:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 8006406:	f44f 7382 	mov.w	r3, #260	; 0x104
 800640a:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800640e:	f107 0318 	add.w	r3, r7, #24
 8006412:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8006416:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800641a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800641e:	f107 0314 	add.w	r3, r7, #20
 8006422:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8006426:	2303      	movs	r3, #3
 8006428:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800642c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006430:	2100      	movs	r1, #0
 8006432:	4618      	mov	r0, r3
 8006434:	f000 fb0a 	bl	8006a4c <hci_send_req>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	da01      	bge.n	8006442 <aci_gatt_add_char+0x1a6>
    return BLE_STATUS_TIMEOUT;
 800643e:	23ff      	movs	r3, #255	; 0xff
 8006440:	e011      	b.n	8006466 <aci_gatt_add_char+0x1ca>
  if ( resp.Status )
 8006442:	f107 0314 	add.w	r3, r7, #20
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d003      	beq.n	8006454 <aci_gatt_add_char+0x1b8>
    return resp.Status;
 800644c:	f107 0314 	add.w	r3, r7, #20
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	e008      	b.n	8006466 <aci_gatt_add_char+0x1ca>
  *Char_Handle = resp.Char_Handle;
 8006454:	f107 0314 	add.w	r3, r7, #20
 8006458:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800645c:	b29a      	uxth	r2, r3
 800645e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006462:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800646c:	46bd      	mov	sp, r7
 800646e:	bd90      	pop	{r4, r7, pc}

08006470 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8006470:	b5b0      	push	{r4, r5, r7, lr}
 8006472:	b0cc      	sub	sp, #304	; 0x130
 8006474:	af00      	add	r7, sp, #0
 8006476:	4605      	mov	r5, r0
 8006478:	460c      	mov	r4, r1
 800647a:	4610      	mov	r0, r2
 800647c:	4619      	mov	r1, r3
 800647e:	1dbb      	adds	r3, r7, #6
 8006480:	462a      	mov	r2, r5
 8006482:	801a      	strh	r2, [r3, #0]
 8006484:	1d3b      	adds	r3, r7, #4
 8006486:	4622      	mov	r2, r4
 8006488:	801a      	strh	r2, [r3, #0]
 800648a:	1cfb      	adds	r3, r7, #3
 800648c:	4602      	mov	r2, r0
 800648e:	701a      	strb	r2, [r3, #0]
 8006490:	1cbb      	adds	r3, r7, #2
 8006492:	460a      	mov	r2, r1
 8006494:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8006496:	f107 0310 	add.w	r3, r7, #16
 800649a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800649e:	f107 030f 	add.w	r3, r7, #15
 80064a2:	2200      	movs	r2, #0
 80064a4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80064a6:	2300      	movs	r3, #0
 80064a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 80064ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80064b0:	1dba      	adds	r2, r7, #6
 80064b2:	8812      	ldrh	r2, [r2, #0]
 80064b4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80064b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80064ba:	3302      	adds	r3, #2
 80064bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 80064c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80064c4:	1d3a      	adds	r2, r7, #4
 80064c6:	8812      	ldrh	r2, [r2, #0]
 80064c8:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80064ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80064ce:	3302      	adds	r3, #2
 80064d0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 80064d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80064d8:	1cfa      	adds	r2, r7, #3
 80064da:	7812      	ldrb	r2, [r2, #0]
 80064dc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80064de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80064e2:	3301      	adds	r3, #1
 80064e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 80064e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80064ec:	1cba      	adds	r2, r7, #2
 80064ee:	7812      	ldrb	r2, [r2, #0]
 80064f0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80064f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80064f6:	3301      	adds	r3, #1
 80064f8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 80064fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006500:	1d98      	adds	r0, r3, #6
 8006502:	1cbb      	adds	r3, r7, #2
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	461a      	mov	r2, r3
 8006508:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800650c:	f000 fbca 	bl	8006ca4 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8006510:	1cbb      	adds	r3, r7, #2
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8006518:	4413      	add	r3, r2
 800651a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800651e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006522:	2218      	movs	r2, #24
 8006524:	2100      	movs	r1, #0
 8006526:	4618      	mov	r0, r3
 8006528:	f000 fbcc 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800652c:	233f      	movs	r3, #63	; 0x3f
 800652e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 8006532:	f44f 7383 	mov.w	r3, #262	; 0x106
 8006536:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800653a:	f107 0310 	add.w	r3, r7, #16
 800653e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006542:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006546:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800654a:	f107 030f 	add.w	r3, r7, #15
 800654e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006552:	2301      	movs	r3, #1
 8006554:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006558:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800655c:	2100      	movs	r1, #0
 800655e:	4618      	mov	r0, r3
 8006560:	f000 fa74 	bl	8006a4c <hci_send_req>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	da01      	bge.n	800656e <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 800656a:	23ff      	movs	r3, #255	; 0xff
 800656c:	e002      	b.n	8006574 <aci_gatt_update_char_value+0x104>
  return status;
 800656e:	f107 030f 	add.w	r3, r7, #15
 8006572:	781b      	ldrb	r3, [r3, #0]
}
 8006574:	4618      	mov	r0, r3
 8006576:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800657a:	46bd      	mov	sp, r7
 800657c:	bdb0      	pop	{r4, r5, r7, pc}

0800657e <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b0cc      	sub	sp, #304	; 0x130
 8006582:	af00      	add	r7, sp, #0
 8006584:	463b      	mov	r3, r7
 8006586:	601a      	str	r2, [r3, #0]
 8006588:	1dfb      	adds	r3, r7, #7
 800658a:	4602      	mov	r2, r0
 800658c:	701a      	strb	r2, [r3, #0]
 800658e:	1dbb      	adds	r3, r7, #6
 8006590:	460a      	mov	r2, r1
 8006592:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8006594:	f107 0310 	add.w	r3, r7, #16
 8006598:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800659c:	f107 030f 	add.w	r3, r7, #15
 80065a0:	2200      	movs	r2, #0
 80065a2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80065a4:	2300      	movs	r3, #0
 80065a6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 80065aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065ae:	1dfa      	adds	r2, r7, #7
 80065b0:	7812      	ldrb	r2, [r2, #0]
 80065b2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80065b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80065b8:	3301      	adds	r3, #1
 80065ba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 80065be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065c2:	1dba      	adds	r2, r7, #6
 80065c4:	7812      	ldrb	r2, [r2, #0]
 80065c6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80065c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80065cc:	3301      	adds	r3, #1
 80065ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 80065d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065d6:	1c98      	adds	r0, r3, #2
 80065d8:	1dbb      	adds	r3, r7, #6
 80065da:	781a      	ldrb	r2, [r3, #0]
 80065dc:	463b      	mov	r3, r7
 80065de:	6819      	ldr	r1, [r3, #0]
 80065e0:	f000 fb60 	bl	8006ca4 <Osal_MemCpy>
  index_input += Length;
 80065e4:	1dbb      	adds	r3, r7, #6
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80065ec:	4413      	add	r3, r2
 80065ee:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80065f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80065f6:	2218      	movs	r2, #24
 80065f8:	2100      	movs	r1, #0
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 fb62 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006600:	233f      	movs	r3, #63	; 0x3f
 8006602:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 8006606:	230c      	movs	r3, #12
 8006608:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800660c:	f107 0310 	add.w	r3, r7, #16
 8006610:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006614:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006618:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800661c:	f107 030f 	add.w	r3, r7, #15
 8006620:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006624:	2301      	movs	r3, #1
 8006626:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800662a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800662e:	2100      	movs	r1, #0
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fa0b 	bl	8006a4c <hci_send_req>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	da01      	bge.n	8006640 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 800663c:	23ff      	movs	r3, #255	; 0xff
 800663e:	e002      	b.n	8006646 <aci_hal_write_config_data+0xc8>
  return status;
 8006640:	f107 030f 	add.w	r3, r7, #15
 8006644:	781b      	ldrb	r3, [r3, #0]
}
 8006646:	4618      	mov	r0, r3
 8006648:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b0cc      	sub	sp, #304	; 0x130
 8006654:	af00      	add	r7, sp, #0
 8006656:	4602      	mov	r2, r0
 8006658:	1dfb      	adds	r3, r7, #7
 800665a:	701a      	strb	r2, [r3, #0]
 800665c:	1dbb      	adds	r3, r7, #6
 800665e:	460a      	mov	r2, r1
 8006660:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8006662:	f107 0310 	add.w	r3, r7, #16
 8006666:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800666a:	f107 030f 	add.w	r3, r7, #15
 800666e:	2200      	movs	r2, #0
 8006670:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8006672:	2300      	movs	r3, #0
 8006674:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 8006678:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800667c:	1dfa      	adds	r2, r7, #7
 800667e:	7812      	ldrb	r2, [r2, #0]
 8006680:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006682:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006686:	3301      	adds	r3, #1
 8006688:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 800668c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006690:	1dba      	adds	r2, r7, #6
 8006692:	7812      	ldrb	r2, [r2, #0]
 8006694:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006696:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800669a:	3301      	adds	r3, #1
 800669c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80066a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80066a4:	2218      	movs	r2, #24
 80066a6:	2100      	movs	r1, #0
 80066a8:	4618      	mov	r0, r3
 80066aa:	f000 fb0b 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 80066ae:	233f      	movs	r3, #63	; 0x3f
 80066b0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 80066b4:	230f      	movs	r3, #15
 80066b6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80066ba:	f107 0310 	add.w	r3, r7, #16
 80066be:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80066c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80066c6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80066ca:	f107 030f 	add.w	r3, r7, #15
 80066ce:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80066d2:	2301      	movs	r3, #1
 80066d4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80066d8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80066dc:	2100      	movs	r1, #0
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 f9b4 	bl	8006a4c <hci_send_req>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	da01      	bge.n	80066ee <aci_hal_set_tx_power_level+0x9e>
    return BLE_STATUS_TIMEOUT;
 80066ea:	23ff      	movs	r3, #255	; 0xff
 80066ec:	e002      	b.n	80066f4 <aci_hal_set_tx_power_level+0xa4>
  return status;
 80066ee:	f107 030f 	add.w	r3, r7, #15
 80066f2:	781b      	ldrb	r3, [r3, #0]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}

080066fe <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 80066fe:	b580      	push	{r7, lr}
 8006700:	b0cc      	sub	sp, #304	; 0x130
 8006702:	af00      	add	r7, sp, #0
 8006704:	4602      	mov	r2, r0
 8006706:	1dbb      	adds	r3, r7, #6
 8006708:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800670a:	f107 0310 	add.w	r3, r7, #16
 800670e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006712:	f107 030f 	add.w	r3, r7, #15
 8006716:	2200      	movs	r2, #0
 8006718:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800671a:	2300      	movs	r3, #0
 800671c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8006720:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006724:	1dba      	adds	r2, r7, #6
 8006726:	8812      	ldrh	r2, [r2, #0]
 8006728:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800672a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800672e:	3302      	adds	r3, #2
 8006730:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006734:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006738:	2218      	movs	r2, #24
 800673a:	2100      	movs	r1, #0
 800673c:	4618      	mov	r0, r3
 800673e:	f000 fac1 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x3f;
 8006742:	233f      	movs	r3, #63	; 0x3f
 8006744:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 8006748:	2318      	movs	r3, #24
 800674a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800674e:	f107 0310 	add.w	r3, r7, #16
 8006752:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006756:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800675a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800675e:	f107 030f 	add.w	r3, r7, #15
 8006762:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006766:	2301      	movs	r3, #1
 8006768:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800676c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006770:	2100      	movs	r1, #0
 8006772:	4618      	mov	r0, r3
 8006774:	f000 f96a 	bl	8006a4c <hci_send_req>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	da01      	bge.n	8006782 <aci_hal_set_radio_activity_mask+0x84>
    return BLE_STATUS_TIMEOUT;
 800677e:	23ff      	movs	r3, #255	; 0xff
 8006780:	e002      	b.n	8006788 <aci_hal_set_radio_activity_mask+0x8a>
  return status;
 8006782:	f107 030f 	add.w	r3, r7, #15
 8006786:	781b      	ldrb	r3, [r3, #0]
}
 8006788:	4618      	mov	r0, r3
 800678a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8006792:	b580      	push	{r7, lr}
 8006794:	b088      	sub	sp, #32
 8006796:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8006798:	2300      	movs	r3, #0
 800679a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800679c:	f107 0308 	add.w	r3, r7, #8
 80067a0:	2218      	movs	r2, #24
 80067a2:	2100      	movs	r1, #0
 80067a4:	4618      	mov	r0, r3
 80067a6:	f000 fa8d 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x03;
 80067aa:	2303      	movs	r3, #3
 80067ac:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 80067ae:	2303      	movs	r3, #3
 80067b0:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80067b2:	1dfb      	adds	r3, r7, #7
 80067b4:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80067b6:	2301      	movs	r3, #1
 80067b8:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80067ba:	f107 0308 	add.w	r3, r7, #8
 80067be:	2100      	movs	r1, #0
 80067c0:	4618      	mov	r0, r3
 80067c2:	f000 f943 	bl	8006a4c <hci_send_req>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	da01      	bge.n	80067d0 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 80067cc:	23ff      	movs	r3, #255	; 0xff
 80067ce:	e000      	b.n	80067d2 <hci_reset+0x40>
  return status;
 80067d0:	79fb      	ldrb	r3, [r7, #7]
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3720      	adds	r7, #32
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b0ce      	sub	sp, #312	; 0x138
 80067de:	af00      	add	r7, sp, #0
 80067e0:	f107 0308 	add.w	r3, r7, #8
 80067e4:	6019      	str	r1, [r3, #0]
 80067e6:	1d3b      	adds	r3, r7, #4
 80067e8:	601a      	str	r2, [r3, #0]
 80067ea:	f107 030e 	add.w	r3, r7, #14
 80067ee:	4602      	mov	r2, r0
 80067f0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 80067f2:	f107 0318 	add.w	r3, r7, #24
 80067f6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80067fa:	f107 0310 	add.w	r3, r7, #16
 80067fe:	2205      	movs	r2, #5
 8006800:	2100      	movs	r1, #0
 8006802:	4618      	mov	r0, r3
 8006804:	f000 fa5e 	bl	8006cc4 <Osal_MemSet>
  int index_input = 0;
 8006808:	2300      	movs	r3, #0
 800680a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = Connection_Handle;
 800680e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006812:	f107 020e 	add.w	r2, r7, #14
 8006816:	8812      	ldrh	r2, [r2, #0]
 8006818:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800681a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800681e:	3302      	adds	r3, #2
 8006820:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8006824:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006828:	2218      	movs	r2, #24
 800682a:	2100      	movs	r1, #0
 800682c:	4618      	mov	r0, r3
 800682e:	f000 fa49 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x08;
 8006832:	2308      	movs	r3, #8
 8006834:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 8006838:	2330      	movs	r3, #48	; 0x30
 800683a:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800683e:	f107 0318 	add.w	r3, r7, #24
 8006842:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8006846:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800684a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800684e:	f107 0310 	add.w	r3, r7, #16
 8006852:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8006856:	2305      	movs	r3, #5
 8006858:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800685c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8006860:	2100      	movs	r1, #0
 8006862:	4618      	mov	r0, r3
 8006864:	f000 f8f2 	bl	8006a4c <hci_send_req>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	da01      	bge.n	8006872 <hci_le_read_phy+0x98>
    return BLE_STATUS_TIMEOUT;
 800686e:	23ff      	movs	r3, #255	; 0xff
 8006870:	e016      	b.n	80068a0 <hci_le_read_phy+0xc6>
  if ( resp.Status )
 8006872:	f107 0310 	add.w	r3, r7, #16
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <hci_le_read_phy+0xaa>
    return resp.Status;
 800687c:	f107 0310 	add.w	r3, r7, #16
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	e00d      	b.n	80068a0 <hci_le_read_phy+0xc6>
  *TX_PHY = resp.TX_PHY;
 8006884:	f107 0310 	add.w	r3, r7, #16
 8006888:	78da      	ldrb	r2, [r3, #3]
 800688a:	f107 0308 	add.w	r3, r7, #8
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 8006892:	f107 0310 	add.w	r3, r7, #16
 8006896:	791a      	ldrb	r2, [r3, #4]
 8006898:	1d3b      	adds	r3, r7, #4
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 80068aa:	b590      	push	{r4, r7, lr}
 80068ac:	b0cd      	sub	sp, #308	; 0x134
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	4604      	mov	r4, r0
 80068b2:	4608      	mov	r0, r1
 80068b4:	4611      	mov	r1, r2
 80068b6:	1dfb      	adds	r3, r7, #7
 80068b8:	4622      	mov	r2, r4
 80068ba:	701a      	strb	r2, [r3, #0]
 80068bc:	1dbb      	adds	r3, r7, #6
 80068be:	4602      	mov	r2, r0
 80068c0:	701a      	strb	r2, [r3, #0]
 80068c2:	1d7b      	adds	r3, r7, #5
 80068c4:	460a      	mov	r2, r1
 80068c6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 80068c8:	f107 0310 	add.w	r3, r7, #16
 80068cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80068d0:	f107 030f 	add.w	r3, r7, #15
 80068d4:	2200      	movs	r2, #0
 80068d6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80068d8:	2300      	movs	r3, #0
 80068da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 80068de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068e2:	1dfa      	adds	r2, r7, #7
 80068e4:	7812      	ldrb	r2, [r2, #0]
 80068e6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80068e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80068ec:	3301      	adds	r3, #1
 80068ee:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 80068f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068f6:	1dba      	adds	r2, r7, #6
 80068f8:	7812      	ldrb	r2, [r2, #0]
 80068fa:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80068fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006900:	3301      	adds	r3, #1
 8006902:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 8006906:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800690a:	1d7a      	adds	r2, r7, #5
 800690c:	7812      	ldrb	r2, [r2, #0]
 800690e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8006910:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006914:	3301      	adds	r3, #1
 8006916:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800691a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800691e:	2218      	movs	r2, #24
 8006920:	2100      	movs	r1, #0
 8006922:	4618      	mov	r0, r3
 8006924:	f000 f9ce 	bl	8006cc4 <Osal_MemSet>
  rq.ogf = 0x08;
 8006928:	2308      	movs	r3, #8
 800692a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800692e:	2331      	movs	r3, #49	; 0x31
 8006930:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006934:	f107 0310 	add.w	r3, r7, #16
 8006938:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800693c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006940:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006944:	f107 030f 	add.w	r3, r7, #15
 8006948:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800694c:	2301      	movs	r3, #1
 800694e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8006952:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006956:	2100      	movs	r1, #0
 8006958:	4618      	mov	r0, r3
 800695a:	f000 f877 	bl	8006a4c <hci_send_req>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	da01      	bge.n	8006968 <hci_le_set_default_phy+0xbe>
    return BLE_STATUS_TIMEOUT;
 8006964:	23ff      	movs	r3, #255	; 0xff
 8006966:	e002      	b.n	800696e <hci_le_set_default_phy+0xc4>
  return status;
 8006968:	f107 030f 	add.w	r3, r7, #15
 800696c:	781b      	ldrb	r3, [r3, #0]
}
 800696e:	4618      	mov	r0, r3
 8006970:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8006974:	46bd      	mov	sp, r7
 8006976:	bd90      	pop	{r4, r7, pc}

08006978 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	4a08      	ldr	r2, [pc, #32]	; (80069a8 <hci_init+0x30>)
 8006988:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800698a:	4a08      	ldr	r2, [pc, #32]	; (80069ac <hci_init+0x34>)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8006990:	4806      	ldr	r0, [pc, #24]	; (80069ac <hci_init+0x34>)
 8006992:	f000 f973 	bl	8006c7c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4618      	mov	r0, r3
 800699c:	f000 f8d4 	bl	8006b48 <TlInit>

  return;
 80069a0:	bf00      	nop
}
 80069a2:	3708      	adds	r7, #8
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	20000218 	.word	0x20000218
 80069ac:	200001f0 	.word	0x200001f0

080069b0 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80069b6:	4822      	ldr	r0, [pc, #136]	; (8006a40 <hci_user_evt_proc+0x90>)
 80069b8:	f000 fcb6 	bl	8007328 <LST_is_empty>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d12b      	bne.n	8006a1a <hci_user_evt_proc+0x6a>
 80069c2:	4b20      	ldr	r3, [pc, #128]	; (8006a44 <hci_user_evt_proc+0x94>)
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d027      	beq.n	8006a1a <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80069ca:	f107 030c 	add.w	r3, r7, #12
 80069ce:	4619      	mov	r1, r3
 80069d0:	481b      	ldr	r0, [pc, #108]	; (8006a40 <hci_user_evt_proc+0x90>)
 80069d2:	f000 fd38 	bl	8007446 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 80069d6:	4b1c      	ldr	r3, [pc, #112]	; (8006a48 <hci_user_evt_proc+0x98>)
 80069d8:	69db      	ldr	r3, [r3, #28]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00c      	beq.n	80069f8 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 80069e2:	2301      	movs	r3, #1
 80069e4:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 80069e6:	4b18      	ldr	r3, [pc, #96]	; (8006a48 <hci_user_evt_proc+0x98>)
 80069e8:	69db      	ldr	r3, [r3, #28]
 80069ea:	1d3a      	adds	r2, r7, #4
 80069ec:	4610      	mov	r0, r2
 80069ee:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 80069f0:	793a      	ldrb	r2, [r7, #4]
 80069f2:	4b14      	ldr	r3, [pc, #80]	; (8006a44 <hci_user_evt_proc+0x94>)
 80069f4:	701a      	strb	r2, [r3, #0]
 80069f6:	e002      	b.n	80069fe <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80069f8:	4b12      	ldr	r3, [pc, #72]	; (8006a44 <hci_user_evt_proc+0x94>)
 80069fa:	2201      	movs	r2, #1
 80069fc:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 80069fe:	4b11      	ldr	r3, [pc, #68]	; (8006a44 <hci_user_evt_proc+0x94>)
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d004      	beq.n	8006a10 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f000 ffd3 	bl	80079b4 <TL_MM_EvtDone>
 8006a0e:	e004      	b.n	8006a1a <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	4619      	mov	r1, r3
 8006a14:	480a      	ldr	r0, [pc, #40]	; (8006a40 <hci_user_evt_proc+0x90>)
 8006a16:	f000 fca9 	bl	800736c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8006a1a:	4809      	ldr	r0, [pc, #36]	; (8006a40 <hci_user_evt_proc+0x90>)
 8006a1c:	f000 fc84 	bl	8007328 <LST_is_empty>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d107      	bne.n	8006a36 <hci_user_evt_proc+0x86>
 8006a26:	4b07      	ldr	r3, [pc, #28]	; (8006a44 <hci_user_evt_proc+0x94>)
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8006a2e:	4804      	ldr	r0, [pc, #16]	; (8006a40 <hci_user_evt_proc+0x90>)
 8006a30:	f001 fbcf 	bl	80081d2 <hci_notify_asynch_evt>
  }


  return;
 8006a34:	bf00      	nop
 8006a36:	bf00      	nop
}
 8006a38:	3710      	adds	r7, #16
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	200000e0 	.word	0x200000e0
 8006a44:	200000ec 	.word	0x200000ec
 8006a48:	200001f0 	.word	0x200001f0

08006a4c <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b088      	sub	sp, #32
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	460b      	mov	r3, r1
 8006a56:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8006a58:	2000      	movs	r0, #0
 8006a5a:	f000 f8cb 	bl	8006bf4 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	885b      	ldrh	r3, [r3, #2]
 8006a66:	b21b      	sxth	r3, r3
 8006a68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a6c:	b21a      	sxth	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	029b      	lsls	r3, r3, #10
 8006a74:	b21b      	sxth	r3, r3
 8006a76:	4313      	orrs	r3, r2
 8006a78:	b21b      	sxth	r3, r3
 8006a7a:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	b2d9      	uxtb	r1, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	689a      	ldr	r2, [r3, #8]
 8006a86:	8bbb      	ldrh	r3, [r7, #28]
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f000 f88d 	bl	8006ba8 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8006a8e:	e04e      	b.n	8006b2e <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8006a90:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8006a94:	f001 fbb4 	bl	8008200 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8006a98:	e043      	b.n	8006b22 <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8006a9a:	f107 030c 	add.w	r3, r7, #12
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	4828      	ldr	r0, [pc, #160]	; (8006b44 <hci_send_req+0xf8>)
 8006aa2:	f000 fcd0 	bl	8007446 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	7a5b      	ldrb	r3, [r3, #9]
 8006aaa:	2b0f      	cmp	r3, #15
 8006aac:	d114      	bne.n	8006ad8 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	330b      	adds	r3, #11
 8006ab2:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	885b      	ldrh	r3, [r3, #2]
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	8bba      	ldrh	r2, [r7, #28]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d104      	bne.n	8006aca <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	7812      	ldrb	r2, [r2, #0]
 8006ac8:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	785b      	ldrb	r3, [r3, #1]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d027      	beq.n	8006b22 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	77fb      	strb	r3, [r7, #31]
 8006ad6:	e024      	b.n	8006b22 <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	330b      	adds	r3, #11
 8006adc:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8006ade:	69bb      	ldr	r3, [r7, #24]
 8006ae0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	8bba      	ldrh	r2, [r7, #28]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d114      	bne.n	8006b16 <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	7a9b      	ldrb	r3, [r3, #10]
 8006af0:	3b03      	subs	r3, #3
 8006af2:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	695a      	ldr	r2, [r3, #20]
 8006af8:	7dfb      	ldrb	r3, [r7, #23]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	bfa8      	it	ge
 8006afe:	461a      	movge	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6918      	ldr	r0, [r3, #16]
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	1cd9      	adds	r1, r3, #3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	461a      	mov	r2, r3
 8006b12:	f002 f997 	bl	8008e44 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d001      	beq.n	8006b22 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8006b22:	4808      	ldr	r0, [pc, #32]	; (8006b44 <hci_send_req+0xf8>)
 8006b24:	f000 fc00 	bl	8007328 <LST_is_empty>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0b5      	beq.n	8006a9a <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8006b2e:	7ffb      	ldrb	r3, [r7, #31]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d0ad      	beq.n	8006a90 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8006b34:	2001      	movs	r0, #1
 8006b36:	f000 f85d 	bl	8006bf4 <NotifyCmdStatus>

  return 0;
 8006b3a:	2300      	movs	r3, #0
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3720      	adds	r7, #32
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	20000210 	.word	0x20000210

08006b48 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b086      	sub	sp, #24
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8006b50:	480f      	ldr	r0, [pc, #60]	; (8006b90 <TlInit+0x48>)
 8006b52:	f000 fbd9 	bl	8007308 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8006b56:	4a0f      	ldr	r2, [pc, #60]	; (8006b94 <TlInit+0x4c>)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8006b5c:	480e      	ldr	r0, [pc, #56]	; (8006b98 <TlInit+0x50>)
 8006b5e:	f000 fbd3 	bl	8007308 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8006b62:	4b0e      	ldr	r3, [pc, #56]	; (8006b9c <TlInit+0x54>)
 8006b64:	2201      	movs	r2, #1
 8006b66:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8006b68:	4b0d      	ldr	r3, [pc, #52]	; (8006ba0 <TlInit+0x58>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d00a      	beq.n	8006b86 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8006b74:	4b0b      	ldr	r3, [pc, #44]	; (8006ba4 <TlInit+0x5c>)
 8006b76:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8006b78:	4b09      	ldr	r3, [pc, #36]	; (8006ba0 <TlInit+0x58>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f107 0208 	add.w	r2, r7, #8
 8006b80:	4610      	mov	r0, r2
 8006b82:	4798      	blx	r3
  }

  return;
 8006b84:	bf00      	nop
 8006b86:	bf00      	nop
}
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	20000210 	.word	0x20000210
 8006b94:	200000e8 	.word	0x200000e8
 8006b98:	200000e0 	.word	0x200000e0
 8006b9c:	200000ec 	.word	0x200000ec
 8006ba0:	200001f0 	.word	0x200001f0
 8006ba4:	08006c35 	.word	0x08006c35

08006ba8 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	4603      	mov	r3, r0
 8006bb0:	603a      	str	r2, [r7, #0]
 8006bb2:	80fb      	strh	r3, [r7, #6]
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8006bb8:	4b0c      	ldr	r3, [pc, #48]	; (8006bec <SendCmd+0x44>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	88fa      	ldrh	r2, [r7, #6]
 8006bbe:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8006bc2:	4b0a      	ldr	r3, [pc, #40]	; (8006bec <SendCmd+0x44>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	797a      	ldrb	r2, [r7, #5]
 8006bc8:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8006bca:	4b08      	ldr	r3, [pc, #32]	; (8006bec <SendCmd+0x44>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	330c      	adds	r3, #12
 8006bd0:	797a      	ldrb	r2, [r7, #5]
 8006bd2:	6839      	ldr	r1, [r7, #0]
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f002 f935 	bl	8008e44 <memcpy>

  hciContext.io.Send(0,0);
 8006bda:	4b05      	ldr	r3, [pc, #20]	; (8006bf0 <SendCmd+0x48>)
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	2100      	movs	r1, #0
 8006be0:	2000      	movs	r0, #0
 8006be2:	4798      	blx	r3

  return;
 8006be4:	bf00      	nop
}
 8006be6:	3708      	adds	r7, #8
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	200000e8 	.word	0x200000e8
 8006bf0:	200001f0 	.word	0x200001f0

08006bf4 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8006bfe:	79fb      	ldrb	r3, [r7, #7]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d108      	bne.n	8006c16 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8006c04:	4b0a      	ldr	r3, [pc, #40]	; (8006c30 <NotifyCmdStatus+0x3c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d00d      	beq.n	8006c28 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8006c0c:	4b08      	ldr	r3, [pc, #32]	; (8006c30 <NotifyCmdStatus+0x3c>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2000      	movs	r0, #0
 8006c12:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8006c14:	e008      	b.n	8006c28 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8006c16:	4b06      	ldr	r3, [pc, #24]	; (8006c30 <NotifyCmdStatus+0x3c>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d004      	beq.n	8006c28 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8006c1e:	4b04      	ldr	r3, [pc, #16]	; (8006c30 <NotifyCmdStatus+0x3c>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2001      	movs	r0, #1
 8006c24:	4798      	blx	r3
  return;
 8006c26:	bf00      	nop
 8006c28:	bf00      	nop
}
 8006c2a:	3708      	adds	r7, #8
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	20000218 	.word	0x20000218

08006c34 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	7a5b      	ldrb	r3, [r3, #9]
 8006c40:	2b0f      	cmp	r3, #15
 8006c42:	d003      	beq.n	8006c4c <TlEvtReceived+0x18>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	7a5b      	ldrb	r3, [r3, #9]
 8006c48:	2b0e      	cmp	r3, #14
 8006c4a:	d107      	bne.n	8006c5c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	4809      	ldr	r0, [pc, #36]	; (8006c74 <TlEvtReceived+0x40>)
 8006c50:	f000 fbb2 	bl	80073b8 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8006c54:	2000      	movs	r0, #0
 8006c56:	f001 fac8 	bl	80081ea <hci_cmd_resp_release>
 8006c5a:	e006      	b.n	8006c6a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8006c5c:	6879      	ldr	r1, [r7, #4]
 8006c5e:	4806      	ldr	r0, [pc, #24]	; (8006c78 <TlEvtReceived+0x44>)
 8006c60:	f000 fbaa 	bl	80073b8 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8006c64:	4804      	ldr	r0, [pc, #16]	; (8006c78 <TlEvtReceived+0x44>)
 8006c66:	f001 fab4 	bl	80081d2 <hci_notify_asynch_evt>
  }

  return;
 8006c6a:	bf00      	nop
}
 8006c6c:	3708      	adds	r7, #8
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop
 8006c74:	20000210 	.word	0x20000210
 8006c78:	200000e0 	.word	0x200000e0

08006c7c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a05      	ldr	r2, [pc, #20]	; (8006c9c <hci_register_io_bus+0x20>)
 8006c88:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a04      	ldr	r2, [pc, #16]	; (8006ca0 <hci_register_io_bus+0x24>)
 8006c8e:	611a      	str	r2, [r3, #16]

  return;
 8006c90:	bf00      	nop
}
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr
 8006c9c:	0800772d 	.word	0x0800772d
 8006ca0:	08007795 	.word	0x08007795

08006ca4 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	68b9      	ldr	r1, [r7, #8]
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f002 f8c5 	bl	8008e44 <memcpy>
 8006cba:	4603      	mov	r3, r0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	68b9      	ldr	r1, [r7, #8]
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f002 f8c3 	bl	8008e60 <memset>
 8006cda:	4603      	mov	r3, r0
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	4603      	mov	r3, r0
 8006cec:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8006cee:	4b0f      	ldr	r3, [pc, #60]	; (8006d2c <OTP_Read+0x48>)
 8006cf0:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8006cf2:	e002      	b.n	8006cfa <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	3b08      	subs	r3, #8
 8006cf8:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	3307      	adds	r3, #7
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	79fa      	ldrb	r2, [r7, #7]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d003      	beq.n	8006d0e <OTP_Read+0x2a>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	4a09      	ldr	r2, [pc, #36]	; (8006d30 <OTP_Read+0x4c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d1f2      	bne.n	8006cf4 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	3307      	adds	r3, #7
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	79fa      	ldrb	r2, [r7, #7]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d001      	beq.n	8006d1e <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	1fff73f8 	.word	0x1fff73f8
 8006d30:	1fff7000 	.word	0x1fff7000

08006d34 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08a      	sub	sp, #40	; 0x28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	3301      	adds	r3, #1
 8006d46:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 8006d48:	6a3b      	ldr	r3, [r7, #32]
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	2bff      	cmp	r3, #255	; 0xff
 8006d4e:	d165      	bne.n	8006e1c <PeerToPeer_Event_Handler+0xe8>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8006d50:	6a3b      	ldr	r3, [r7, #32]
 8006d52:	3302      	adds	r3, #2
 8006d54:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	881b      	ldrh	r3, [r3, #0]
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	f640 4301 	movw	r3, #3073	; 0xc01
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d156      	bne.n	8006e14 <PeerToPeer_Event_Handler+0xe0>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	3302      	adds	r3, #2
 8006d6a:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	885b      	ldrh	r3, [r3, #2]
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	4b2d      	ldr	r3, [pc, #180]	; (8006e2c <PeerToPeer_Event_Handler+0xf8>)
 8006d76:	889b      	ldrh	r3, [r3, #4]
 8006d78:	3302      	adds	r3, #2
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d118      	bne.n	8006db0 <PeerToPeer_Event_Handler+0x7c>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	7a1b      	ldrb	r3, [r3, #8]
 8006d88:	f003 0301 	and.w	r3, r3, #1
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d007      	beq.n	8006da0 <PeerToPeer_Event_Handler+0x6c>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 8006d90:	2300      	movs	r3, #0
 8006d92:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8006d94:	f107 0308 	add.w	r3, r7, #8
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f001 fa73 	bl	8008284 <P2PS_STM_App_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              P2PS_STM_App_Notification(&Notification);
            }
#endif
        }
        break;
 8006d9e:	e03b      	b.n	8006e18 <PeerToPeer_Event_Handler+0xe4>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 8006da0:	2301      	movs	r3, #1
 8006da2:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8006da4:	f107 0308 	add.w	r3, r7, #8
 8006da8:	4618      	mov	r0, r3
 8006daa:	f001 fa6b 	bl	8008284 <P2PS_STM_App_Notification>
        break;
 8006dae:	e033      	b.n	8006e18 <PeerToPeer_Event_Handler+0xe4>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PReadServerToClientCharHdle + 1)) {
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	885b      	ldrh	r3, [r3, #2]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	461a      	mov	r2, r3
 8006db8:	4b1c      	ldr	r3, [pc, #112]	; (8006e2c <PeerToPeer_Event_Handler+0xf8>)
 8006dba:	88db      	ldrh	r3, [r3, #6]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d10f      	bne.n	8006de2 <PeerToPeer_Event_Handler+0xae>
            	Notification.P2P_Evt_Opcode = P2PS_STM_READ_EVT;
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	723b      	strb	r3, [r7, #8]
            	Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	88db      	ldrh	r3, [r3, #6]
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	743b      	strb	r3, [r7, #16]
            	Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	3308      	adds	r3, #8
 8006dd4:	60fb      	str	r3, [r7, #12]
            	P2PS_STM_App_Notification(&Notification);
 8006dd6:	f107 0308 	add.w	r3, r7, #8
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f001 fa52 	bl	8008284 <P2PS_STM_App_Notification>
        break;
 8006de0:	e01a      	b.n	8006e18 <PeerToPeer_Event_Handler+0xe4>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	885b      	ldrh	r3, [r3, #2]
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	461a      	mov	r2, r3
 8006dea:	4b10      	ldr	r3, [pc, #64]	; (8006e2c <PeerToPeer_Event_Handler+0xf8>)
 8006dec:	885b      	ldrh	r3, [r3, #2]
 8006dee:	3301      	adds	r3, #1
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d111      	bne.n	8006e18 <PeerToPeer_Event_Handler+0xe4>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 8006df4:	2303      	movs	r3, #3
 8006df6:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	88db      	ldrh	r3, [r3, #6]
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	3308      	adds	r3, #8
 8006e06:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 8006e08:	f107 0308 	add.w	r3, r7, #8
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f001 fa39 	bl	8008284 <P2PS_STM_App_Notification>
        break;
 8006e12:	e001      	b.n	8006e18 <PeerToPeer_Event_Handler+0xe4>

        default:
          break;
 8006e14:	bf00      	nop
 8006e16:	e002      	b.n	8006e1e <PeerToPeer_Event_Handler+0xea>
        break;
 8006e18:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8006e1a:	e000      	b.n	8006e1e <PeerToPeer_Event_Handler+0xea>

    default:
      break;
 8006e1c:	bf00      	nop
  }

  return(return_value);
 8006e1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 8006e22:	4618      	mov	r0, r3
 8006e24:	3728      	adds	r7, #40	; 0x28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	200000f0 	.word	0x200000f0

08006e30 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b08a      	sub	sp, #40	; 0x28
 8006e34:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 8006e36:	4864      	ldr	r0, [pc, #400]	; (8006fc8 <P2PS_STM_Init+0x198>)
 8006e38:	f000 fbca 	bl	80075d0 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 8006e3c:	238f      	movs	r3, #143	; 0x8f
 8006e3e:	703b      	strb	r3, [r7, #0]
 8006e40:	23e5      	movs	r3, #229	; 0xe5
 8006e42:	707b      	strb	r3, [r7, #1]
 8006e44:	23b3      	movs	r3, #179	; 0xb3
 8006e46:	70bb      	strb	r3, [r7, #2]
 8006e48:	23d5      	movs	r3, #213	; 0xd5
 8006e4a:	70fb      	strb	r3, [r7, #3]
 8006e4c:	232e      	movs	r3, #46	; 0x2e
 8006e4e:	713b      	strb	r3, [r7, #4]
 8006e50:	237f      	movs	r3, #127	; 0x7f
 8006e52:	717b      	strb	r3, [r7, #5]
 8006e54:	234a      	movs	r3, #74	; 0x4a
 8006e56:	71bb      	strb	r3, [r7, #6]
 8006e58:	2398      	movs	r3, #152	; 0x98
 8006e5a:	71fb      	strb	r3, [r7, #7]
 8006e5c:	232a      	movs	r3, #42	; 0x2a
 8006e5e:	723b      	strb	r3, [r7, #8]
 8006e60:	2348      	movs	r3, #72	; 0x48
 8006e62:	727b      	strb	r3, [r7, #9]
 8006e64:	237a      	movs	r3, #122	; 0x7a
 8006e66:	72bb      	strb	r3, [r7, #10]
 8006e68:	23cc      	movs	r3, #204	; 0xcc
 8006e6a:	72fb      	strb	r3, [r7, #11]
 8006e6c:	2340      	movs	r3, #64	; 0x40
 8006e6e:	733b      	strb	r3, [r7, #12]
 8006e70:	23fe      	movs	r3, #254	; 0xfe
 8006e72:	737b      	strb	r3, [r7, #13]
 8006e74:	2300      	movs	r3, #0
 8006e76:	73bb      	strb	r3, [r7, #14]
 8006e78:	2300      	movs	r3, #0
 8006e7a:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 8006e7c:	4639      	mov	r1, r7
 8006e7e:	4b53      	ldr	r3, [pc, #332]	; (8006fcc <P2PS_STM_Init+0x19c>)
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	2308      	movs	r3, #8
 8006e84:	2201      	movs	r2, #1
 8006e86:	2002      	movs	r0, #2
 8006e88:	f7ff f959 	bl	800613e <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 8006e8c:	2319      	movs	r3, #25
 8006e8e:	703b      	strb	r3, [r7, #0]
 8006e90:	23ed      	movs	r3, #237	; 0xed
 8006e92:	707b      	strb	r3, [r7, #1]
 8006e94:	2382      	movs	r3, #130	; 0x82
 8006e96:	70bb      	strb	r3, [r7, #2]
 8006e98:	23ae      	movs	r3, #174	; 0xae
 8006e9a:	70fb      	strb	r3, [r7, #3]
 8006e9c:	23ed      	movs	r3, #237	; 0xed
 8006e9e:	713b      	strb	r3, [r7, #4]
 8006ea0:	2321      	movs	r3, #33	; 0x21
 8006ea2:	717b      	strb	r3, [r7, #5]
 8006ea4:	234c      	movs	r3, #76	; 0x4c
 8006ea6:	71bb      	strb	r3, [r7, #6]
 8006ea8:	239d      	movs	r3, #157	; 0x9d
 8006eaa:	71fb      	strb	r3, [r7, #7]
 8006eac:	2341      	movs	r3, #65	; 0x41
 8006eae:	723b      	strb	r3, [r7, #8]
 8006eb0:	2345      	movs	r3, #69	; 0x45
 8006eb2:	727b      	strb	r3, [r7, #9]
 8006eb4:	2322      	movs	r3, #34	; 0x22
 8006eb6:	72bb      	strb	r3, [r7, #10]
 8006eb8:	238e      	movs	r3, #142	; 0x8e
 8006eba:	72fb      	strb	r3, [r7, #11]
 8006ebc:	2341      	movs	r3, #65	; 0x41
 8006ebe:	733b      	strb	r3, [r7, #12]
 8006ec0:	23fe      	movs	r3, #254	; 0xfe
 8006ec2:	737b      	strb	r3, [r7, #13]
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	73bb      	strb	r3, [r7, #14]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8006ecc:	4b3f      	ldr	r3, [pc, #252]	; (8006fcc <P2PS_STM_Init+0x19c>)
 8006ece:	8818      	ldrh	r0, [r3, #0]
 8006ed0:	463a      	mov	r2, r7
 8006ed2:	4b3f      	ldr	r3, [pc, #252]	; (8006fd0 <P2PS_STM_Init+0x1a0>)
 8006ed4:	9305      	str	r3, [sp, #20]
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	9304      	str	r3, [sp, #16]
 8006eda:	230a      	movs	r3, #10
 8006edc:	9303      	str	r3, [sp, #12]
 8006ede:	2301      	movs	r3, #1
 8006ee0:	9302      	str	r3, [sp, #8]
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	9301      	str	r3, [sp, #4]
 8006ee6:	2306      	movs	r3, #6
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	2302      	movs	r3, #2
 8006eec:	2102      	movs	r1, #2
 8006eee:	f7ff f9d5 	bl	800629c <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 8006ef2:	231b      	movs	r3, #27
 8006ef4:	703b      	strb	r3, [r7, #0]
 8006ef6:	23c5      	movs	r3, #197	; 0xc5
 8006ef8:	707b      	strb	r3, [r7, #1]
 8006efa:	23d5      	movs	r3, #213	; 0xd5
 8006efc:	70bb      	strb	r3, [r7, #2]
 8006efe:	23a5      	movs	r3, #165	; 0xa5
 8006f00:	70fb      	strb	r3, [r7, #3]
 8006f02:	2302      	movs	r3, #2
 8006f04:	713b      	strb	r3, [r7, #4]
 8006f06:	2300      	movs	r3, #0
 8006f08:	717b      	strb	r3, [r7, #5]
 8006f0a:	2336      	movs	r3, #54	; 0x36
 8006f0c:	71bb      	strb	r3, [r7, #6]
 8006f0e:	23ac      	movs	r3, #172	; 0xac
 8006f10:	71fb      	strb	r3, [r7, #7]
 8006f12:	23e1      	movs	r3, #225	; 0xe1
 8006f14:	723b      	strb	r3, [r7, #8]
 8006f16:	2311      	movs	r3, #17
 8006f18:	727b      	strb	r3, [r7, #9]
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	72bb      	strb	r3, [r7, #10]
 8006f1e:	2300      	movs	r3, #0
 8006f20:	72fb      	strb	r3, [r7, #11]
 8006f22:	2300      	movs	r3, #0
 8006f24:	733b      	strb	r3, [r7, #12]
 8006f26:	2300      	movs	r3, #0
 8006f28:	737b      	strb	r3, [r7, #13]
 8006f2a:	2304      	movs	r3, #4
 8006f2c:	73bb      	strb	r3, [r7, #14]
 8006f2e:	2300      	movs	r3, #0
 8006f30:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8006f32:	4b26      	ldr	r3, [pc, #152]	; (8006fcc <P2PS_STM_Init+0x19c>)
 8006f34:	8818      	ldrh	r0, [r3, #0]
 8006f36:	463a      	mov	r2, r7
 8006f38:	4b26      	ldr	r3, [pc, #152]	; (8006fd4 <P2PS_STM_Init+0x1a4>)
 8006f3a:	9305      	str	r3, [sp, #20]
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	9304      	str	r3, [sp, #16]
 8006f40:	230a      	movs	r3, #10
 8006f42:	9303      	str	r3, [sp, #12]
 8006f44:	2301      	movs	r3, #1
 8006f46:	9302      	str	r3, [sp, #8]
 8006f48:	2300      	movs	r3, #0
 8006f4a:	9301      	str	r3, [sp, #4]
 8006f4c:	2310      	movs	r3, #16
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	2302      	movs	r3, #2
 8006f52:	2102      	movs	r1, #2
 8006f54:	f7ff f9a2 	bl	800629c <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PNotifyServerToClientCharHdle));

    /**
	 *   Add Dummy Data Characteristic
	 */
	COPY_P2P_READ_UUID(uuid16.Char_UUID_128);
 8006f58:	2319      	movs	r3, #25
 8006f5a:	703b      	strb	r3, [r7, #0]
 8006f5c:	23ed      	movs	r3, #237	; 0xed
 8006f5e:	707b      	strb	r3, [r7, #1]
 8006f60:	2382      	movs	r3, #130	; 0x82
 8006f62:	70bb      	strb	r3, [r7, #2]
 8006f64:	23ae      	movs	r3, #174	; 0xae
 8006f66:	70fb      	strb	r3, [r7, #3]
 8006f68:	23ed      	movs	r3, #237	; 0xed
 8006f6a:	713b      	strb	r3, [r7, #4]
 8006f6c:	2321      	movs	r3, #33	; 0x21
 8006f6e:	717b      	strb	r3, [r7, #5]
 8006f70:	234c      	movs	r3, #76	; 0x4c
 8006f72:	71bb      	strb	r3, [r7, #6]
 8006f74:	239d      	movs	r3, #157	; 0x9d
 8006f76:	71fb      	strb	r3, [r7, #7]
 8006f78:	2341      	movs	r3, #65	; 0x41
 8006f7a:	723b      	strb	r3, [r7, #8]
 8006f7c:	2345      	movs	r3, #69	; 0x45
 8006f7e:	727b      	strb	r3, [r7, #9]
 8006f80:	2322      	movs	r3, #34	; 0x22
 8006f82:	72bb      	strb	r3, [r7, #10]
 8006f84:	238e      	movs	r3, #142	; 0x8e
 8006f86:	72fb      	strb	r3, [r7, #11]
 8006f88:	2343      	movs	r3, #67	; 0x43
 8006f8a:	733b      	strb	r3, [r7, #12]
 8006f8c:	23fe      	movs	r3, #254	; 0xfe
 8006f8e:	737b      	strb	r3, [r7, #13]
 8006f90:	2300      	movs	r3, #0
 8006f92:	73bb      	strb	r3, [r7, #14]
 8006f94:	2300      	movs	r3, #0
 8006f96:	73fb      	strb	r3, [r7, #15]
	aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8006f98:	4b0c      	ldr	r3, [pc, #48]	; (8006fcc <P2PS_STM_Init+0x19c>)
 8006f9a:	8818      	ldrh	r0, [r3, #0]
 8006f9c:	463a      	mov	r2, r7
 8006f9e:	4b0e      	ldr	r3, [pc, #56]	; (8006fd8 <P2PS_STM_Init+0x1a8>)
 8006fa0:	9305      	str	r3, [sp, #20]
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	9304      	str	r3, [sp, #16]
 8006fa6:	230a      	movs	r3, #10
 8006fa8:	9303      	str	r3, [sp, #12]
 8006faa:	2301      	movs	r3, #1
 8006fac:	9302      	str	r3, [sp, #8]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9301      	str	r3, [sp, #4]
 8006fb2:	2306      	movs	r3, #6
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	2302      	movs	r3, #2
 8006fb8:	2102      	movs	r1, #2
 8006fba:	f7ff f96f 	bl	800629c <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 8006fbe:	bf00      	nop
}
 8006fc0:	3710      	adds	r7, #16
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	08006d35 	.word	0x08006d35
 8006fcc:	200000f0 	.word	0x200000f0
 8006fd0:	200000f2 	.word	0x200000f2
 8006fd4:	200000f4 	.word	0x200000f4
 8006fd8:	200000f6 	.word	0x200000f6

08006fdc <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b086      	sub	sp, #24
 8006fe0:	af02      	add	r7, sp, #8
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	6039      	str	r1, [r7, #0]
 8006fe6:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 8006fe8:	2342      	movs	r3, #66	; 0x42
 8006fea:	73fb      	strb	r3, [r7, #15]

  switch(UUID)
 8006fec:	88fb      	ldrh	r3, [r7, #6]
 8006fee:	f64f 6242 	movw	r2, #65090	; 0xfe42
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d004      	beq.n	8007000 <P2PS_STM_App_Update_Char+0x24>
 8006ff6:	f64f 6243 	movw	r2, #65091	; 0xfe43
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d00d      	beq.n	800701a <P2PS_STM_App_Update_Char+0x3e>
                                 (uint8_t *)  pPayload);

          break;

    default:
      break;
 8006ffe:	e019      	b.n	8007034 <P2PS_STM_App_Update_Char+0x58>
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 8007000:	4b0f      	ldr	r3, [pc, #60]	; (8007040 <P2PS_STM_App_Update_Char+0x64>)
 8007002:	8818      	ldrh	r0, [r3, #0]
 8007004:	4b0e      	ldr	r3, [pc, #56]	; (8007040 <P2PS_STM_App_Update_Char+0x64>)
 8007006:	8899      	ldrh	r1, [r3, #4]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	9300      	str	r3, [sp, #0]
 800700c:	2302      	movs	r3, #2
 800700e:	2200      	movs	r2, #0
 8007010:	f7ff fa2e 	bl	8006470 <aci_gatt_update_char_value>
 8007014:	4603      	mov	r3, r0
 8007016:	73fb      	strb	r3, [r7, #15]
      break;
 8007018:	e00c      	b.n	8007034 <P2PS_STM_App_Update_Char+0x58>
         result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800701a:	4b09      	ldr	r3, [pc, #36]	; (8007040 <P2PS_STM_App_Update_Char+0x64>)
 800701c:	8818      	ldrh	r0, [r3, #0]
 800701e:	4b08      	ldr	r3, [pc, #32]	; (8007040 <P2PS_STM_App_Update_Char+0x64>)
 8007020:	88d9      	ldrh	r1, [r3, #6]
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	9300      	str	r3, [sp, #0]
 8007026:	2302      	movs	r3, #2
 8007028:	2200      	movs	r2, #0
 800702a:	f7ff fa21 	bl	8006470 <aci_gatt_update_char_value>
 800702e:	4603      	mov	r3, r0
 8007030:	73fb      	strb	r3, [r7, #15]
          break;
 8007032:	bf00      	nop
  }

  return result;
 8007034:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 8007036:	4618      	mov	r0, r3
 8007038:	3710      	adds	r7, #16
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	200000f0 	.word	0x200000f0

08007044 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b088      	sub	sp, #32
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800704c:	f107 030c 	add.w	r3, r7, #12
 8007050:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	2124      	movs	r1, #36	; 0x24
 800705c:	f64f 4066 	movw	r0, #64614	; 0xfc66
 8007060:	f000 f888 	bl	8007174 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	330b      	adds	r3, #11
 8007068:	78db      	ldrb	r3, [r3, #3]
}
 800706a:	4618      	mov	r0, r3
 800706c:	3720      	adds	r7, #32
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}

08007072 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8007072:	b580      	push	{r7, lr}
 8007074:	b088      	sub	sp, #32
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800707a:	f107 030c 	add.w	r3, r7, #12
 800707e:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	210f      	movs	r1, #15
 800708a:	f64f 4068 	movw	r0, #64616	; 0xfc68
 800708e:	f000 f871 	bl	8007174 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	330b      	adds	r3, #11
 8007096:	78db      	ldrb	r3, [r3, #3]
}
 8007098:	4618      	mov	r0, r3
 800709a:	3720      	adds	r7, #32
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	4a08      	ldr	r2, [pc, #32]	; (80070d0 <shci_init+0x30>)
 80070b0:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 80070b2:	4a08      	ldr	r2, [pc, #32]	; (80070d4 <shci_init+0x34>)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 80070b8:	4806      	ldr	r0, [pc, #24]	; (80070d4 <shci_init+0x34>)
 80070ba:	f000 f911 	bl	80072e0 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 f894 	bl	80071f0 <TlInit>

  return;
 80070c8:	bf00      	nop
}
 80070ca:	3708      	adds	r7, #8
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	2000023c 	.word	0x2000023c
 80070d4:	2000021c 	.word	0x2000021c

080070d8 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80070de:	4822      	ldr	r0, [pc, #136]	; (8007168 <shci_user_evt_proc+0x90>)
 80070e0:	f000 f922 	bl	8007328 <LST_is_empty>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d12b      	bne.n	8007142 <shci_user_evt_proc+0x6a>
 80070ea:	4b20      	ldr	r3, [pc, #128]	; (800716c <shci_user_evt_proc+0x94>)
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d027      	beq.n	8007142 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 80070f2:	f107 030c 	add.w	r3, r7, #12
 80070f6:	4619      	mov	r1, r3
 80070f8:	481b      	ldr	r0, [pc, #108]	; (8007168 <shci_user_evt_proc+0x90>)
 80070fa:	f000 f9a4 	bl	8007446 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80070fe:	4b1c      	ldr	r3, [pc, #112]	; (8007170 <shci_user_evt_proc+0x98>)
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00c      	beq.n	8007120 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800710a:	2301      	movs	r3, #1
 800710c:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800710e:	4b18      	ldr	r3, [pc, #96]	; (8007170 <shci_user_evt_proc+0x98>)
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	1d3a      	adds	r2, r7, #4
 8007114:	4610      	mov	r0, r2
 8007116:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8007118:	793a      	ldrb	r2, [r7, #4]
 800711a:	4b14      	ldr	r3, [pc, #80]	; (800716c <shci_user_evt_proc+0x94>)
 800711c:	701a      	strb	r2, [r3, #0]
 800711e:	e002      	b.n	8007126 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8007120:	4b12      	ldr	r3, [pc, #72]	; (800716c <shci_user_evt_proc+0x94>)
 8007122:	2201      	movs	r2, #1
 8007124:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8007126:	4b11      	ldr	r3, [pc, #68]	; (800716c <shci_user_evt_proc+0x94>)
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d004      	beq.n	8007138 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	4618      	mov	r0, r3
 8007132:	f000 fc3f 	bl	80079b4 <TL_MM_EvtDone>
 8007136:	e004      	b.n	8007142 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4619      	mov	r1, r3
 800713c:	480a      	ldr	r0, [pc, #40]	; (8007168 <shci_user_evt_proc+0x90>)
 800713e:	f000 f915 	bl	800736c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8007142:	4809      	ldr	r0, [pc, #36]	; (8007168 <shci_user_evt_proc+0x90>)
 8007144:	f000 f8f0 	bl	8007328 <LST_is_empty>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d107      	bne.n	800715e <shci_user_evt_proc+0x86>
 800714e:	4b07      	ldr	r3, [pc, #28]	; (800716c <shci_user_evt_proc+0x94>)
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8007156:	4804      	ldr	r0, [pc, #16]	; (8007168 <shci_user_evt_proc+0x90>)
 8007158:	f7f9 fa43 	bl	80005e2 <shci_notify_asynch_evt>
  }


  return;
 800715c:	bf00      	nop
 800715e:	bf00      	nop
}
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	2000011c 	.word	0x2000011c
 800716c:	2000012c 	.word	0x2000012c
 8007170:	2000021c 	.word	0x2000021c

08007174 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	60ba      	str	r2, [r7, #8]
 800717c:	607b      	str	r3, [r7, #4]
 800717e:	4603      	mov	r3, r0
 8007180:	81fb      	strh	r3, [r7, #14]
 8007182:	460b      	mov	r3, r1
 8007184:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8007186:	2000      	movs	r0, #0
 8007188:	f000 f864 	bl	8007254 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800718c:	4b16      	ldr	r3, [pc, #88]	; (80071e8 <shci_send+0x74>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	89fa      	ldrh	r2, [r7, #14]
 8007192:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8007196:	4b14      	ldr	r3, [pc, #80]	; (80071e8 <shci_send+0x74>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	7b7a      	ldrb	r2, [r7, #13]
 800719c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800719e:	4b12      	ldr	r3, [pc, #72]	; (80071e8 <shci_send+0x74>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	330c      	adds	r3, #12
 80071a4:	7b7a      	ldrb	r2, [r7, #13]
 80071a6:	68b9      	ldr	r1, [r7, #8]
 80071a8:	4618      	mov	r0, r3
 80071aa:	f001 fe4b 	bl	8008e44 <memcpy>

  shciContext.io.Send(0,0);
 80071ae:	4b0f      	ldr	r3, [pc, #60]	; (80071ec <shci_send+0x78>)
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	2100      	movs	r1, #0
 80071b4:	2000      	movs	r0, #0
 80071b6:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80071b8:	f248 00e8 	movw	r0, #33000	; 0x80e8
 80071bc:	f7f9 fa28 	bl	8000610 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f103 0008 	add.w	r0, r3, #8
 80071c6:	4b08      	ldr	r3, [pc, #32]	; (80071e8 <shci_send+0x74>)
 80071c8:	6819      	ldr	r1, [r3, #0]
 80071ca:	4b07      	ldr	r3, [pc, #28]	; (80071e8 <shci_send+0x74>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	789b      	ldrb	r3, [r3, #2]
 80071d0:	3303      	adds	r3, #3
 80071d2:	461a      	mov	r2, r3
 80071d4:	f001 fe36 	bl	8008e44 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80071d8:	2001      	movs	r0, #1
 80071da:	f000 f83b 	bl	8007254 <Cmd_SetStatus>

  return;
 80071de:	bf00      	nop
}
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop
 80071e8:	20000128 	.word	0x20000128
 80071ec:	2000021c 	.word	0x2000021c

080071f0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b086      	sub	sp, #24
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80071f8:	4a10      	ldr	r2, [pc, #64]	; (800723c <TlInit+0x4c>)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80071fe:	4810      	ldr	r0, [pc, #64]	; (8007240 <TlInit+0x50>)
 8007200:	f000 f882 	bl	8007308 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8007204:	2001      	movs	r0, #1
 8007206:	f000 f825 	bl	8007254 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800720a:	4b0e      	ldr	r3, [pc, #56]	; (8007244 <TlInit+0x54>)
 800720c:	2201      	movs	r2, #1
 800720e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8007210:	4b0d      	ldr	r3, [pc, #52]	; (8007248 <TlInit+0x58>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00c      	beq.n	8007232 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800721c:	4b0b      	ldr	r3, [pc, #44]	; (800724c <TlInit+0x5c>)
 800721e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8007220:	4b0b      	ldr	r3, [pc, #44]	; (8007250 <TlInit+0x60>)
 8007222:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8007224:	4b08      	ldr	r3, [pc, #32]	; (8007248 <TlInit+0x58>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f107 020c 	add.w	r2, r7, #12
 800722c:	4610      	mov	r0, r2
 800722e:	4798      	blx	r3
  }

  return;
 8007230:	bf00      	nop
 8007232:	bf00      	nop
}
 8007234:	3718      	adds	r7, #24
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	20000128 	.word	0x20000128
 8007240:	2000011c 	.word	0x2000011c
 8007244:	2000012c 	.word	0x2000012c
 8007248:	2000021c 	.word	0x2000021c
 800724c:	080072a5 	.word	0x080072a5
 8007250:	080072bd 	.word	0x080072bd

08007254 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	4603      	mov	r3, r0
 800725c:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800725e:	79fb      	ldrb	r3, [r7, #7]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d10b      	bne.n	800727c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8007264:	4b0d      	ldr	r3, [pc, #52]	; (800729c <Cmd_SetStatus+0x48>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d003      	beq.n	8007274 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800726c:	4b0b      	ldr	r3, [pc, #44]	; (800729c <Cmd_SetStatus+0x48>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2000      	movs	r0, #0
 8007272:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8007274:	4b0a      	ldr	r3, [pc, #40]	; (80072a0 <Cmd_SetStatus+0x4c>)
 8007276:	2200      	movs	r2, #0
 8007278:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800727a:	e00b      	b.n	8007294 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800727c:	4b08      	ldr	r3, [pc, #32]	; (80072a0 <Cmd_SetStatus+0x4c>)
 800727e:	2201      	movs	r2, #1
 8007280:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8007282:	4b06      	ldr	r3, [pc, #24]	; (800729c <Cmd_SetStatus+0x48>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d004      	beq.n	8007294 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800728a:	4b04      	ldr	r3, [pc, #16]	; (800729c <Cmd_SetStatus+0x48>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2001      	movs	r0, #1
 8007290:	4798      	blx	r3
  return;
 8007292:	bf00      	nop
 8007294:	bf00      	nop
}
 8007296:	3708      	adds	r7, #8
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}
 800729c:	2000023c 	.word	0x2000023c
 80072a0:	20000124 	.word	0x20000124

080072a4 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 80072ac:	2000      	movs	r0, #0
 80072ae:	f7f9 f9a4 	bl	80005fa <shci_cmd_resp_release>

  return;
 80072b2:	bf00      	nop
}
 80072b4:	3708      	adds	r7, #8
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
	...

080072bc <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 80072c4:	6879      	ldr	r1, [r7, #4]
 80072c6:	4805      	ldr	r0, [pc, #20]	; (80072dc <TlUserEvtReceived+0x20>)
 80072c8:	f000 f876 	bl	80073b8 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80072cc:	4803      	ldr	r0, [pc, #12]	; (80072dc <TlUserEvtReceived+0x20>)
 80072ce:	f7f9 f988 	bl	80005e2 <shci_notify_asynch_evt>

  return;
 80072d2:	bf00      	nop
}
 80072d4:	3708      	adds	r7, #8
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	2000011c 	.word	0x2000011c

080072e0 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a05      	ldr	r2, [pc, #20]	; (8007300 <shci_register_io_bus+0x20>)
 80072ec:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a04      	ldr	r2, [pc, #16]	; (8007304 <shci_register_io_bus+0x24>)
 80072f2:	611a      	str	r2, [r3, #16]

  return;
 80072f4:	bf00      	nop
}
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr
 8007300:	08007841 	.word	0x08007841
 8007304:	08007895 	.word	0x08007895

08007308 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	605a      	str	r2, [r3, #4]
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007330:	f3ef 8310 	mrs	r3, PRIMASK
 8007334:	60fb      	str	r3, [r7, #12]
  return(result);
 8007336:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007338:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800733a:	b672      	cpsid	i
}
 800733c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	429a      	cmp	r2, r3
 8007346:	d102      	bne.n	800734e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8007348:	2301      	movs	r3, #1
 800734a:	75fb      	strb	r3, [r7, #23]
 800734c:	e001      	b.n	8007352 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800734e:	2300      	movs	r3, #0
 8007350:	75fb      	strb	r3, [r7, #23]
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	f383 8810 	msr	PRIMASK, r3
}
 800735c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800735e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007360:	4618      	mov	r0, r3
 8007362:	371c      	adds	r7, #28
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800736c:	b480      	push	{r7}
 800736e:	b087      	sub	sp, #28
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007376:	f3ef 8310 	mrs	r3, PRIMASK
 800737a:	60fb      	str	r3, [r7, #12]
  return(result);
 800737c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800737e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007380:	b672      	cpsid	i
}
 8007382:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	683a      	ldr	r2, [r7, #0]
 8007396:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	683a      	ldr	r2, [r7, #0]
 800739e:	605a      	str	r2, [r3, #4]
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	f383 8810 	msr	PRIMASK, r3
}
 80073aa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80073ac:	bf00      	nop
 80073ae:	371c      	adds	r7, #28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b087      	sub	sp, #28
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073c2:	f3ef 8310 	mrs	r3, PRIMASK
 80073c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80073c8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80073ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80073cc:	b672      	cpsid	i
}
 80073ce:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685a      	ldr	r2, [r3, #4]
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	683a      	ldr	r2, [r7, #0]
 80073ea:	601a      	str	r2, [r3, #0]
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	f383 8810 	msr	PRIMASK, r3
}
 80073f6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80073f8:	bf00      	nop
 80073fa:	371c      	adds	r7, #28
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 8007404:	b480      	push	{r7}
 8007406:	b087      	sub	sp, #28
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800740c:	f3ef 8310 	mrs	r3, PRIMASK
 8007410:	60fb      	str	r3, [r7, #12]
  return(result);
 8007412:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007414:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007416:	b672      	cpsid	i
}
 8007418:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	6812      	ldr	r2, [r2, #0]
 8007422:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	6852      	ldr	r2, [r2, #4]
 800742c:	605a      	str	r2, [r3, #4]
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f383 8810 	msr	PRIMASK, r3
}
 8007438:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800743a:	bf00      	nop
 800743c:	371c      	adds	r7, #28
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b086      	sub	sp, #24
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007450:	f3ef 8310 	mrs	r3, PRIMASK
 8007454:	60fb      	str	r3, [r7, #12]
  return(result);
 8007456:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007458:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800745a:	b672      	cpsid	i
}
 800745c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4618      	mov	r0, r3
 800746c:	f7ff ffca 	bl	8007404 <LST_remove_node>
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	f383 8810 	msr	PRIMASK, r3
}
 800747a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800747c:	bf00      	nop
 800747e:	3718      	adds	r7, #24
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__weak void BAS_Init( void )
{
 8007484:	b480      	push	{r7}
 8007486:	af00      	add	r7, sp, #0
  return;
 8007488:	bf00      	nop
}
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <BLS_Init>:

__weak void BLS_Init( void )
{
 8007492:	b480      	push	{r7}
 8007494:	af00      	add	r7, sp, #0
  return;
 8007496:	bf00      	nop
}
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <CRS_STM_Init>:
__weak void CRS_STM_Init( void )
{
 80074a0:	b480      	push	{r7}
 80074a2:	af00      	add	r7, sp, #0
  return;
 80074a4:	bf00      	nop
}
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr

080074ae <DIS_Init>:
__weak void DIS_Init( void )
{
 80074ae:	b480      	push	{r7}
 80074b0:	af00      	add	r7, sp, #0
  return;
 80074b2:	bf00      	nop
}
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <EDS_STM_Init>:
__weak void EDS_STM_Init( void )
{
 80074bc:	b480      	push	{r7}
 80074be:	af00      	add	r7, sp, #0
  return;
 80074c0:	bf00      	nop
}
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <HIDS_Init>:
__weak void HIDS_Init( void )
{
 80074ca:	b480      	push	{r7}
 80074cc:	af00      	add	r7, sp, #0
  return;
 80074ce:	bf00      	nop
}
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HRS_Init>:
__weak void HRS_Init( void )
{
 80074d8:	b480      	push	{r7}
 80074da:	af00      	add	r7, sp, #0
  return;
 80074dc:	bf00      	nop
}
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr

080074e6 <HTS_Init>:
__weak void HTS_Init( void )
{
 80074e6:	b480      	push	{r7}
 80074e8:	af00      	add	r7, sp, #0
  return;
 80074ea:	bf00      	nop
}
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <IAS_Init>:
__weak void IAS_Init( void )
{
 80074f4:	b480      	push	{r7}
 80074f6:	af00      	add	r7, sp, #0
  return;
 80074f8:	bf00      	nop
}
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr

08007502 <LLS_Init>:
__weak void LLS_Init( void )
{
 8007502:	b480      	push	{r7}
 8007504:	af00      	add	r7, sp, #0
  return;
 8007506:	bf00      	nop
}
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <TPS_Init>:
__weak void TPS_Init( void )
{
 8007510:	b480      	push	{r7}
 8007512:	af00      	add	r7, sp, #0
  return;
 8007514:	bf00      	nop
}
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr

0800751e <MOTENV_STM_Init>:
__weak void MOTENV_STM_Init( void )
{
 800751e:	b480      	push	{r7}
 8007520:	af00      	add	r7, sp, #0
  return;
 8007522:	bf00      	nop
}
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <OTAS_STM_Init>:
__weak void P2PS_STM_Init( void )
{
  return;
}
__weak void OTAS_STM_Init( void )
{
 800752c:	b480      	push	{r7}
 800752e:	af00      	add	r7, sp, #0
  return;
 8007530:	bf00      	nop
}
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <MESH_Init>:
__weak void MESH_Init( void )
{
 800753a:	b480      	push	{r7}
 800753c:	af00      	add	r7, sp, #0
  return;
 800753e:	bf00      	nop
}
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <BVOPUS_STM_Init>:
__weak void BVOPUS_STM_Init( void )
{
 8007548:	b480      	push	{r7}
 800754a:	af00      	add	r7, sp, #0
  return;
 800754c:	bf00      	nop
}
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <SVCCTL_InitCustomSvc>:
__weak void SVCCTL_InitCustomSvc( void )
{
 8007556:	b480      	push	{r7}
 8007558:	af00      	add	r7, sp, #0
  return;
 800755a:	bf00      	nop
}
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8007564:	b580      	push	{r7, lr}
 8007566:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8007568:	4b04      	ldr	r3, [pc, #16]	; (800757c <SVCCTL_Init+0x18>)
 800756a:	2200      	movs	r2, #0
 800756c:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800756e:	4b04      	ldr	r3, [pc, #16]	; (8007580 <SVCCTL_Init+0x1c>)
 8007570:	2200      	movs	r2, #0
 8007572:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8007574:	f000 f806 	bl	8007584 <SVCCTL_SvcInit>

  return;
 8007578:	bf00      	nop
}
 800757a:	bd80      	pop	{r7, pc}
 800757c:	200000f8 	.word	0x200000f8
 8007580:	20000118 	.word	0x20000118

08007584 <SVCCTL_SvcInit>:

__weak void SVCCTL_SvcInit(void)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	af00      	add	r7, sp, #0
  BAS_Init();
 8007588:	f7ff ff7c 	bl	8007484 <BAS_Init>

  BLS_Init();
 800758c:	f7ff ff81 	bl	8007492 <BLS_Init>

  CRS_STM_Init();
 8007590:	f7ff ff86 	bl	80074a0 <CRS_STM_Init>

  DIS_Init();
 8007594:	f7ff ff8b 	bl	80074ae <DIS_Init>

  EDS_STM_Init();
 8007598:	f7ff ff90 	bl	80074bc <EDS_STM_Init>

  HIDS_Init();
 800759c:	f7ff ff95 	bl	80074ca <HIDS_Init>

  HRS_Init();
 80075a0:	f7ff ff9a 	bl	80074d8 <HRS_Init>

  HTS_Init();
 80075a4:	f7ff ff9f 	bl	80074e6 <HTS_Init>

  IAS_Init();
 80075a8:	f7ff ffa4 	bl	80074f4 <IAS_Init>

  LLS_Init();
 80075ac:	f7ff ffa9 	bl	8007502 <LLS_Init>

  TPS_Init();
 80075b0:	f7ff ffae 	bl	8007510 <TPS_Init>

  MOTENV_STM_Init();
 80075b4:	f7ff ffb3 	bl	800751e <MOTENV_STM_Init>

  P2PS_STM_Init();
 80075b8:	f7ff fc3a 	bl	8006e30 <P2PS_STM_Init>

  OTAS_STM_Init();
 80075bc:	f7ff ffb6 	bl	800752c <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 80075c0:	f7ff ffc2 	bl	8007548 <BVOPUS_STM_Init>

  MESH_Init();
 80075c4:	f7ff ffb9 	bl	800753a <MESH_Init>

  SVCCTL_InitCustomSvc();
 80075c8:	f7ff ffc5 	bl	8007556 <SVCCTL_InitCustomSvc>
  
  return;
 80075cc:	bf00      	nop
}
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 80075d8:	4b09      	ldr	r3, [pc, #36]	; (8007600 <SVCCTL_RegisterSvcHandler+0x30>)
 80075da:	7f1b      	ldrb	r3, [r3, #28]
 80075dc:	4619      	mov	r1, r3
 80075de:	4a08      	ldr	r2, [pc, #32]	; (8007600 <SVCCTL_RegisterSvcHandler+0x30>)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 80075e6:	4b06      	ldr	r3, [pc, #24]	; (8007600 <SVCCTL_RegisterSvcHandler+0x30>)
 80075e8:	7f1b      	ldrb	r3, [r3, #28]
 80075ea:	3301      	adds	r3, #1
 80075ec:	b2da      	uxtb	r2, r3
 80075ee:	4b04      	ldr	r3, [pc, #16]	; (8007600 <SVCCTL_RegisterSvcHandler+0x30>)
 80075f0:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 80075f2:	bf00      	nop
}
 80075f4:	370c      	adds	r7, #12
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	200000f8 	.word	0x200000f8

08007604 <SVCCTL_UserEvtRx>:

  return;
}

SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b086      	sub	sp, #24
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	3301      	adds	r3, #1
 8007610:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8007612:	2300      	movs	r3, #0
 8007614:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	2bff      	cmp	r3, #255	; 0xff
 800761c:	d125      	bne.n	800766a <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	3302      	adds	r3, #2
 8007622:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	881b      	ldrh	r3, [r3, #0]
 8007628:	b29b      	uxth	r3, r3
 800762a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800762e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007632:	d118      	bne.n	8007666 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8007634:	2300      	movs	r3, #0
 8007636:	757b      	strb	r3, [r7, #21]
 8007638:	e00d      	b.n	8007656 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800763a:	7d7b      	ldrb	r3, [r7, #21]
 800763c:	4a1a      	ldr	r2, [pc, #104]	; (80076a8 <SVCCTL_UserEvtRx+0xa4>)
 800763e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	4798      	blx	r3
 8007646:	4603      	mov	r3, r0
 8007648:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800764a:	7dfb      	ldrb	r3, [r7, #23]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d108      	bne.n	8007662 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8007650:	7d7b      	ldrb	r3, [r7, #21]
 8007652:	3301      	adds	r3, #1
 8007654:	757b      	strb	r3, [r7, #21]
 8007656:	4b14      	ldr	r3, [pc, #80]	; (80076a8 <SVCCTL_UserEvtRx+0xa4>)
 8007658:	7f1b      	ldrb	r3, [r3, #28]
 800765a:	7d7a      	ldrb	r2, [r7, #21]
 800765c:	429a      	cmp	r2, r3
 800765e:	d3ec      	bcc.n	800763a <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8007660:	e002      	b.n	8007668 <SVCCTL_UserEvtRx+0x64>
              break;
 8007662:	bf00      	nop
          break;
 8007664:	e000      	b.n	8007668 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8007666:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8007668:	e000      	b.n	800766c <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800766a:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800766c:	7dfb      	ldrb	r3, [r7, #23]
 800766e:	2b02      	cmp	r3, #2
 8007670:	d00f      	beq.n	8007692 <SVCCTL_UserEvtRx+0x8e>
 8007672:	2b02      	cmp	r3, #2
 8007674:	dc10      	bgt.n	8007698 <SVCCTL_UserEvtRx+0x94>
 8007676:	2b00      	cmp	r3, #0
 8007678:	d002      	beq.n	8007680 <SVCCTL_UserEvtRx+0x7c>
 800767a:	2b01      	cmp	r3, #1
 800767c:	d006      	beq.n	800768c <SVCCTL_UserEvtRx+0x88>
 800767e:	e00b      	b.n	8007698 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 faeb 	bl	8007c5c <SVCCTL_App_Notification>
 8007686:	4603      	mov	r3, r0
 8007688:	75bb      	strb	r3, [r7, #22]
      break;
 800768a:	e008      	b.n	800769e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800768c:	2301      	movs	r3, #1
 800768e:	75bb      	strb	r3, [r7, #22]
      break;
 8007690:	e005      	b.n	800769e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8007692:	2300      	movs	r3, #0
 8007694:	75bb      	strb	r3, [r7, #22]
      break;
 8007696:	e002      	b.n	800769e <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8007698:	2301      	movs	r3, #1
 800769a:	75bb      	strb	r3, [r7, #22]
      break;
 800769c:	bf00      	nop
  }

  return (return_status);
 800769e:	7dbb      	ldrb	r3, [r7, #22]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3718      	adds	r7, #24
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	200000f8 	.word	0x200000f8

080076ac <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80076b0:	f001 f874 	bl	800879c <HW_IPCC_Enable>

  return;
 80076b4:	bf00      	nop
}
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <TL_Init>:


void TL_Init( void )
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 80076bc:	4b10      	ldr	r3, [pc, #64]	; (8007700 <TL_Init+0x48>)
 80076be:	4a11      	ldr	r2, [pc, #68]	; (8007704 <TL_Init+0x4c>)
 80076c0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 80076c2:	4b0f      	ldr	r3, [pc, #60]	; (8007700 <TL_Init+0x48>)
 80076c4:	4a10      	ldr	r2, [pc, #64]	; (8007708 <TL_Init+0x50>)
 80076c6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 80076c8:	4b0d      	ldr	r3, [pc, #52]	; (8007700 <TL_Init+0x48>)
 80076ca:	4a10      	ldr	r2, [pc, #64]	; (800770c <TL_Init+0x54>)
 80076cc:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 80076ce:	4b0c      	ldr	r3, [pc, #48]	; (8007700 <TL_Init+0x48>)
 80076d0:	4a0f      	ldr	r2, [pc, #60]	; (8007710 <TL_Init+0x58>)
 80076d2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 80076d4:	4b0a      	ldr	r3, [pc, #40]	; (8007700 <TL_Init+0x48>)
 80076d6:	4a0f      	ldr	r2, [pc, #60]	; (8007714 <TL_Init+0x5c>)
 80076d8:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 80076da:	4b09      	ldr	r3, [pc, #36]	; (8007700 <TL_Init+0x48>)
 80076dc:	4a0e      	ldr	r2, [pc, #56]	; (8007718 <TL_Init+0x60>)
 80076de:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 80076e0:	4b07      	ldr	r3, [pc, #28]	; (8007700 <TL_Init+0x48>)
 80076e2:	4a0e      	ldr	r2, [pc, #56]	; (800771c <TL_Init+0x64>)
 80076e4:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 80076e6:	4b06      	ldr	r3, [pc, #24]	; (8007700 <TL_Init+0x48>)
 80076e8:	4a0d      	ldr	r2, [pc, #52]	; (8007720 <TL_Init+0x68>)
 80076ea:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 80076ec:	4b04      	ldr	r3, [pc, #16]	; (8007700 <TL_Init+0x48>)
 80076ee:	4a0d      	ldr	r2, [pc, #52]	; (8007724 <TL_Init+0x6c>)
 80076f0:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 80076f2:	4b03      	ldr	r3, [pc, #12]	; (8007700 <TL_Init+0x48>)
 80076f4:	4a0c      	ldr	r2, [pc, #48]	; (8007728 <TL_Init+0x70>)
 80076f6:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 80076f8:	f001 f864 	bl	80087c4 <HW_IPCC_Init>

  return;
 80076fc:	bf00      	nop
}
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	20030000 	.word	0x20030000
 8007704:	20030028 	.word	0x20030028
 8007708:	20030048 	.word	0x20030048
 800770c:	20030058 	.word	0x20030058
 8007710:	20030064 	.word	0x20030064
 8007714:	2003006c 	.word	0x2003006c
 8007718:	20030074 	.word	0x20030074
 800771c:	2003007c 	.word	0x2003007c
 8007720:	20030098 	.word	0x20030098
 8007724:	2003009c 	.word	0x2003009c
 8007728:	200300a8 	.word	0x200300a8

0800772c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8007738:	4811      	ldr	r0, [pc, #68]	; (8007780 <TL_BLE_Init+0x54>)
 800773a:	f7ff fde5 	bl	8007308 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800773e:	4b11      	ldr	r3, [pc, #68]	; (8007784 <TL_BLE_Init+0x58>)
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	689a      	ldr	r2, [r3, #8]
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	4a0c      	ldr	r2, [pc, #48]	; (8007788 <TL_BLE_Init+0x5c>)
 8007758:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	4a08      	ldr	r2, [pc, #32]	; (8007780 <TL_BLE_Init+0x54>)
 800775e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8007760:	f001 f846 	bl	80087f0 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a08      	ldr	r2, [pc, #32]	; (800778c <TL_BLE_Init+0x60>)
 800776a:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	4a07      	ldr	r2, [pc, #28]	; (8007790 <TL_BLE_Init+0x64>)
 8007772:	6013      	str	r3, [r2, #0]

  return 0;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	200300c4 	.word	0x200300c4
 8007784:	20030000 	.word	0x20030000
 8007788:	20030a48 	.word	0x20030a48
 800778c:	20000248 	.word	0x20000248
 8007790:	2000024c 	.word	0x2000024c

08007794 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	460b      	mov	r3, r1
 800779e:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 80077a0:	4b09      	ldr	r3, [pc, #36]	; (80077c8 <TL_BLE_SendCmd+0x34>)
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2201      	movs	r2, #1
 80077a8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 80077aa:	4b07      	ldr	r3, [pc, #28]	; (80077c8 <TL_BLE_SendCmd+0x34>)
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4619      	mov	r1, r3
 80077b2:	2001      	movs	r0, #1
 80077b4:	f000 f96c 	bl	8007a90 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 80077b8:	f001 f824 	bl	8008804 <HW_IPCC_BLE_SendCmd>

  return 0;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3708      	adds	r7, #8
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	20030000 	.word	0x20030000

080077cc <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 80077d2:	e01c      	b.n	800780e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 80077d4:	1d3b      	adds	r3, r7, #4
 80077d6:	4619      	mov	r1, r3
 80077d8:	4812      	ldr	r0, [pc, #72]	; (8007824 <HW_IPCC_BLE_RxEvtNot+0x58>)
 80077da:	f7ff fe34 	bl	8007446 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	7a5b      	ldrb	r3, [r3, #9]
 80077e2:	2b0f      	cmp	r3, #15
 80077e4:	d003      	beq.n	80077ee <HW_IPCC_BLE_RxEvtNot+0x22>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	7a5b      	ldrb	r3, [r3, #9]
 80077ea:	2b0e      	cmp	r3, #14
 80077ec:	d105      	bne.n	80077fa <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4619      	mov	r1, r3
 80077f2:	2002      	movs	r0, #2
 80077f4:	f000 f94c 	bl	8007a90 <OutputDbgTrace>
 80077f8:	e004      	b.n	8007804 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	4619      	mov	r1, r3
 80077fe:	2003      	movs	r0, #3
 8007800:	f000 f946 	bl	8007a90 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8007804:	4b08      	ldr	r3, [pc, #32]	; (8007828 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	4610      	mov	r0, r2
 800780c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800780e:	4805      	ldr	r0, [pc, #20]	; (8007824 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8007810:	f7ff fd8a 	bl	8007328 <LST_is_empty>
 8007814:	4603      	mov	r3, r0
 8007816:	2b00      	cmp	r3, #0
 8007818:	d0dc      	beq.n	80077d4 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800781a:	bf00      	nop
}
 800781c:	3708      	adds	r7, #8
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}
 8007822:	bf00      	nop
 8007824:	200300c4 	.word	0x200300c4
 8007828:	20000248 	.word	0x20000248

0800782c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8007830:	4b02      	ldr	r3, [pc, #8]	; (800783c <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4798      	blx	r3

  return;
 8007836:	bf00      	nop
}
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	2000024c 	.word	0x2000024c

08007840 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800784c:	480d      	ldr	r0, [pc, #52]	; (8007884 <TL_SYS_Init+0x44>)
 800784e:	f7ff fd5b 	bl	8007308 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8007852:	4b0d      	ldr	r3, [pc, #52]	; (8007888 <TL_SYS_Init+0x48>)
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	689a      	ldr	r2, [r3, #8]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	4a08      	ldr	r2, [pc, #32]	; (8007884 <TL_SYS_Init+0x44>)
 8007864:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8007866:	f000 ffef 	bl	8008848 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a07      	ldr	r2, [pc, #28]	; (800788c <TL_SYS_Init+0x4c>)
 8007870:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	4a06      	ldr	r2, [pc, #24]	; (8007890 <TL_SYS_Init+0x50>)
 8007878:	6013      	str	r3, [r2, #0]

  return 0;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	200300cc 	.word	0x200300cc
 8007888:	20030000 	.word	0x20030000
 800788c:	20000250 	.word	0x20000250
 8007890:	20000254 	.word	0x20000254

08007894 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	460b      	mov	r3, r1
 800789e:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 80078a0:	4b09      	ldr	r3, [pc, #36]	; (80078c8 <TL_SYS_SendCmd+0x34>)
 80078a2:	68db      	ldr	r3, [r3, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2210      	movs	r2, #16
 80078a8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 80078aa:	4b07      	ldr	r3, [pc, #28]	; (80078c8 <TL_SYS_SendCmd+0x34>)
 80078ac:	68db      	ldr	r3, [r3, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4619      	mov	r1, r3
 80078b2:	2004      	movs	r0, #4
 80078b4:	f000 f8ec 	bl	8007a90 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 80078b8:	f000 ffd0 	bl	800885c <HW_IPCC_SYS_SendCmd>

  return 0;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3708      	adds	r7, #8
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	20030000 	.word	0x20030000

080078cc <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 80078d0:	4b07      	ldr	r3, [pc, #28]	; (80078f0 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4619      	mov	r1, r3
 80078d8:	2005      	movs	r0, #5
 80078da:	f000 f8d9 	bl	8007a90 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 80078de:	4b05      	ldr	r3, [pc, #20]	; (80078f4 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a03      	ldr	r2, [pc, #12]	; (80078f0 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 80078e4:	68d2      	ldr	r2, [r2, #12]
 80078e6:	6812      	ldr	r2, [r2, #0]
 80078e8:	4610      	mov	r0, r2
 80078ea:	4798      	blx	r3

  return;
 80078ec:	bf00      	nop
}
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	20030000 	.word	0x20030000
 80078f4:	20000250 	.word	0x20000250

080078f8 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b082      	sub	sp, #8
 80078fc:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 80078fe:	e00e      	b.n	800791e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8007900:	1d3b      	adds	r3, r7, #4
 8007902:	4619      	mov	r1, r3
 8007904:	480b      	ldr	r0, [pc, #44]	; (8007934 <HW_IPCC_SYS_EvtNot+0x3c>)
 8007906:	f7ff fd9e 	bl	8007446 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4619      	mov	r1, r3
 800790e:	2006      	movs	r0, #6
 8007910:	f000 f8be 	bl	8007a90 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8007914:	4b08      	ldr	r3, [pc, #32]	; (8007938 <HW_IPCC_SYS_EvtNot+0x40>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	4610      	mov	r0, r2
 800791c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800791e:	4805      	ldr	r0, [pc, #20]	; (8007934 <HW_IPCC_SYS_EvtNot+0x3c>)
 8007920:	f7ff fd02 	bl	8007328 <LST_is_empty>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0ea      	beq.n	8007900 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800792a:	bf00      	nop
}
 800792c:	3708      	adds	r7, #8
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	200300cc 	.word	0x200300cc
 8007938:	20000254 	.word	0x20000254

0800793c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8007944:	4817      	ldr	r0, [pc, #92]	; (80079a4 <TL_MM_Init+0x68>)
 8007946:	f7ff fcdf 	bl	8007308 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800794a:	4817      	ldr	r0, [pc, #92]	; (80079a8 <TL_MM_Init+0x6c>)
 800794c:	f7ff fcdc 	bl	8007308 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8007950:	4b16      	ldr	r3, [pc, #88]	; (80079ac <TL_MM_Init+0x70>)
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	4a16      	ldr	r2, [pc, #88]	; (80079b0 <TL_MM_Init+0x74>)
 8007956:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8007958:	4b15      	ldr	r3, [pc, #84]	; (80079b0 <TL_MM_Init+0x74>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	6892      	ldr	r2, [r2, #8]
 8007960:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8007962:	4b13      	ldr	r3, [pc, #76]	; (80079b0 <TL_MM_Init+0x74>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	68d2      	ldr	r2, [r2, #12]
 800796a:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800796c:	4b10      	ldr	r3, [pc, #64]	; (80079b0 <TL_MM_Init+0x74>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a0c      	ldr	r2, [pc, #48]	; (80079a4 <TL_MM_Init+0x68>)
 8007972:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8007974:	4b0e      	ldr	r3, [pc, #56]	; (80079b0 <TL_MM_Init+0x74>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	6812      	ldr	r2, [r2, #0]
 800797c:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800797e:	4b0c      	ldr	r3, [pc, #48]	; (80079b0 <TL_MM_Init+0x74>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	6852      	ldr	r2, [r2, #4]
 8007986:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8007988:	4b09      	ldr	r3, [pc, #36]	; (80079b0 <TL_MM_Init+0x74>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	6912      	ldr	r2, [r2, #16]
 8007990:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8007992:	4b07      	ldr	r3, [pc, #28]	; (80079b0 <TL_MM_Init+0x74>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	6952      	ldr	r2, [r2, #20]
 800799a:	619a      	str	r2, [r3, #24]

  return;
 800799c:	bf00      	nop
}
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	200300b4 	.word	0x200300b4
 80079a8:	20000240 	.word	0x20000240
 80079ac:	20030000 	.word	0x20030000
 80079b0:	20000258 	.word	0x20000258

080079b4 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b082      	sub	sp, #8
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 80079bc:	6879      	ldr	r1, [r7, #4]
 80079be:	4807      	ldr	r0, [pc, #28]	; (80079dc <TL_MM_EvtDone+0x28>)
 80079c0:	f7ff fcfa 	bl	80073b8 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 80079c4:	6879      	ldr	r1, [r7, #4]
 80079c6:	2000      	movs	r0, #0
 80079c8:	f000 f862 	bl	8007a90 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 80079cc:	4804      	ldr	r0, [pc, #16]	; (80079e0 <TL_MM_EvtDone+0x2c>)
 80079ce:	f000 ff6b 	bl	80088a8 <HW_IPCC_MM_SendFreeBuf>

  return;
 80079d2:	bf00      	nop
}
 80079d4:	3708      	adds	r7, #8
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	20000240 	.word	0x20000240
 80079e0:	080079e5 	.word	0x080079e5

080079e4 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 80079ea:	e00c      	b.n	8007a06 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 80079ec:	1d3b      	adds	r3, r7, #4
 80079ee:	4619      	mov	r1, r3
 80079f0:	480a      	ldr	r0, [pc, #40]	; (8007a1c <SendFreeBuf+0x38>)
 80079f2:	f7ff fd28 	bl	8007446 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 80079f6:	4b0a      	ldr	r3, [pc, #40]	; (8007a20 <SendFreeBuf+0x3c>)
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	687a      	ldr	r2, [r7, #4]
 80079fe:	4611      	mov	r1, r2
 8007a00:	4618      	mov	r0, r3
 8007a02:	f7ff fcd9 	bl	80073b8 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8007a06:	4805      	ldr	r0, [pc, #20]	; (8007a1c <SendFreeBuf+0x38>)
 8007a08:	f7ff fc8e 	bl	8007328 <LST_is_empty>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d0ec      	beq.n	80079ec <SendFreeBuf+0x8>
  }

  return;
 8007a12:	bf00      	nop
}
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	20000240 	.word	0x20000240
 8007a20:	20030000 	.word	0x20030000

08007a24 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8007a28:	4805      	ldr	r0, [pc, #20]	; (8007a40 <TL_TRACES_Init+0x1c>)
 8007a2a:	f7ff fc6d 	bl	8007308 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8007a2e:	4b05      	ldr	r3, [pc, #20]	; (8007a44 <TL_TRACES_Init+0x20>)
 8007a30:	695b      	ldr	r3, [r3, #20]
 8007a32:	4a03      	ldr	r2, [pc, #12]	; (8007a40 <TL_TRACES_Init+0x1c>)
 8007a34:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8007a36:	f000 ff6d 	bl	8008914 <HW_IPCC_TRACES_Init>

  return;
 8007a3a:	bf00      	nop
}
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	200300bc 	.word	0x200300bc
 8007a44:	20030000 	.word	0x20030000

08007a48 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8007a4e:	e008      	b.n	8007a62 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8007a50:	1d3b      	adds	r3, r7, #4
 8007a52:	4619      	mov	r1, r3
 8007a54:	4808      	ldr	r0, [pc, #32]	; (8007a78 <HW_IPCC_TRACES_EvtNot+0x30>)
 8007a56:	f7ff fcf6 	bl	8007446 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f000 f80d 	bl	8007a7c <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8007a62:	4805      	ldr	r0, [pc, #20]	; (8007a78 <HW_IPCC_TRACES_EvtNot+0x30>)
 8007a64:	f7ff fc60 	bl	8007328 <LST_is_empty>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0f0      	beq.n	8007a50 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8007a6e:	bf00      	nop
}
 8007a70:	3708      	adds	r7, #8
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	200300bc 	.word	0x200300bc

08007a7c <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	4603      	mov	r3, r0
 8007a98:	6039      	str	r1, [r7, #0]
 8007a9a:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 8007a9c:	79fb      	ldrb	r3, [r7, #7]
 8007a9e:	2b06      	cmp	r3, #6
 8007aa0:	d845      	bhi.n	8007b2e <OutputDbgTrace+0x9e>
 8007aa2:	a201      	add	r2, pc, #4	; (adr r2, 8007aa8 <OutputDbgTrace+0x18>)
 8007aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa8:	08007ac5 	.word	0x08007ac5
 8007aac:	08007ae9 	.word	0x08007ae9
 8007ab0:	08007aef 	.word	0x08007aef
 8007ab4:	08007b03 	.word	0x08007b03
 8007ab8:	08007b0f 	.word	0x08007b0f
 8007abc:	08007b15 	.word	0x08007b15
 8007ac0:	08007b23 	.word	0x08007b23
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	7a5b      	ldrb	r3, [r3, #9]
 8007acc:	2bff      	cmp	r3, #255	; 0xff
 8007ace:	d005      	beq.n	8007adc <OutputDbgTrace+0x4c>
 8007ad0:	2bff      	cmp	r3, #255	; 0xff
 8007ad2:	dc05      	bgt.n	8007ae0 <OutputDbgTrace+0x50>
 8007ad4:	2b0e      	cmp	r3, #14
 8007ad6:	d005      	beq.n	8007ae4 <OutputDbgTrace+0x54>
 8007ad8:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8007ada:	e001      	b.n	8007ae0 <OutputDbgTrace+0x50>
          break;
 8007adc:	bf00      	nop
 8007ade:	e027      	b.n	8007b30 <OutputDbgTrace+0xa0>
          break;
 8007ae0:	bf00      	nop
 8007ae2:	e025      	b.n	8007b30 <OutputDbgTrace+0xa0>
          break;
 8007ae4:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8007ae6:	e023      	b.n	8007b30 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8007aec:	e020      	b.n	8007b30 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	7a5b      	ldrb	r3, [r3, #9]
 8007af6:	2b0e      	cmp	r3, #14
 8007af8:	d001      	beq.n	8007afe <OutputDbgTrace+0x6e>
 8007afa:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8007afc:	e000      	b.n	8007b00 <OutputDbgTrace+0x70>
          break;
 8007afe:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007b00:	e016      	b.n	8007b30 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	7a5b      	ldrb	r3, [r3, #9]
 8007b0a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007b0c:	e010      	b.n	8007b30 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8007b12:	e00d      	b.n	8007b30 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	7a5b      	ldrb	r3, [r3, #9]
 8007b1c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8007b1e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007b20:	e006      	b.n	8007b30 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	7a5b      	ldrb	r3, [r3, #9]
 8007b2a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8007b2c:	e000      	b.n	8007b30 <OutputDbgTrace+0xa0>

    default:
      break;
 8007b2e:	bf00      	nop
  }

  return;
 8007b30:	bf00      	nop
}
 8007b32:	3714      	adds	r7, #20
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8007b40:	4b03      	ldr	r3, [pc, #12]	; (8007b50 <LL_FLASH_GetUDN+0x14>)
 8007b42:	681b      	ldr	r3, [r3, #0]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	1fff7580 	.word	0x1fff7580

08007b54 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8007b54:	b480      	push	{r7}
 8007b56:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8007b58:	4b03      	ldr	r3, [pc, #12]	; (8007b68 <LL_FLASH_GetDeviceID+0x14>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	b2db      	uxtb	r3, r3
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr
 8007b68:	1fff7584 	.word	0x1fff7584

08007b6c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 8007b70:	4b03      	ldr	r3, [pc, #12]	; (8007b80 <LL_FLASH_GetSTCompanyID+0x14>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	0a1b      	lsrs	r3, r3, #8
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr
 8007b80:	1fff7584 	.word	0x1fff7584

08007b84 <APP_BLE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 8007b84:	b5b0      	push	{r4, r5, r7, lr}
 8007b86:	b08c      	sub	sp, #48	; 0x30
 8007b88:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8007b8a:	4b2a      	ldr	r3, [pc, #168]	; (8007c34 <APP_BLE_Init+0xb0>)
 8007b8c:	463c      	mov	r4, r7
 8007b8e:	461d      	mov	r5, r3
 8007b90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b98:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007b9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 8007ba0:	f000 f960 	bl	8007e64 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8007ba4:	2101      	movs	r1, #1
 8007ba6:	2002      	movs	r0, #2
 8007ba8:	f000 fedc 	bl	8008964 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8007bac:	4a22      	ldr	r2, [pc, #136]	; (8007c38 <APP_BLE_Init+0xb4>)
 8007bae:	2100      	movs	r1, #0
 8007bb0:	2004      	movs	r0, #4
 8007bb2:	f000 ffeb 	bl	8008b8c <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 8007bb6:	463b      	mov	r3, r7
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f7ff fa43 	bl	8007044 <SHCI_C2_BLE_Init>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d001      	beq.n	8007bc8 <APP_BLE_Init+0x44>
  {
    Error_Handler();
 8007bc4:	f7fa f888 	bl	8001cd8 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8007bc8:	f000 f962 	bl	8007e90 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8007bcc:	f7ff fcca 	bl	8007564 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8007bd0:	4b1a      	ldr	r3, [pc, #104]	; (8007c3c <APP_BLE_Init+0xb8>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8007bd8:	4b18      	ldr	r3, [pc, #96]	; (8007c3c <APP_BLE_Init+0xb8>)
 8007bda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007bde:	82da      	strh	r2, [r3, #22]
  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8007be0:	4a17      	ldr	r2, [pc, #92]	; (8007c40 <APP_BLE_Init+0xbc>)
 8007be2:	2100      	movs	r1, #0
 8007be4:	2001      	movs	r0, #1
 8007be6:	f000 ffd1 	bl	8008b8c <UTIL_SEQ_RegTask>
   */
#if(BLE_CFG_OTA_REBOOT_CHAR != 0)
  manuf_data[sizeof(manuf_data)-8] = CFG_FEATURE_OTA_REBOOT;
#endif
#if(RADIO_ACTIVITY_EVENT != 0)
  aci_hal_set_radio_activity_mask(0x0006);
 8007bea:	2006      	movs	r0, #6
 8007bec:	f7fe fd87 	bl	80066fe <aci_hal_set_radio_activity_mask>
  mutex = 1;
#endif
  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 8007bf0:	f000 fbc2 	bl	8008378 <P2PS_APP_Init>

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 8007bf4:	4b13      	ldr	r3, [pc, #76]	; (8007c44 <APP_BLE_Init+0xc0>)
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	4913      	ldr	r1, [pc, #76]	; (8007c48 <APP_BLE_Init+0xc4>)
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	f7f9 fa40 	bl	8001080 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 8007c00:	4b12      	ldr	r3, [pc, #72]	; (8007c4c <APP_BLE_Init+0xc8>)
 8007c02:	2200      	movs	r2, #0
 8007c04:	4912      	ldr	r1, [pc, #72]	; (8007c50 <APP_BLE_Init+0xcc>)
 8007c06:	2000      	movs	r0, #0
 8007c08:	f7f9 fa3a 	bl	8001080 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8007c0c:	4b0b      	ldr	r3, [pc, #44]	; (8007c3c <APP_BLE_Init+0xb8>)
 8007c0e:	2200      	movs	r2, #0
 8007c10:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8007c12:	4b0a      	ldr	r3, [pc, #40]	; (8007c3c <APP_BLE_Init+0xb8>)
 8007c14:	2200      	movs	r2, #0
 8007c16:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8007c18:	4b0e      	ldr	r3, [pc, #56]	; (8007c54 <APP_BLE_Init+0xd0>)
 8007c1a:	2280      	movs	r2, #128	; 0x80
 8007c1c:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8007c1e:	4b0e      	ldr	r3, [pc, #56]	; (8007c58 <APP_BLE_Init+0xd4>)
 8007c20:	22a0      	movs	r2, #160	; 0xa0
 8007c22:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
   Adv_Request(APP_BLE_FAST_ADV);
 8007c24:	2001      	movs	r0, #1
 8007c26:	f000 f9f5 	bl	8008014 <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 8007c2a:	bf00      	nop
}
 8007c2c:	3730      	adds	r7, #48	; 0x30
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bdb0      	pop	{r4, r5, r7, pc}
 8007c32:	bf00      	nop
 8007c34:	08008ed0 	.word	0x08008ed0
 8007c38:	080069b1 	.word	0x080069b1
 8007c3c:	20000130 	.word	0x20000130
 8007c40:	0800817d 	.word	0x0800817d
 8007c44:	080081b5 	.word	0x080081b5
 8007c48:	200001b1 	.word	0x200001b1
 8007c4c:	080081c5 	.word	0x080081c5
 8007c50:	200001b2 	.word	0x200001b2
 8007c54:	200001b4 	.word	0x200001b4
 8007c58:	200001b6 	.word	0x200001b6

08007c5c <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b08c      	sub	sp, #48	; 0x30
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blecore_aci *blecore_evt;
  hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete;
  uint8_t TX_PHY, RX_PHY;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8007c64:	2342      	movs	r3, #66	; 0x42
 8007c66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  switch (event_pckt->evt)
 8007c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	2bff      	cmp	r3, #255	; 0xff
 8007c76:	f000 8081 	beq.w	8007d7c <SVCCTL_App_Notification+0x120>
 8007c7a:	2bff      	cmp	r3, #255	; 0xff
 8007c7c:	f300 80d2 	bgt.w	8007e24 <SVCCTL_App_Notification+0x1c8>
 8007c80:	2b05      	cmp	r3, #5
 8007c82:	d002      	beq.n	8007c8a <SVCCTL_App_Notification+0x2e>
 8007c84:	2b3e      	cmp	r3, #62	; 0x3e
 8007c86:	d020      	beq.n	8007cca <SVCCTL_App_Notification+0x6e>

      default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8007c88:	e0cc      	b.n	8007e24 <SVCCTL_App_Notification+0x1c8>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 8007c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c8c:	3302      	adds	r3, #2
 8007c8e:	613b      	str	r3, [r7, #16]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007c96:	b29a      	uxth	r2, r3
 8007c98:	4b66      	ldr	r3, [pc, #408]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007c9a:	8adb      	ldrh	r3, [r3, #22]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d106      	bne.n	8007cae <SVCCTL_App_Notification+0x52>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8007ca0:	4b64      	ldr	r3, [pc, #400]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8007ca6:	4b63      	ldr	r3, [pc, #396]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 8007cae:	2001      	movs	r0, #1
 8007cb0:	f000 f9b0 	bl	8008014 <Adv_Request>
      handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8007cb4:	4b60      	ldr	r3, [pc, #384]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	701a      	strb	r2, [r3, #0]
      handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8007cba:	4b5e      	ldr	r3, [pc, #376]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007cbc:	8ada      	ldrh	r2, [r3, #22]
 8007cbe:	4b5e      	ldr	r3, [pc, #376]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007cc0:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&handleNotification);
 8007cc2:	485d      	ldr	r0, [pc, #372]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007cc4:	f000 fb44 	bl	8008350 <P2PS_APP_Notification>
    break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8007cc8:	e0af      	b.n	8007e2a <SVCCTL_App_Notification+0x1ce>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 8007cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ccc:	3302      	adds	r3, #2
 8007cce:	61fb      	str	r3, [r7, #28]
      switch (meta_evt->subevent)
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	2b0c      	cmp	r3, #12
 8007cd6:	d005      	beq.n	8007ce4 <SVCCTL_App_Notification+0x88>
 8007cd8:	2b0c      	cmp	r3, #12
 8007cda:	dc4b      	bgt.n	8007d74 <SVCCTL_App_Notification+0x118>
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d017      	beq.n	8007d10 <SVCCTL_App_Notification+0xb4>
 8007ce0:	2b03      	cmp	r3, #3
          break;
 8007ce2:	e047      	b.n	8007d74 <SVCCTL_App_Notification+0x118>
          evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	61bb      	str	r3, [r7, #24]
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY);
 8007cea:	4b52      	ldr	r3, [pc, #328]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007cec:	8adb      	ldrh	r3, [r3, #22]
 8007cee:	f107 020e 	add.w	r2, r7, #14
 8007cf2:	f107 010f 	add.w	r1, r7, #15
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7fe fd6f 	bl	80067da <hci_le_read_phy>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret == BLE_STATUS_SUCCESS)
 8007d02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d136      	bne.n	8007d78 <SVCCTL_App_Notification+0x11c>
            if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 8007d0a:	7bfb      	ldrb	r3, [r7, #15]
 8007d0c:	2b02      	cmp	r3, #2
          break;
 8007d0e:	e033      	b.n	8007d78 <SVCCTL_App_Notification+0x11c>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 8007d10:	69fb      	ldr	r3, [r7, #28]
 8007d12:	3301      	adds	r3, #1
 8007d14:	617b      	str	r3, [r7, #20]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8007d16:	4b47      	ldr	r3, [pc, #284]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007d18:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7f9 fa29 	bl	8001174 <HW_TS_Stop>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8007d22:	4b44      	ldr	r3, [pc, #272]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007d24:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d28:	2b04      	cmp	r3, #4
 8007d2a:	d104      	bne.n	8007d36 <SVCCTL_App_Notification+0xda>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8007d2c:	4b41      	ldr	r3, [pc, #260]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007d2e:	2206      	movs	r2, #6
 8007d30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8007d34:	e003      	b.n	8007d3e <SVCCTL_App_Notification+0xe2>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8007d36:	4b3f      	ldr	r3, [pc, #252]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007d38:	2205      	movs	r2, #5
 8007d3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete_event->Connection_Handle;
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	4b3b      	ldr	r3, [pc, #236]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007d48:	82da      	strh	r2, [r3, #22]
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8007d4a:	4b3b      	ldr	r3, [pc, #236]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8007d50:	4b38      	ldr	r3, [pc, #224]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007d52:	8ada      	ldrh	r2, [r3, #22]
 8007d54:	4b38      	ldr	r3, [pc, #224]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007d56:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 8007d58:	4837      	ldr	r0, [pc, #220]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007d5a:	f000 faf9 	bl	8008350 <P2PS_APP_Notification>
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8007d5e:	4b36      	ldr	r3, [pc, #216]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007d60:	2200      	movs	r2, #0
 8007d62:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8007d64:	4b33      	ldr	r3, [pc, #204]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007d66:	8ada      	ldrh	r2, [r3, #22]
 8007d68:	4b33      	ldr	r3, [pc, #204]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007d6a:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 8007d6c:	4832      	ldr	r0, [pc, #200]	; (8007e38 <SVCCTL_App_Notification+0x1dc>)
 8007d6e:	f000 faef 	bl	8008350 <P2PS_APP_Notification>
        break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8007d72:	e002      	b.n	8007d7a <SVCCTL_App_Notification+0x11e>
          break;
 8007d74:	bf00      	nop
 8007d76:	e058      	b.n	8007e2a <SVCCTL_App_Notification+0x1ce>
          break;
 8007d78:	bf00      	nop
    break; /* HCI_LE_META_EVT_CODE */
 8007d7a:	e056      	b.n	8007e2a <SVCCTL_App_Notification+0x1ce>
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8007d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d7e:	3302      	adds	r3, #2
 8007d80:	627b      	str	r3, [r7, #36]	; 0x24
      switch (blecore_evt->ecode)
 8007d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d84:	881b      	ldrh	r3, [r3, #0]
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d8c:	d046      	beq.n	8007e1c <SVCCTL_App_Notification+0x1c0>
 8007d8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d92:	dc49      	bgt.n	8007e28 <SVCCTL_App_Notification+0x1cc>
 8007d94:	2b04      	cmp	r3, #4
 8007d96:	d036      	beq.n	8007e06 <SVCCTL_App_Notification+0x1aa>
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	db45      	blt.n	8007e28 <SVCCTL_App_Notification+0x1cc>
 8007d9c:	f240 420a 	movw	r2, #1034	; 0x40a
 8007da0:	4293      	cmp	r3, r2
 8007da2:	dc41      	bgt.n	8007e28 <SVCCTL_App_Notification+0x1cc>
 8007da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007da8:	db3e      	blt.n	8007e28 <SVCCTL_App_Notification+0x1cc>
 8007daa:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8007dae:	2b0a      	cmp	r3, #10
 8007db0:	d83a      	bhi.n	8007e28 <SVCCTL_App_Notification+0x1cc>
 8007db2:	a201      	add	r2, pc, #4	; (adr r2, 8007db8 <SVCCTL_App_Notification+0x15c>)
 8007db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db8:	08007e21 	.word	0x08007e21
 8007dbc:	08007dff 	.word	0x08007dff
 8007dc0:	08007e21 	.word	0x08007e21
 8007dc4:	08007e21 	.word	0x08007e21
 8007dc8:	08007e21 	.word	0x08007e21
 8007dcc:	08007de5 	.word	0x08007de5
 8007dd0:	08007e29 	.word	0x08007e29
 8007dd4:	08007e21 	.word	0x08007e21
 8007dd8:	08007e21 	.word	0x08007e21
 8007ddc:	08007df1 	.word	0x08007df1
 8007de0:	08007e21 	.word	0x08007e21
          aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8007de4:	4b13      	ldr	r3, [pc, #76]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007de6:	8adb      	ldrh	r3, [r3, #22]
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7fe f8e2 	bl	8005fb2 <aci_gap_allow_rebond>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8007dee:	e018      	b.n	8007e22 <SVCCTL_App_Notification+0x1c6>
          aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, 1); /* CONFIRM_YES = 1 */
 8007df0:	4b10      	ldr	r3, [pc, #64]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007df2:	8adb      	ldrh	r3, [r3, #22]
 8007df4:	2101      	movs	r1, #1
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fe f925 	bl	8006046 <aci_gap_numeric_comparison_value_confirm_yesno>
      break;
 8007dfc:	e011      	b.n	8007e22 <SVCCTL_App_Notification+0x1c6>
            pairing_complete = (aci_gap_pairing_complete_event_rp0*)blecore_evt->data;
 8007dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e00:	3302      	adds	r3, #2
 8007e02:	623b      	str	r3, [r7, #32]
           break;    
 8007e04:	e00d      	b.n	8007e22 <SVCCTL_App_Notification+0x1c6>
          BSP_LED_On(LED_GREEN);
 8007e06:	2001      	movs	r0, #1
 8007e08:	f7fa f9a2 	bl	8002150 <BSP_LED_On>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 8007e0c:	4b09      	ldr	r3, [pc, #36]	; (8007e34 <SVCCTL_App_Notification+0x1d8>)
 8007e0e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8007e12:	210a      	movs	r1, #10
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7f9 fa39 	bl	800128c <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8007e1a:	e002      	b.n	8007e22 <SVCCTL_App_Notification+0x1c6>
      break;
 8007e1c:	bf00      	nop
 8007e1e:	e003      	b.n	8007e28 <SVCCTL_App_Notification+0x1cc>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8007e20:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8007e22:	e001      	b.n	8007e28 <SVCCTL_App_Notification+0x1cc>
      break;
 8007e24:	bf00      	nop
 8007e26:	e000      	b.n	8007e2a <SVCCTL_App_Notification+0x1ce>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8007e28:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8007e2a:	2301      	movs	r3, #1
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3730      	adds	r7, #48	; 0x30
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	20000130 	.word	0x20000130
 8007e38:	200005b8 	.word	0x200005b8

08007e3c <APP_BLE_Key_Button1_Action>:
    return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	af00      	add	r7, sp, #0
  P2PS_APP_SW1_Button_Action();
 8007e40:	f000 face 	bl	80083e0 <P2PS_APP_SW1_Button_Action>
}
 8007e44:	bf00      	nop
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	af00      	add	r7, sp, #0
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )    
  UTIL_SEQ_SetTask( 1<<CFG_TASK_CONN_UPDATE_REG_ID, CFG_SCH_PRIO_0);
#endif
  
  return;
 8007e4c:	bf00      	nop
}
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e54:	4770      	bx	lr

08007e56 <APP_BLE_Key_Button3_Action>:

void APP_BLE_Key_Button3_Action(void)
{
 8007e56:	b480      	push	{r7}
 8007e58:	af00      	add	r7, sp, #0
}
 8007e5a:	bf00      	nop
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr

08007e64 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8007e6a:	4b06      	ldr	r3, [pc, #24]	; (8007e84 <Ble_Tl_Init+0x20>)
 8007e6c:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8007e6e:	4b06      	ldr	r3, [pc, #24]	; (8007e88 <Ble_Tl_Init+0x24>)
 8007e70:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8007e72:	463b      	mov	r3, r7
 8007e74:	4619      	mov	r1, r3
 8007e76:	4805      	ldr	r0, [pc, #20]	; (8007e8c <Ble_Tl_Init+0x28>)
 8007e78:	f7fe fd7e 	bl	8006978 <hci_init>

  return;
 8007e7c:	bf00      	nop
}
 8007e7e:	3708      	adds	r7, #8
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	200300d4 	.word	0x200300d4
 8007e88:	0800824f 	.word	0x0800824f
 8007e8c:	08008217 	.word	0x08008217

08007e90 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void){
 8007e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e92:	b08f      	sub	sp, #60	; 0x3c
 8007e94:	af06      	add	r7, sp, #24

  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint32_t srd_bd_addr[2];
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 8007e96:	2300      	movs	r3, #0
 8007e98:	803b      	strh	r3, [r7, #0]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 8007e9a:	f7fe fc7a 	bl	8006792 <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 8007e9e:	f000 f929 	bl	80080f4 <BleGetBdAddress>
 8007ea2:	61f8      	str	r0, [r7, #28]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8007ea4:	69fa      	ldr	r2, [r7, #28]
 8007ea6:	2106      	movs	r1, #6
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	f7fe fb68 	bl	800657e <aci_hal_write_config_data>
                            CONFIG_DATA_PUBADDR_LEN,
                            (uint8_t*) bd_addr);

  /* BLE MAC in ADV Packet */
  manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	795a      	ldrb	r2, [r3, #5]
 8007eb2:	4b52      	ldr	r3, [pc, #328]	; (8007ffc <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007eb4:	721a      	strb	r2, [r3, #8]
  manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	791a      	ldrb	r2, [r3, #4]
 8007eba:	4b50      	ldr	r3, [pc, #320]	; (8007ffc <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007ebc:	725a      	strb	r2, [r3, #9]
  manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	78da      	ldrb	r2, [r3, #3]
 8007ec2:	4b4e      	ldr	r3, [pc, #312]	; (8007ffc <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007ec4:	729a      	strb	r2, [r3, #10]
  manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 8007ec6:	69fb      	ldr	r3, [r7, #28]
 8007ec8:	789a      	ldrb	r2, [r3, #2]
 8007eca:	4b4c      	ldr	r3, [pc, #304]	; (8007ffc <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007ecc:	72da      	strb	r2, [r3, #11]
  manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	785a      	ldrb	r2, [r3, #1]
 8007ed2:	4b4a      	ldr	r3, [pc, #296]	; (8007ffc <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007ed4:	731a      	strb	r2, [r3, #12]
  manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 8007ed6:	69fb      	ldr	r3, [r7, #28]
 8007ed8:	781a      	ldrb	r2, [r3, #0]
 8007eda:	4b48      	ldr	r3, [pc, #288]	; (8007ffc <Ble_Hci_Gap_Gatt_Init+0x16c>)
 8007edc:	735a      	strb	r2, [r3, #13]
   * Static random Address
   * The two upper bits shall be set to 1
   * The lowest 32bits is read from the UDN to differentiate between devices
   * The RNG may be used to provide a random number on each power on
   */
  srd_bd_addr[1] =  0x0000ED6E;
 8007ede:	f64e 536e 	movw	r3, #60782	; 0xed6e
 8007ee2:	60bb      	str	r3, [r7, #8]
  srd_bd_addr[0] =  LL_FLASH_GetUDN( );
 8007ee4:	f7ff fe2a 	bl	8007b3c <LL_FLASH_GetUDN>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	607b      	str	r3, [r7, #4]
  aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr );
 8007eec:	1d3b      	adds	r3, r7, #4
 8007eee:	461a      	mov	r2, r3
 8007ef0:	2106      	movs	r1, #6
 8007ef2:	202e      	movs	r0, #46	; 0x2e
 8007ef4:	f7fe fb43 	bl	800657e <aci_hal_write_config_data>

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 8007ef8:	4a41      	ldr	r2, [pc, #260]	; (8008000 <Ble_Hci_Gap_Gatt_Init+0x170>)
 8007efa:	2110      	movs	r1, #16
 8007efc:	2018      	movs	r0, #24
 8007efe:	f7fe fb3e 	bl	800657e <aci_hal_write_config_data>

   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 8007f02:	4a40      	ldr	r2, [pc, #256]	; (8008004 <Ble_Hci_Gap_Gatt_Init+0x174>)
 8007f04:	2110      	movs	r1, #16
 8007f06:	2008      	movs	r0, #8
 8007f08:	f7fe fb39 	bl	800657e <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8007f0c:	2118      	movs	r1, #24
 8007f0e:	2001      	movs	r0, #1
 8007f10:	f7fe fb9e 	bl	8006650 <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 8007f14:	f7fe f8ee 	bl	80060f4 <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8007f1c:	7efb      	ldrb	r3, [r7, #27]
 8007f1e:	f043 0301 	orr.w	r3, r3, #1
 8007f22:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 8007f24:	7efb      	ldrb	r3, [r7, #27]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d01e      	beq.n	8007f68 <Ble_Hci_Gap_Gatt_Init+0xd8>
  {
    const char *name = "BREATHE";
 8007f2a:	4b37      	ldr	r3, [pc, #220]	; (8008008 <Ble_Hci_Gap_Gatt_Init+0x178>)
 8007f2c:	617b      	str	r3, [r7, #20]
    aci_gap_init(role, 0,
 8007f2e:	f107 0212 	add.w	r2, r7, #18
 8007f32:	7ef8      	ldrb	r0, [r7, #27]
 8007f34:	f107 030e 	add.w	r3, r7, #14
 8007f38:	9301      	str	r3, [sp, #4]
 8007f3a:	f107 0310 	add.w	r3, r7, #16
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	4613      	mov	r3, r2
 8007f42:	2207      	movs	r2, #7
 8007f44:	2100      	movs	r1, #0
 8007f46:	f7fd ff29 	bl	8005d9c <aci_gap_init>
                 APPBLE_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 8007f4a:	8a7c      	ldrh	r4, [r7, #18]
 8007f4c:	8a3d      	ldrh	r5, [r7, #16]
 8007f4e:	6978      	ldr	r0, [r7, #20]
 8007f50:	f7f8 f914 	bl	800017c <strlen>
 8007f54:	4603      	mov	r3, r0
 8007f56:	b2da      	uxtb	r2, r3
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	4613      	mov	r3, r2
 8007f5e:	2200      	movs	r2, #0
 8007f60:	4629      	mov	r1, r5
 8007f62:	4620      	mov	r0, r4
 8007f64:	f7fe fa84 	bl	8006470 <aci_gatt_update_char_value>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 8007f68:	8a78      	ldrh	r0, [r7, #18]
 8007f6a:	89f9      	ldrh	r1, [r7, #14]
 8007f6c:	463b      	mov	r3, r7
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	2302      	movs	r3, #2
 8007f72:	2200      	movs	r2, #0
 8007f74:	f7fe fa7c 	bl	8006470 <aci_gatt_update_char_value>
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
  }
  /**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8007f78:	2202      	movs	r2, #2
 8007f7a:	2102      	movs	r1, #2
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	f7fe fc94 	bl	80068aa <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8007f82:	4b22      	ldr	r3, [pc, #136]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007f84:	2201      	movs	r2, #1
 8007f86:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8007f88:	4b20      	ldr	r3, [pc, #128]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7fd fe13 	bl	8005bb8 <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8007f92:	4b1e      	ldr	r3, [pc, #120]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007f94:	2201      	movs	r2, #1
 8007f96:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8007f98:	4b1c      	ldr	r3, [pc, #112]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007f9a:	2208      	movs	r2, #8
 8007f9c:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8007f9e:	4b1b      	ldr	r3, [pc, #108]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fa0:	2210      	movs	r2, #16
 8007fa2:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8007fa4:	4b19      	ldr	r3, [pc, #100]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8007faa:	4b18      	ldr	r3, [pc, #96]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fac:	4a18      	ldr	r2, [pc, #96]	; (8008010 <Ble_Hci_Gap_Gatt_Init+0x180>)
 8007fae:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8007fb0:	4b16      	ldr	r3, [pc, #88]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	709a      	strb	r2, [r3, #2]

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8007fb6:	4b15      	ldr	r3, [pc, #84]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fb8:	789c      	ldrb	r4, [r3, #2]
 8007fba:	4b14      	ldr	r3, [pc, #80]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fbc:	785d      	ldrb	r5, [r3, #1]
 8007fbe:	4b13      	ldr	r3, [pc, #76]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fc0:	791b      	ldrb	r3, [r3, #4]
 8007fc2:	4a12      	ldr	r2, [pc, #72]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fc4:	7952      	ldrb	r2, [r2, #5]
 8007fc6:	4911      	ldr	r1, [pc, #68]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fc8:	78c9      	ldrb	r1, [r1, #3]
 8007fca:	4810      	ldr	r0, [pc, #64]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fcc:	6880      	ldr	r0, [r0, #8]
 8007fce:	2600      	movs	r6, #0
 8007fd0:	9604      	str	r6, [sp, #16]
 8007fd2:	9003      	str	r0, [sp, #12]
 8007fd4:	9102      	str	r1, [sp, #8]
 8007fd6:	9201      	str	r2, [sp, #4]
 8007fd8:	9300      	str	r3, [sp, #0]
 8007fda:	2300      	movs	r3, #0
 8007fdc:	2201      	movs	r2, #1
 8007fde:	4629      	mov	r1, r5
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	f7fd fe33 	bl	8005c4c <aci_gap_set_authentication_requirement>
                                         );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8007fe6:	4b09      	ldr	r3, [pc, #36]	; (800800c <Ble_Hci_Gap_Gatt_Init+0x17c>)
 8007fe8:	789b      	ldrb	r3, [r3, #2]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d001      	beq.n	8007ff2 <Ble_Hci_Gap_Gatt_Init+0x162>
   {
     aci_gap_configure_whitelist();
 8007fee:	f7fd ffbc 	bl	8005f6a <aci_gap_configure_whitelist>
   }
}
 8007ff2:	bf00      	nop
 8007ff4:	3724      	adds	r7, #36	; 0x24
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	20000028 	.word	0x20000028
 8008000:	080090b4 	.word	0x080090b4
 8008004:	080090c4 	.word	0x080090c4
 8008008:	08008f00 	.word	0x08008f00
 800800c:	20000130 	.word	0x20000130
 8008010:	0001b207 	.word	0x0001b207

08008014 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b08c      	sub	sp, #48	; 0x30
 8008018:	af08      	add	r7, sp, #32
 800801a:	4603      	mov	r3, r0
 800801c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800801e:	2342      	movs	r3, #66	; 0x42
 8008020:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (New_Status == APP_BLE_FAST_ADV)
 8008022:	79fb      	ldrb	r3, [r7, #7]
 8008024:	2b01      	cmp	r3, #1
 8008026:	d106      	bne.n	8008036 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8008028:	4b2b      	ldr	r3, [pc, #172]	; (80080d8 <Adv_Request+0xc4>)
 800802a:	881b      	ldrh	r3, [r3, #0]
 800802c:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800802e:	4b2b      	ldr	r3, [pc, #172]	; (80080dc <Adv_Request+0xc8>)
 8008030:	881b      	ldrh	r3, [r3, #0]
 8008032:	81bb      	strh	r3, [r7, #12]
 8008034:	e005      	b.n	8008042 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8008036:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800803a:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800803c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8008040:	81bb      	strh	r3, [r7, #12]

    /**
     * Stop the timer, it will be restarted for a new shot
     * It does not hurt if the timer was not running
     */
    HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8008042:	4b27      	ldr	r3, [pc, #156]	; (80080e0 <Adv_Request+0xcc>)
 8008044:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008048:	4618      	mov	r0, r3
 800804a:	f7f9 f893 	bl	8001174 <HW_TS_Stop>

    APP_DBG_MSG("First index in %d state \n", BleApplicationContext.Device_Connection_Status);

    if ((New_Status == APP_BLE_LP_ADV)
 800804e:	79fb      	ldrb	r3, [r7, #7]
 8008050:	2b02      	cmp	r3, #2
 8008052:	d10d      	bne.n	8008070 <Adv_Request+0x5c>
        && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8008054:	4b22      	ldr	r3, [pc, #136]	; (80080e0 <Adv_Request+0xcc>)
 8008056:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800805a:	2b01      	cmp	r3, #1
 800805c:	d004      	beq.n	8008068 <Adv_Request+0x54>
            || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800805e:	4b20      	ldr	r3, [pc, #128]	; (80080e0 <Adv_Request+0xcc>)
 8008060:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008064:	2b02      	cmp	r3, #2
 8008066:	d103      	bne.n	8008070 <Adv_Request+0x5c>
    {
      /* Connection in ADVERTISE mode have to stop the current advertising */
      ret = aci_gap_set_non_discoverable();
 8008068:	f7fd fca4 	bl	80059b4 <aci_gap_set_non_discoverable>
 800806c:	4603      	mov	r3, r0
 800806e:	72fb      	strb	r3, [r7, #11]
      {
        APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
      }
    }

    BleApplicationContext.Device_Connection_Status = New_Status;
 8008070:	4a1b      	ldr	r2, [pc, #108]	; (80080e0 <Adv_Request+0xcc>)
 8008072:	79fb      	ldrb	r3, [r7, #7]
 8008074:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 8008078:	4b19      	ldr	r3, [pc, #100]	; (80080e0 <Adv_Request+0xcc>)
 800807a:	7e1b      	ldrb	r3, [r3, #24]
 800807c:	89ba      	ldrh	r2, [r7, #12]
 800807e:	89f9      	ldrh	r1, [r7, #14]
 8008080:	2000      	movs	r0, #0
 8008082:	9006      	str	r0, [sp, #24]
 8008084:	2000      	movs	r0, #0
 8008086:	9005      	str	r0, [sp, #20]
 8008088:	4816      	ldr	r0, [pc, #88]	; (80080e4 <Adv_Request+0xd0>)
 800808a:	9004      	str	r0, [sp, #16]
 800808c:	9303      	str	r3, [sp, #12]
 800808e:	4b16      	ldr	r3, [pc, #88]	; (80080e8 <Adv_Request+0xd4>)
 8008090:	9302      	str	r3, [sp, #8]
 8008092:	2308      	movs	r3, #8
 8008094:	9301      	str	r3, [sp, #4]
 8008096:	2300      	movs	r3, #0
 8008098:	9300      	str	r3, [sp, #0]
 800809a:	2300      	movs	r3, #0
 800809c:	2000      	movs	r0, #0
 800809e:	f7fd fcad 	bl	80059fc <aci_gap_set_discoverable>
 80080a2:	4603      	mov	r3, r0
 80080a4:	72fb      	strb	r3, [r7, #11]
        BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
        0,
        0);

    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
 80080a6:	4911      	ldr	r1, [pc, #68]	; (80080ec <Adv_Request+0xd8>)
 80080a8:	200e      	movs	r0, #14
 80080aa:	f7fd ff02 	bl	8005eb2 <aci_gap_update_adv_data>
 80080ae:	4603      	mov	r3, r0
 80080b0:	72fb      	strb	r3, [r7, #11]
    if (ret == BLE_STATUS_SUCCESS)
 80080b2:	7afb      	ldrb	r3, [r7, #11]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d10a      	bne.n	80080ce <Adv_Request+0xba>
    {
      if (New_Status == APP_BLE_FAST_ADV)
 80080b8:	79fb      	ldrb	r3, [r7, #7]
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d107      	bne.n	80080ce <Adv_Request+0xba>
      {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
        /* Start Timer to STOP ADV - TIMEOUT */
        HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 80080be:	4b08      	ldr	r3, [pc, #32]	; (80080e0 <Adv_Request+0xcc>)
 80080c0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80080c4:	490a      	ldr	r1, [pc, #40]	; (80080f0 <Adv_Request+0xdc>)
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7f9 f8e0 	bl	800128c <HW_TS_Start>
      {
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
      }
    }

  return;
 80080cc:	bf00      	nop
 80080ce:	bf00      	nop
}
 80080d0:	3710      	adds	r7, #16
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop
 80080d8:	200001b4 	.word	0x200001b4
 80080dc:	200001b6 	.word	0x200001b6
 80080e0:	20000130 	.word	0x20000130
 80080e4:	20000149 	.word	0x20000149
 80080e8:	080090d4 	.word	0x080090d4
 80080ec:	20000028 	.word	0x20000028
 80080f0:	0001e046 	.word	0x0001e046

080080f4 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 80080fa:	f7ff fd1f 	bl	8007b3c <LL_FLASH_GetUDN>
 80080fe:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008106:	d023      	beq.n	8008150 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8008108:	f7ff fd30 	bl	8007b6c <LL_FLASH_GetSTCompanyID>
 800810c:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800810e:	f7ff fd21 	bl	8007b54 <LL_FLASH_GetDeviceID>
 8008112:	6078      	str	r0, [r7, #4]
 * bit[23:16] : Device ID.
 * bit[15:0] : The last 16bits from the UDN
 * Note: In order to use the Public Address in a final product, a dedicated
 * 24bits company ID (OUI) shall be bought.
 */
    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	b2da      	uxtb	r2, r3
 8008118:	4b16      	ldr	r3, [pc, #88]	; (8008174 <BleGetBdAddress+0x80>)
 800811a:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	0a1b      	lsrs	r3, r3, #8
 8008120:	b2da      	uxtb	r2, r3
 8008122:	4b14      	ldr	r3, [pc, #80]	; (8008174 <BleGetBdAddress+0x80>)
 8008124:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)device_id;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	b2da      	uxtb	r2, r3
 800812a:	4b12      	ldr	r3, [pc, #72]	; (8008174 <BleGetBdAddress+0x80>)
 800812c:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	b2da      	uxtb	r2, r3
 8008132:	4b10      	ldr	r3, [pc, #64]	; (8008174 <BleGetBdAddress+0x80>)
 8008134:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	0a1b      	lsrs	r3, r3, #8
 800813a:	b2da      	uxtb	r2, r3
 800813c:	4b0d      	ldr	r3, [pc, #52]	; (8008174 <BleGetBdAddress+0x80>)
 800813e:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	0c1b      	lsrs	r3, r3, #16
 8008144:	b2da      	uxtb	r2, r3
 8008146:	4b0b      	ldr	r3, [pc, #44]	; (8008174 <BleGetBdAddress+0x80>)
 8008148:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 800814a:	4b0a      	ldr	r3, [pc, #40]	; (8008174 <BleGetBdAddress+0x80>)
 800814c:	617b      	str	r3, [r7, #20]
 800814e:	e00b      	b.n	8008168 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 8008150:	2000      	movs	r0, #0
 8008152:	f7fe fdc7 	bl	8006ce4 <OTP_Read>
 8008156:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d002      	beq.n	8008164 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	617b      	str	r3, [r7, #20]
 8008162:	e001      	b.n	8008168 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 8008164:	4b04      	ldr	r3, [pc, #16]	; (8008178 <BleGetBdAddress+0x84>)
 8008166:	617b      	str	r3, [r7, #20]
    }
  }

  return bd_addr;
 8008168:	697b      	ldr	r3, [r7, #20]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3718      	adds	r7, #24
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	2000025c 	.word	0x2000025c
 8008178:	080090ac 	.word	0x080090ac

0800817c <Adv_Cancel>:
 *
 *SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel( void )
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_1 */
  BSP_LED_Off(LED_GREEN);
 8008182:	2001      	movs	r0, #1
 8008184:	f7f9 fffe 	bl	8002184 <BSP_LED_Off>
/* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8008188:	4b09      	ldr	r3, [pc, #36]	; (80081b0 <Adv_Cancel+0x34>)
 800818a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800818e:	2b05      	cmp	r3, #5
 8008190:	d00a      	beq.n	80081a8 <Adv_Cancel+0x2c>

  {

    tBleStatus result = 0x00;
 8008192:	2300      	movs	r3, #0
 8008194:	71fb      	strb	r3, [r7, #7]

    result = aci_gap_set_non_discoverable();
 8008196:	f7fd fc0d 	bl	80059b4 <aci_gap_set_non_discoverable>
 800819a:	4603      	mov	r3, r0
 800819c:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800819e:	4b04      	ldr	r3, [pc, #16]	; (80081b0 <Adv_Cancel+0x34>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  }

/* USER CODE BEGIN Adv_Cancel_2 */

/* USER CODE END Adv_Cancel_2 */
  return;
 80081a6:	bf00      	nop
 80081a8:	bf00      	nop
}
 80081aa:	3708      	adds	r7, #8
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	20000130 	.word	0x20000130

080081b4 <Adv_Cancel_Req>:

static void Adv_Cancel_Req( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_Req_1 */

/* USER CODE END Adv_Cancel_Req_1 */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 80081b8:	2100      	movs	r1, #0
 80081ba:	2001      	movs	r0, #1
 80081bc:	f000 fd08 	bl	8008bd0 <UTIL_SEQ_SetTask>
/* USER CODE BEGIN Adv_Cancel_Req_2 */

/* USER CODE END Adv_Cancel_Req_2 */
  return;
 80081c0:	bf00      	nop
}
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO(){
 80081c4:	b580      	push	{r7, lr}
 80081c6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Switch_OFF_GPIO */
  BSP_LED_Off(LED_GREEN);
 80081c8:	2001      	movs	r0, #1
 80081ca:	f7f9 ffdb 	bl	8002184 <BSP_LED_Off>
/* USER CODE END Switch_OFF_GPIO */
}
 80081ce:	bf00      	nop
 80081d0:	bd80      	pop	{r7, pc}

080081d2 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b082      	sub	sp, #8
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80081da:	2100      	movs	r1, #0
 80081dc:	2004      	movs	r0, #4
 80081de:	f000 fcf7 	bl	8008bd0 <UTIL_SEQ_SetTask>
  return;
 80081e2:	bf00      	nop
}
 80081e4:	3708      	adds	r7, #8
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}

080081ea <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b082      	sub	sp, #8
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80081f2:	2001      	movs	r0, #1
 80081f4:	f000 fd58 	bl	8008ca8 <UTIL_SEQ_SetEvt>
  return;
 80081f8:	bf00      	nop
}
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8008208:	2001      	movs	r0, #1
 800820a:	f000 fd6d 	bl	8008ce8 <UTIL_SEQ_WaitEvt>
  return;
 800820e:	bf00      	nop
}
 8008210:	3708      	adds	r7, #8
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b084      	sub	sp, #16
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	3308      	adds	r3, #8
 8008228:	4618      	mov	r0, r3
 800822a:	f7ff f9eb 	bl	8007604 <SVCCTL_UserEvtRx>
 800822e:	4603      	mov	r3, r0
 8008230:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8008232:	7afb      	ldrb	r3, [r7, #11]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d003      	beq.n	8008240 <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2201      	movs	r2, #1
 800823c:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }
}
 800823e:	e002      	b.n	8008246 <BLE_UserEvtRx+0x30>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	701a      	strb	r2, [r3, #0]
}
 8008246:	bf00      	nop
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 800824e:	b580      	push	{r7, lr}
 8008250:	b084      	sub	sp, #16
 8008252:	af00      	add	r7, sp, #0
 8008254:	4603      	mov	r3, r0
 8008256:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (status)
 8008258:	79fb      	ldrb	r3, [r7, #7]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <BLE_StatusNot+0x16>
 800825e:	2b01      	cmp	r3, #1
 8008260:	d006      	beq.n	8008270 <BLE_StatusNot+0x22>
      UTIL_SEQ_ResumeTask(task_id_list);

      break;

    default:
      break;
 8008262:	e00b      	b.n	800827c <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8008264:	231f      	movs	r3, #31
 8008266:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8008268:	68f8      	ldr	r0, [r7, #12]
 800826a:	f000 fcdd 	bl	8008c28 <UTIL_SEQ_PauseTask>
      break;
 800826e:	e005      	b.n	800827c <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8008270:	231f      	movs	r3, #31
 8008272:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f000 fcf7 	bl	8008c68 <UTIL_SEQ_ResumeTask>
      break;
 800827a:	bf00      	nop
  }
  return;
 800827c:	bf00      	nop
}
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <P2PS_STM_App_Notification>:
static void P2PS_TimeChange_Timer_Callback(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	2b03      	cmp	r3, #3
 8008292:	d019      	beq.n	80082c8 <P2PS_STM_App_Notification+0x44>
 8008294:	2b03      	cmp	r3, #3
 8008296:	dc52      	bgt.n	800833e <P2PS_STM_App_Notification+0xba>
 8008298:	2b00      	cmp	r3, #0
 800829a:	d002      	beq.n	80082a2 <P2PS_STM_App_Notification+0x1e>
 800829c:	2b01      	cmp	r3, #1
 800829e:	d00a      	beq.n	80082b6 <P2PS_STM_App_Notification+0x32>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 80082a0:	e04d      	b.n	800833e <P2PS_STM_App_Notification+0xba>
      P2P_Server_App_Context.Notification_Status = 1;
 80082a2:	4b2a      	ldr	r3, [pc, #168]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 80082a4:	2201      	movs	r2, #1
 80082a6:	701a      	strb	r2, [r3, #0]
      HW_TS_Start(P2P_Server_App_Context.Update_timer_Id, TIME_CHANGE_PERIOD);
 80082a8:	4b28      	ldr	r3, [pc, #160]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 80082aa:	7b9b      	ldrb	r3, [r3, #14]
 80082ac:	21cc      	movs	r1, #204	; 0xcc
 80082ae:	4618      	mov	r0, r3
 80082b0:	f7f8 ffec 	bl	800128c <HW_TS_Start>
      break;
 80082b4:	e046      	b.n	8008344 <P2PS_STM_App_Notification+0xc0>
      P2P_Server_App_Context.Notification_Status = 0;
 80082b6:	4b25      	ldr	r3, [pc, #148]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	701a      	strb	r2, [r3, #0]
      HW_TS_Stop(P2P_Server_App_Context.Update_timer_Id);
 80082bc:	4b23      	ldr	r3, [pc, #140]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 80082be:	7b9b      	ldrb	r3, [r3, #14]
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7f8 ff57 	bl	8001174 <HW_TS_Stop>
      break;
 80082c6:	e03d      	b.n	8008344 <P2PS_STM_App_Notification+0xc0>
      if(pNotification->DataTransfered.pPayload[0] == 0x00){ /* ALL Deviceselected - may be necessary as LB Routeur informs all connection */
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d117      	bne.n	8008302 <P2PS_STM_App_Notification+0x7e>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	3301      	adds	r3, #1
 80082d8:	781b      	ldrb	r3, [r3, #0]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d105      	bne.n	80082ea <P2PS_STM_App_Notification+0x66>
          BSP_LED_On(LED_BLUE);
 80082de:	2000      	movs	r0, #0
 80082e0:	f7f9 ff36 	bl	8002150 <BSP_LED_On>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 80082e4:	4b19      	ldr	r3, [pc, #100]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 80082e6:	2201      	movs	r2, #1
 80082e8:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	3301      	adds	r3, #1
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d105      	bne.n	8008302 <P2PS_STM_App_Notification+0x7e>
          BSP_LED_Off(LED_BLUE);
 80082f6:	2000      	movs	r0, #0
 80082f8:	f7f9 ff44 	bl	8002184 <BSP_LED_Off>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 80082fc:	4b13      	ldr	r3, [pc, #76]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 80082fe:	2200      	movs	r2, #0
 8008300:	709a      	strb	r2, [r3, #2]
      if(pNotification->DataTransfered.pPayload[0] == 0x01){ /* end device 1 selected - may be necessary as LB Routeur informs all connection */
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	2b01      	cmp	r3, #1
 800830a:	d11a      	bne.n	8008342 <P2PS_STM_App_Notification+0xbe>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	3301      	adds	r3, #1
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	2b01      	cmp	r3, #1
 8008316:	d105      	bne.n	8008324 <P2PS_STM_App_Notification+0xa0>
          BSP_LED_On(LED_BLUE);
 8008318:	2000      	movs	r0, #0
 800831a:	f7f9 ff19 	bl	8002150 <BSP_LED_On>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 800831e:	4b0b      	ldr	r3, [pc, #44]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 8008320:	2201      	movs	r2, #1
 8008322:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	3301      	adds	r3, #1
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d108      	bne.n	8008342 <P2PS_STM_App_Notification+0xbe>
          BSP_LED_Off(LED_BLUE);
 8008330:	2000      	movs	r0, #0
 8008332:	f7f9 ff27 	bl	8002184 <BSP_LED_Off>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 8008336:	4b05      	ldr	r3, [pc, #20]	; (800834c <P2PS_STM_App_Notification+0xc8>)
 8008338:	2200      	movs	r2, #0
 800833a:	709a      	strb	r2, [r3, #2]
      break;
 800833c:	e001      	b.n	8008342 <P2PS_STM_App_Notification+0xbe>
      break;
 800833e:	bf00      	nop
 8008340:	e000      	b.n	8008344 <P2PS_STM_App_Notification+0xc0>
      break;
 8008342:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 8008344:	bf00      	nop
}
 8008346:	3708      	adds	r7, #8
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	200001b8 	.word	0x200001b8

08008350 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b082      	sub	sp, #8
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d005      	beq.n	800836c <P2PS_APP_Notification+0x1c>
 8008360:	2b01      	cmp	r3, #1
 8008362:	d000      	beq.n	8008366 <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 8008364:	e003      	b.n	800836e <P2PS_APP_Notification+0x1e>
       P2PS_APP_LED_BUTTON_context_Init();       
 8008366:	f000 f825 	bl	80083b4 <P2PS_APP_LED_BUTTON_context_Init>
    break;
 800836a:	e000      	b.n	800836e <P2PS_APP_Notification+0x1e>
    break;
 800836c:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800836e:	bf00      	nop
}
 8008370:	3708      	adds	r7, #8
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
	...

08008378 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
  //UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
  UTIL_SEQ_RegTask( 1<< CFG_MY_TASK_NOTIFY_TIME, UTIL_SEQ_RFU, P2PS_Send_Notification );
 800837c:	4a09      	ldr	r2, [pc, #36]	; (80083a4 <P2PS_APP_Init+0x2c>)
 800837e:	2100      	movs	r1, #0
 8008380:	2010      	movs	r0, #16
 8008382:	f000 fc03 	bl	8008b8c <UTIL_SEQ_RegTask>

  /* Create timer to change the time and update charecteristic */
    HW_TS_Create(CFG_TIM_PROC_ID_ISR,
 8008386:	4b08      	ldr	r3, [pc, #32]	; (80083a8 <P2PS_APP_Init+0x30>)
 8008388:	2201      	movs	r2, #1
 800838a:	4908      	ldr	r1, [pc, #32]	; (80083ac <P2PS_APP_Init+0x34>)
 800838c:	2000      	movs	r0, #0
 800838e:	f7f8 fe77 	bl	8001080 <HW_TS_Create>
			P2PS_TimeChange_Timer_Callback);

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 8008392:	4b07      	ldr	r3, [pc, #28]	; (80083b0 <P2PS_APP_Init+0x38>)
 8008394:	2200      	movs	r2, #0
 8008396:	701a      	strb	r2, [r3, #0]
  P2PS_APP_LED_BUTTON_context_Init();
 8008398:	f000 f80c 	bl	80083b4 <P2PS_APP_LED_BUTTON_context_Init>
  P2PS_APP_context_Init();
 800839c:	f000 f828 	bl	80083f0 <P2PS_APP_context_Init>
/* USER CODE END P2PS_APP_Init */
  return;
 80083a0:	bf00      	nop
}
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	08008425 	.word	0x08008425
 80083a8:	08008415 	.word	0x08008415
 80083ac:	200001c6 	.word	0x200001c6
 80083b0:	200001b8 	.word	0x200001b8

080083b4 <P2PS_APP_LED_BUTTON_context_Init>:

/* USER CODE BEGIN FD */
void P2PS_APP_LED_BUTTON_context_Init(void){
 80083b4:	b580      	push	{r7, lr}
 80083b6:	af00      	add	r7, sp, #0
  
  BSP_LED_Off(LED_BLUE);
 80083b8:	2000      	movs	r0, #0
 80083ba:	f7f9 fee3 	bl	8002184 <BSP_LED_Off>
  
  #if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 80083be:	4b07      	ldr	r3, [pc, #28]	; (80083dc <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80083c0:	2201      	movs	r2, #1
 80083c2:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 80083c4:	4b05      	ldr	r3, [pc, #20]	; (80083dc <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80083c6:	2200      	movs	r2, #0
 80083c8:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 80083ca:	4b04      	ldr	r3, [pc, #16]	; (80083dc <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80083cc:	2201      	movs	r2, #1
 80083ce:	729a      	strb	r2, [r3, #10]
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 80083d0:	4b02      	ldr	r3, [pc, #8]	; (80083dc <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 80083d2:	2200      	movs	r2, #0
 80083d4:	72da      	strb	r2, [r3, #11]
#endif

}
 80083d6:	bf00      	nop
 80083d8:	bd80      	pop	{r7, pc}
 80083da:	bf00      	nop
 80083dc:	200001b8 	.word	0x200001b8

080083e0 <P2PS_APP_SW1_Button_Action>:

void P2PS_APP_SW1_Button_Action(void)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 80083e4:	2100      	movs	r1, #0
 80083e6:	2002      	movs	r0, #2
 80083e8:	f000 fbf2 	bl	8008bd0 <UTIL_SEQ_SetTask>

  return;
 80083ec:	bf00      	nop
}
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <P2PS_APP_context_Init>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/
/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
static void P2PS_APP_context_Init(void)
{
 80083f0:	b480      	push	{r7}
 80083f2:	af00      	add	r7, sp, #0
	P2P_Server_App_Context.TimeControl.Parameter = 0;
 80083f4:	4b06      	ldr	r3, [pc, #24]	; (8008410 <P2PS_APP_context_Init+0x20>)
 80083f6:	2200      	movs	r2, #0
 80083f8:	809a      	strh	r2, [r3, #4]
	P2P_Server_App_Context.TimeControl.TimeStamp = 0xFF;
 80083fa:	4b05      	ldr	r3, [pc, #20]	; (8008410 <P2PS_APP_context_Init+0x20>)
 80083fc:	22ff      	movs	r2, #255	; 0xff
 80083fe:	80da      	strh	r2, [r3, #6]
	P2P_Server_App_Context.TimeControl.Value = 0x11;
 8008400:	4b03      	ldr	r3, [pc, #12]	; (8008410 <P2PS_APP_context_Init+0x20>)
 8008402:	2211      	movs	r2, #17
 8008404:	811a      	strh	r2, [r3, #8]
}
 8008406:	bf00      	nop
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr
 8008410:	200001b8 	.word	0x200001b8

08008414 <P2PS_TimeChange_Timer_Callback>:

static void P2PS_TimeChange_Timer_Callback(void)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetTask(1<<CFG_MY_TASK_NOTIFY_TIME, CFG_SCH_PRIO_0);
 8008418:	2100      	movs	r1, #0
 800841a:	2010      	movs	r0, #16
 800841c:	f000 fbd8 	bl	8008bd0 <UTIL_SEQ_SetTask>
}
 8008420:	bf00      	nop
 8008422:	bd80      	pop	{r7, pc}

08008424 <P2PS_Send_Notification>:

void P2PS_Send_Notification(void)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
	uint8_t value[2];

	value[0] = (uint8_t)(P2P_Server_App_Context.TimeControl.TimeStamp & 0x00FF);
 800842a:	4b14      	ldr	r3, [pc, #80]	; (800847c <P2PS_Send_Notification+0x58>)
 800842c:	88db      	ldrh	r3, [r3, #6]
 800842e:	b2db      	uxtb	r3, r3
 8008430:	713b      	strb	r3, [r7, #4]
	value[1] = (uint8_t)(P2P_Server_App_Context.TimeControl.TimeStamp >> 8);
 8008432:	4b12      	ldr	r3, [pc, #72]	; (800847c <P2PS_Send_Notification+0x58>)
 8008434:	88db      	ldrh	r3, [r3, #6]
 8008436:	0a1b      	lsrs	r3, r3, #8
 8008438:	b29b      	uxth	r3, r3
 800843a:	b2db      	uxtb	r3, r3
 800843c:	717b      	strb	r3, [r7, #5]

 
  if(P2P_Server_App_Context.ButtonControl.ButtonStatus == 0x00){
 800843e:	4b0f      	ldr	r3, [pc, #60]	; (800847c <P2PS_Send_Notification+0x58>)
 8008440:	7adb      	ldrb	r3, [r3, #11]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d103      	bne.n	800844e <P2PS_Send_Notification+0x2a>
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x01;
 8008446:	4b0d      	ldr	r3, [pc, #52]	; (800847c <P2PS_Send_Notification+0x58>)
 8008448:	2201      	movs	r2, #1
 800844a:	72da      	strb	r2, [r3, #11]
 800844c:	e002      	b.n	8008454 <P2PS_Send_Notification+0x30>
  } else {
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 800844e:	4b0b      	ldr	r3, [pc, #44]	; (800847c <P2PS_Send_Notification+0x58>)
 8008450:	2200      	movs	r2, #0
 8008452:	72da      	strb	r2, [r3, #11]
  }
  
   if(P2P_Server_App_Context.Notification_Status){ 
 8008454:	4b09      	ldr	r3, [pc, #36]	; (800847c <P2PS_Send_Notification+0x58>)
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d00a      	beq.n	8008472 <P2PS_Send_Notification+0x4e>
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : INFORM CLIENT BUTTON 1 PUSHED \n ");
    APP_DBG_MSG(" \n\r");
    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&P2P_Server_App_Context.ButtonControl);
 800845c:	4908      	ldr	r1, [pc, #32]	; (8008480 <P2PS_Send_Notification+0x5c>)
 800845e:	f64f 6042 	movw	r0, #65090	; 0xfe42
 8008462:	f7fe fdbb 	bl	8006fdc <P2PS_STM_App_Update_Char>
    P2PS_STM_App_Update_Char(0x0000,(uint8_t *)&value);
 8008466:	1d3b      	adds	r3, r7, #4
 8008468:	4619      	mov	r1, r3
 800846a:	2000      	movs	r0, #0
 800846c:	f7fe fdb6 	bl	8006fdc <P2PS_STM_App_Update_Char>
   } else {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
   }

  return;
 8008470:	bf00      	nop
 8008472:	bf00      	nop
}
 8008474:	3708      	adds	r7, #8
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	200001b8 	.word	0x200001b8
 8008480:	200001c2 	.word	0x200001c2

08008484 <LL_PWR_EnableBootC2>:
{
 8008484:	b480      	push	{r7}
 8008486:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8008488:	4b05      	ldr	r3, [pc, #20]	; (80084a0 <LL_PWR_EnableBootC2+0x1c>)
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	4a04      	ldr	r2, [pc, #16]	; (80084a0 <LL_PWR_EnableBootC2+0x1c>)
 800848e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008492:	60d3      	str	r3, [r2, #12]
}
 8008494:	bf00      	nop
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr
 800849e:	bf00      	nop
 80084a0:	58000400 	.word	0x58000400

080084a4 <LL_C2_EXTI_EnableEvent_32_63>:
{
 80084a4:	b480      	push	{r7}
 80084a6:	b083      	sub	sp, #12
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80084ac:	4b06      	ldr	r3, [pc, #24]	; (80084c8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80084ae:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80084b2:	4905      	ldr	r1, [pc, #20]	; (80084c8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	58000800 	.word	0x58000800

080084cc <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b083      	sub	sp, #12
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80084d4:	4b05      	ldr	r3, [pc, #20]	; (80084ec <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80084d6:	6a1a      	ldr	r2, [r3, #32]
 80084d8:	4904      	ldr	r1, [pc, #16]	; (80084ec <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4313      	orrs	r3, r2
 80084de:	620b      	str	r3, [r1, #32]
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr
 80084ec:	58000800 	.word	0x58000800

080084f0 <LL_AHB3_GRP1_EnableClock>:
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80084f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80084fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80084fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4313      	orrs	r3, r2
 8008506:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8008508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800850c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4013      	ands	r3, r2
 8008512:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8008514:	68fb      	ldr	r3, [r7, #12]
}
 8008516:	bf00      	nop
 8008518:	3714      	adds	r7, #20
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr

08008522 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8008522:	b480      	push	{r7}
 8008524:	b085      	sub	sp, #20
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800852a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800852e:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8008532:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4313      	orrs	r3, r2
 800853a:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800853e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008542:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4013      	ands	r3, r2
 800854a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800854c:	68fb      	ldr	r3, [r7, #12]
}
 800854e:	bf00      	nop
 8008550:	3714      	adds	r7, #20
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr

0800855a <LL_C1_IPCC_EnableIT_TXF>:
{
 800855a:	b480      	push	{r7}
 800855c:	b083      	sub	sp, #12
 800855e:	af00      	add	r7, sp, #0
 8008560:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	601a      	str	r2, [r3, #0]
}
 800856e:	bf00      	nop
 8008570:	370c      	adds	r7, #12
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr

0800857a <LL_C1_IPCC_EnableIT_RXO>:
{
 800857a:	b480      	push	{r7}
 800857c:	b083      	sub	sp, #12
 800857e:	af00      	add	r7, sp, #0
 8008580:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f043 0201 	orr.w	r2, r3, #1
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	601a      	str	r2, [r3, #0]
}
 800858e:	bf00      	nop
 8008590:	370c      	adds	r7, #12
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <LL_C1_IPCC_EnableTransmitChannel>:
{
 800859a:	b480      	push	{r7}
 800859c:	b083      	sub	sp, #12
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
 80085a2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	685a      	ldr	r2, [r3, #4]
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	041b      	lsls	r3, r3, #16
 80085ac:	43db      	mvns	r3, r3
 80085ae:	401a      	ands	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	605a      	str	r2, [r3, #4]
}
 80085b4:	bf00      	nop
 80085b6:	370c      	adds	r7, #12
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr

080085c0 <LL_C1_IPCC_DisableTransmitChannel>:
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	685a      	ldr	r2, [r3, #4]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	041b      	lsls	r3, r3, #16
 80085d2:	431a      	orrs	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	605a      	str	r2, [r3, #4]
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <LL_C1_IPCC_EnableReceiveChannel>:
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	43db      	mvns	r3, r3
 80085f6:	401a      	ands	r2, r3
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	605a      	str	r2, [r3, #4]
}
 80085fc:	bf00      	nop
 80085fe:	370c      	adds	r7, #12
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <LL_C1_IPCC_ClearFlag_CHx>:
{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	609a      	str	r2, [r3, #8]
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <LL_C1_IPCC_SetFlag_CHx>:
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	041a      	lsls	r2, r3, #16
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	609a      	str	r2, [r3, #8]
}
 8008636:	bf00      	nop
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr

08008642 <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 8008642:	b480      	push	{r7}
 8008644:	b083      	sub	sp, #12
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
 800864a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	68da      	ldr	r2, [r3, #12]
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	4013      	ands	r3, r2
 8008654:	683a      	ldr	r2, [r7, #0]
 8008656:	429a      	cmp	r2, r3
 8008658:	d101      	bne.n	800865e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800865a:	2301      	movs	r3, #1
 800865c:	e000      	b.n	8008660 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	69da      	ldr	r2, [r3, #28]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	4013      	ands	r3, r2
 800867e:	683a      	ldr	r2, [r7, #0]
 8008680:	429a      	cmp	r2, r3
 8008682:	d101      	bne.n	8008688 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8008684:	2301      	movs	r3, #1
 8008686:	e000      	b.n	800868a <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	370c      	adds	r7, #12
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
	...

08008698 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8008698:	b580      	push	{r7, lr}
 800869a:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800869c:	2102      	movs	r1, #2
 800869e:	4819      	ldr	r0, [pc, #100]	; (8008704 <HW_IPCC_Rx_Handler+0x6c>)
 80086a0:	f7ff ffe4 	bl	800866c <LL_C2_IPCC_IsActiveFlag_CHx>
 80086a4:	4603      	mov	r3, r0
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d009      	beq.n	80086be <HW_IPCC_Rx_Handler+0x26>
 80086aa:	4b16      	ldr	r3, [pc, #88]	; (8008704 <HW_IPCC_Rx_Handler+0x6c>)
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	43db      	mvns	r3, r3
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 80086b8:	f000 f8ea 	bl	8008890 <HW_IPCC_SYS_EvtHandler>
 80086bc:	e01f      	b.n	80086fe <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 80086be:	2101      	movs	r1, #1
 80086c0:	4810      	ldr	r0, [pc, #64]	; (8008704 <HW_IPCC_Rx_Handler+0x6c>)
 80086c2:	f7ff ffd3 	bl	800866c <LL_C2_IPCC_IsActiveFlag_CHx>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d008      	beq.n	80086de <HW_IPCC_Rx_Handler+0x46>
 80086cc:	4b0d      	ldr	r3, [pc, #52]	; (8008704 <HW_IPCC_Rx_Handler+0x6c>)
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	f003 0301 	and.w	r3, r3, #1
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d102      	bne.n	80086de <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 80086d8:	f000 f89e 	bl	8008818 <HW_IPCC_BLE_EvtHandler>
 80086dc:	e00f      	b.n	80086fe <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80086de:	2108      	movs	r1, #8
 80086e0:	4808      	ldr	r0, [pc, #32]	; (8008704 <HW_IPCC_Rx_Handler+0x6c>)
 80086e2:	f7ff ffc3 	bl	800866c <LL_C2_IPCC_IsActiveFlag_CHx>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d009      	beq.n	8008700 <HW_IPCC_Rx_Handler+0x68>
 80086ec:	4b05      	ldr	r3, [pc, #20]	; (8008704 <HW_IPCC_Rx_Handler+0x6c>)
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	43db      	mvns	r3, r3
 80086f2:	f003 0308 	and.w	r3, r3, #8
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d002      	beq.n	8008700 <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 80086fa:	f000 f915 	bl	8008928 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80086fe:	bf00      	nop
 8008700:	bf00      	nop
}
 8008702:	bd80      	pop	{r7, pc}
 8008704:	58000c00 	.word	0x58000c00

08008708 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800870c:	2102      	movs	r1, #2
 800870e:	4822      	ldr	r0, [pc, #136]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 8008710:	f7ff ff97 	bl	8008642 <LL_C1_IPCC_IsActiveFlag_CHx>
 8008714:	4603      	mov	r3, r0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d109      	bne.n	800872e <HW_IPCC_Tx_Handler+0x26>
 800871a:	4b1f      	ldr	r3, [pc, #124]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	43db      	mvns	r3, r3
 8008720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008724:	2b00      	cmp	r3, #0
 8008726:	d002      	beq.n	800872e <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8008728:	f000 f8a6 	bl	8008878 <HW_IPCC_SYS_CmdEvtHandler>
 800872c:	e031      	b.n	8008792 <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800872e:	2102      	movs	r1, #2
 8008730:	4819      	ldr	r0, [pc, #100]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 8008732:	f7ff ff86 	bl	8008642 <LL_C1_IPCC_IsActiveFlag_CHx>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d109      	bne.n	8008750 <HW_IPCC_Tx_Handler+0x48>
 800873c:	4b16      	ldr	r3, [pc, #88]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	43db      	mvns	r3, r3
 8008742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008746:	2b00      	cmp	r3, #0
 8008748:	d002      	beq.n	8008750 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800874a:	f000 f895 	bl	8008878 <HW_IPCC_SYS_CmdEvtHandler>
 800874e:	e020      	b.n	8008792 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8008750:	2108      	movs	r1, #8
 8008752:	4811      	ldr	r0, [pc, #68]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 8008754:	f7ff ff75 	bl	8008642 <LL_C1_IPCC_IsActiveFlag_CHx>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d109      	bne.n	8008772 <HW_IPCC_Tx_Handler+0x6a>
 800875e:	4b0e      	ldr	r3, [pc, #56]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	43db      	mvns	r3, r3
 8008764:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008768:	2b00      	cmp	r3, #0
 800876a:	d002      	beq.n	8008772 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 800876c:	f000 f8be 	bl	80088ec <HW_IPCC_MM_FreeBufHandler>
 8008770:	e00f      	b.n	8008792 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8008772:	2120      	movs	r1, #32
 8008774:	4808      	ldr	r0, [pc, #32]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 8008776:	f7ff ff64 	bl	8008642 <LL_C1_IPCC_IsActiveFlag_CHx>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d109      	bne.n	8008794 <HW_IPCC_Tx_Handler+0x8c>
 8008780:	4b05      	ldr	r3, [pc, #20]	; (8008798 <HW_IPCC_Tx_Handler+0x90>)
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	43db      	mvns	r3, r3
 8008786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800878a:	2b00      	cmp	r3, #0
 800878c:	d002      	beq.n	8008794 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800878e:	f000 f84f 	bl	8008830 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8008792:	bf00      	nop
 8008794:	bf00      	nop
}
 8008796:	bd80      	pop	{r7, pc}
 8008798:	58000c00 	.word	0x58000c00

0800879c <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800879c:	b580      	push	{r7, lr}
 800879e:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
    when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 80087a0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80087a4:	f7ff febd 	bl	8008522 <LL_C2_AHB3_GRP1_EnableClock>

   /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 80087a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80087ac:	f7ff fe7a 	bl	80084a4 <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 80087b0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80087b4:	f7ff fe8a 	bl	80084cc <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80087b8:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80087ba:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 80087bc:	f7ff fe62 	bl	8008484 <LL_PWR_EnableBootC2>

  return;
 80087c0:	bf00      	nop
}
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 80087c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80087cc:	f7ff fe90 	bl	80084f0 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 80087d0:	4806      	ldr	r0, [pc, #24]	; (80087ec <HW_IPCC_Init+0x28>)
 80087d2:	f7ff fed2 	bl	800857a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80087d6:	4805      	ldr	r0, [pc, #20]	; (80087ec <HW_IPCC_Init+0x28>)
 80087d8:	f7ff febf 	bl	800855a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80087dc:	202c      	movs	r0, #44	; 0x2c
 80087de:	f7f9 ff70 	bl	80026c2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80087e2:	202d      	movs	r0, #45	; 0x2d
 80087e4:	f7f9 ff6d 	bl	80026c2 <HAL_NVIC_EnableIRQ>

  return;
 80087e8:	bf00      	nop
}
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	58000c00 	.word	0x58000c00

080087f0 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80087f4:	2101      	movs	r1, #1
 80087f6:	4802      	ldr	r0, [pc, #8]	; (8008800 <HW_IPCC_BLE_Init+0x10>)
 80087f8:	f7ff fef4 	bl	80085e4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80087fc:	bf00      	nop
}
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	58000c00 	.word	0x58000c00

08008804 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8008808:	2101      	movs	r1, #1
 800880a:	4802      	ldr	r0, [pc, #8]	; (8008814 <HW_IPCC_BLE_SendCmd+0x10>)
 800880c:	f7ff ff0a 	bl	8008624 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8008810:	bf00      	nop
}
 8008812:	bd80      	pop	{r7, pc}
 8008814:	58000c00 	.word	0x58000c00

08008818 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800881c:	f7fe ffd6 	bl	80077cc <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8008820:	2101      	movs	r1, #1
 8008822:	4802      	ldr	r0, [pc, #8]	; (800882c <HW_IPCC_BLE_EvtHandler+0x14>)
 8008824:	f7ff fef0 	bl	8008608 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8008828:	bf00      	nop
}
 800882a:	bd80      	pop	{r7, pc}
 800882c:	58000c00 	.word	0x58000c00

08008830 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8008830:	b580      	push	{r7, lr}
 8008832:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8008834:	2120      	movs	r1, #32
 8008836:	4803      	ldr	r0, [pc, #12]	; (8008844 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8008838:	f7ff fec2 	bl	80085c0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800883c:	f7fe fff6 	bl	800782c <HW_IPCC_BLE_AclDataAckNot>

  return;
 8008840:	bf00      	nop
}
 8008842:	bd80      	pop	{r7, pc}
 8008844:	58000c00 	.word	0x58000c00

08008848 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8008848:	b580      	push	{r7, lr}
 800884a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800884c:	2102      	movs	r1, #2
 800884e:	4802      	ldr	r0, [pc, #8]	; (8008858 <HW_IPCC_SYS_Init+0x10>)
 8008850:	f7ff fec8 	bl	80085e4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8008854:	bf00      	nop
}
 8008856:	bd80      	pop	{r7, pc}
 8008858:	58000c00 	.word	0x58000c00

0800885c <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8008860:	2102      	movs	r1, #2
 8008862:	4804      	ldr	r0, [pc, #16]	; (8008874 <HW_IPCC_SYS_SendCmd+0x18>)
 8008864:	f7ff fede 	bl	8008624 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8008868:	2102      	movs	r1, #2
 800886a:	4802      	ldr	r0, [pc, #8]	; (8008874 <HW_IPCC_SYS_SendCmd+0x18>)
 800886c:	f7ff fe95 	bl	800859a <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8008870:	bf00      	nop
}
 8008872:	bd80      	pop	{r7, pc}
 8008874:	58000c00 	.word	0x58000c00

08008878 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800887c:	2102      	movs	r1, #2
 800887e:	4803      	ldr	r0, [pc, #12]	; (800888c <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8008880:	f7ff fe9e 	bl	80085c0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8008884:	f7ff f822 	bl	80078cc <HW_IPCC_SYS_CmdEvtNot>

  return;
 8008888:	bf00      	nop
}
 800888a:	bd80      	pop	{r7, pc}
 800888c:	58000c00 	.word	0x58000c00

08008890 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8008890:	b580      	push	{r7, lr}
 8008892:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8008894:	f7ff f830 	bl	80078f8 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8008898:	2102      	movs	r1, #2
 800889a:	4802      	ldr	r0, [pc, #8]	; (80088a4 <HW_IPCC_SYS_EvtHandler+0x14>)
 800889c:	f7ff feb4 	bl	8008608 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80088a0:	bf00      	nop
}
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	58000c00 	.word	0x58000c00

080088a8 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 80088b0:	2108      	movs	r1, #8
 80088b2:	480c      	ldr	r0, [pc, #48]	; (80088e4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80088b4:	f7ff fec5 	bl	8008642 <LL_C1_IPCC_IsActiveFlag_CHx>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d007      	beq.n	80088ce <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 80088be:	4a0a      	ldr	r2, [pc, #40]	; (80088e8 <HW_IPCC_MM_SendFreeBuf+0x40>)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80088c4:	2108      	movs	r1, #8
 80088c6:	4807      	ldr	r0, [pc, #28]	; (80088e4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80088c8:	f7ff fe67 	bl	800859a <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 80088cc:	e006      	b.n	80088dc <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80088d2:	2108      	movs	r1, #8
 80088d4:	4803      	ldr	r0, [pc, #12]	; (80088e4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80088d6:	f7ff fea5 	bl	8008624 <LL_C1_IPCC_SetFlag_CHx>
  return;
 80088da:	bf00      	nop
}
 80088dc:	3708      	adds	r7, #8
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	58000c00 	.word	0x58000c00
 80088e8:	20000264 	.word	0x20000264

080088ec <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80088f0:	2108      	movs	r1, #8
 80088f2:	4806      	ldr	r0, [pc, #24]	; (800890c <HW_IPCC_MM_FreeBufHandler+0x20>)
 80088f4:	f7ff fe64 	bl	80085c0 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 80088f8:	4b05      	ldr	r3, [pc, #20]	; (8008910 <HW_IPCC_MM_FreeBufHandler+0x24>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80088fe:	2108      	movs	r1, #8
 8008900:	4802      	ldr	r0, [pc, #8]	; (800890c <HW_IPCC_MM_FreeBufHandler+0x20>)
 8008902:	f7ff fe8f 	bl	8008624 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8008906:	bf00      	nop
}
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	58000c00 	.word	0x58000c00
 8008910:	20000264 	.word	0x20000264

08008914 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8008914:	b580      	push	{r7, lr}
 8008916:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8008918:	2108      	movs	r1, #8
 800891a:	4802      	ldr	r0, [pc, #8]	; (8008924 <HW_IPCC_TRACES_Init+0x10>)
 800891c:	f7ff fe62 	bl	80085e4 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8008920:	bf00      	nop
}
 8008922:	bd80      	pop	{r7, pc}
 8008924:	58000c00 	.word	0x58000c00

08008928 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800892c:	f7ff f88c 	bl	8007a48 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8008930:	2108      	movs	r1, #8
 8008932:	4802      	ldr	r0, [pc, #8]	; (800893c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8008934:	f7ff fe68 	bl	8008608 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8008938:	bf00      	nop
}
 800893a:	bd80      	pop	{r7, pc}
 800893c:	58000c00 	.word	0x58000c00

08008940 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8008940:	b480      	push	{r7}
 8008942:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8008944:	4b05      	ldr	r3, [pc, #20]	; (800895c <UTIL_LPM_Init+0x1c>)
 8008946:	2200      	movs	r2, #0
 8008948:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800894a:	4b05      	ldr	r3, [pc, #20]	; (8008960 <UTIL_LPM_Init+0x20>)
 800894c:	2200      	movs	r2, #0
 800894e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8008950:	bf00      	nop
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	20000268 	.word	0x20000268
 8008960:	2000026c 	.word	0x2000026c

08008964 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	460b      	mov	r3, r1
 800896e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008970:	f3ef 8310 	mrs	r3, PRIMASK
 8008974:	613b      	str	r3, [r7, #16]
  return(result);
 8008976:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8008978:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800897a:	b672      	cpsid	i
}
 800897c:	bf00      	nop
  
  switch(state)
 800897e:	78fb      	ldrb	r3, [r7, #3]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d008      	beq.n	8008996 <UTIL_LPM_SetOffMode+0x32>
 8008984:	2b01      	cmp	r3, #1
 8008986:	d10e      	bne.n	80089a6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8008988:	4b0d      	ldr	r3, [pc, #52]	; (80089c0 <UTIL_LPM_SetOffMode+0x5c>)
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4313      	orrs	r3, r2
 8008990:	4a0b      	ldr	r2, [pc, #44]	; (80089c0 <UTIL_LPM_SetOffMode+0x5c>)
 8008992:	6013      	str	r3, [r2, #0]
      break;
 8008994:	e008      	b.n	80089a8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	43da      	mvns	r2, r3
 800899a:	4b09      	ldr	r3, [pc, #36]	; (80089c0 <UTIL_LPM_SetOffMode+0x5c>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4013      	ands	r3, r2
 80089a0:	4a07      	ldr	r2, [pc, #28]	; (80089c0 <UTIL_LPM_SetOffMode+0x5c>)
 80089a2:	6013      	str	r3, [r2, #0]
      break;
 80089a4:	e000      	b.n	80089a8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80089a6:	bf00      	nop
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f383 8810 	msr	PRIMASK, r3
}
 80089b2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80089b4:	bf00      	nop
 80089b6:	371c      	adds	r7, #28
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	2000026c 	.word	0x2000026c

080089c4 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b08c      	sub	sp, #48	; 0x30
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 80089cc:	4b67      	ldr	r3, [pc, #412]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 80089d2:	4b66      	ldr	r3, [pc, #408]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	4013      	ands	r3, r2
 80089da:	4a64      	ldr	r2, [pc, #400]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 80089dc:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 80089de:	e083      	b.n	8008ae8 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 80089e0:	2300      	movs	r3, #0
 80089e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 80089e4:	e002      	b.n	80089ec <UTIL_SEQ_Run+0x28>
    {
      counter++;
 80089e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e8:	3301      	adds	r3, #1
 80089ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 80089ec:	4a60      	ldr	r2, [pc, #384]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 80089ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089f0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80089f4:	4b5f      	ldr	r3, [pc, #380]	; (8008b74 <UTIL_SEQ_Run+0x1b0>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	401a      	ands	r2, r3
 80089fa:	4b5c      	ldr	r3, [pc, #368]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4013      	ands	r3, r2
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d0f0      	beq.n	80089e6 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8008a04:	4a5a      	ldr	r2, [pc, #360]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a08:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008a0c:	4b59      	ldr	r3, [pc, #356]	; (8008b74 <UTIL_SEQ_Run+0x1b0>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	401a      	ands	r2, r3
 8008a12:	4b56      	ldr	r3, [pc, #344]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4013      	ands	r3, r2
 8008a18:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8008a1a:	4a55      	ldr	r2, [pc, #340]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a1e:	00db      	lsls	r3, r3, #3
 8008a20:	4413      	add	r3, r2
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a26:	4013      	ands	r3, r2
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d106      	bne.n	8008a3a <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8008a2c:	4a50      	ldr	r2, [pc, #320]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a30:	00db      	lsls	r3, r3, #3
 8008a32:	4413      	add	r3, r2
 8008a34:	f04f 32ff 	mov.w	r2, #4294967295
 8008a38:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8008a3a:	4a4d      	ldr	r2, [pc, #308]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a3e:	00db      	lsls	r3, r3, #3
 8008a40:	4413      	add	r3, r2
 8008a42:	685a      	ldr	r2, [r3, #4]
 8008a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a46:	4013      	ands	r3, r2
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f000 f99d 	bl	8008d88 <SEQ_BitPosition>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	461a      	mov	r2, r3
 8008a52:	4b49      	ldr	r3, [pc, #292]	; (8008b78 <UTIL_SEQ_Run+0x1b4>)
 8008a54:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8008a56:	4a46      	ldr	r2, [pc, #280]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a5a:	00db      	lsls	r3, r3, #3
 8008a5c:	4413      	add	r3, r2
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	4b45      	ldr	r3, [pc, #276]	; (8008b78 <UTIL_SEQ_Run+0x1b4>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2101      	movs	r1, #1
 8008a66:	fa01 f303 	lsl.w	r3, r1, r3
 8008a6a:	43db      	mvns	r3, r3
 8008a6c:	401a      	ands	r2, r3
 8008a6e:	4940      	ldr	r1, [pc, #256]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a72:	00db      	lsls	r3, r3, #3
 8008a74:	440b      	add	r3, r1
 8008a76:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a78:	f3ef 8310 	mrs	r3, PRIMASK
 8008a7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8008a7e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008a80:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8008a82:	b672      	cpsid	i
}
 8008a84:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8008a86:	4b3c      	ldr	r3, [pc, #240]	; (8008b78 <UTIL_SEQ_Run+0x1b4>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a90:	43da      	mvns	r2, r3
 8008a92:	4b3a      	ldr	r3, [pc, #232]	; (8008b7c <UTIL_SEQ_Run+0x1b8>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4013      	ands	r3, r2
 8008a98:	4a38      	ldr	r2, [pc, #224]	; (8008b7c <UTIL_SEQ_Run+0x1b8>)
 8008a9a:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8008a9c:	2302      	movs	r3, #2
 8008a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008aa0:	e013      	b.n	8008aca <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8008aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	4a32      	ldr	r2, [pc, #200]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008aa8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8008aac:	4b32      	ldr	r3, [pc, #200]	; (8008b78 <UTIL_SEQ_Run+0x1b4>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ab6:	43da      	mvns	r2, r3
 8008ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aba:	3b01      	subs	r3, #1
 8008abc:	400a      	ands	r2, r1
 8008abe:	492c      	ldr	r1, [pc, #176]	; (8008b70 <UTIL_SEQ_Run+0x1ac>)
 8008ac0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8008ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1e8      	bne.n	8008aa2 <UTIL_SEQ_Run+0xde>
 8008ad0:	6a3b      	ldr	r3, [r7, #32]
 8008ad2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	f383 8810 	msr	PRIMASK, r3
}
 8008ada:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8008adc:	4b26      	ldr	r3, [pc, #152]	; (8008b78 <UTIL_SEQ_Run+0x1b4>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a27      	ldr	r2, [pc, #156]	; (8008b80 <UTIL_SEQ_Run+0x1bc>)
 8008ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ae6:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8008ae8:	4b24      	ldr	r3, [pc, #144]	; (8008b7c <UTIL_SEQ_Run+0x1b8>)
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	4b21      	ldr	r3, [pc, #132]	; (8008b74 <UTIL_SEQ_Run+0x1b0>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	401a      	ands	r2, r3
 8008af2:	4b1e      	ldr	r3, [pc, #120]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4013      	ands	r3, r2
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d007      	beq.n	8008b0c <UTIL_SEQ_Run+0x148>
 8008afc:	4b21      	ldr	r3, [pc, #132]	; (8008b84 <UTIL_SEQ_Run+0x1c0>)
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	4b21      	ldr	r3, [pc, #132]	; (8008b88 <UTIL_SEQ_Run+0x1c4>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4013      	ands	r3, r2
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f43f af6a 	beq.w	80089e0 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8008b0c:	4b1a      	ldr	r3, [pc, #104]	; (8008b78 <UTIL_SEQ_Run+0x1b4>)
 8008b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b12:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8008b14:	f000 f92a 	bl	8008d6c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b18:	f3ef 8310 	mrs	r3, PRIMASK
 8008b1c:	613b      	str	r3, [r7, #16]
  return(result);
 8008b1e:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8008b20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8008b22:	b672      	cpsid	i
}
 8008b24:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8008b26:	4b15      	ldr	r3, [pc, #84]	; (8008b7c <UTIL_SEQ_Run+0x1b8>)
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	4b12      	ldr	r3, [pc, #72]	; (8008b74 <UTIL_SEQ_Run+0x1b0>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	401a      	ands	r2, r3
 8008b30:	4b0e      	ldr	r3, [pc, #56]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4013      	ands	r3, r2
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d108      	bne.n	8008b4c <UTIL_SEQ_Run+0x188>
 8008b3a:	4b12      	ldr	r3, [pc, #72]	; (8008b84 <UTIL_SEQ_Run+0x1c0>)
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	4b12      	ldr	r3, [pc, #72]	; (8008b88 <UTIL_SEQ_Run+0x1c4>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4013      	ands	r3, r2
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d101      	bne.n	8008b4c <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 8008b48:	f7f7 fd37 	bl	80005ba <UTIL_SEQ_Idle>
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f383 8810 	msr	PRIMASK, r3
}
 8008b56:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8008b58:	f000 f90f 	bl	8008d7a <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8008b5c:	4a03      	ldr	r2, [pc, #12]	; (8008b6c <UTIL_SEQ_Run+0x1a8>)
 8008b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b60:	6013      	str	r3, [r2, #0]

  return;
 8008b62:	bf00      	nop
}
 8008b64:	3730      	adds	r7, #48	; 0x30
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	2000003c 	.word	0x2000003c
 8008b70:	20000300 	.word	0x20000300
 8008b74:	20000038 	.word	0x20000038
 8008b78:	2000027c 	.word	0x2000027c
 8008b7c:	20000270 	.word	0x20000270
 8008b80:	20000280 	.word	0x20000280
 8008b84:	20000274 	.word	0x20000274
 8008b88:	20000278 	.word	0x20000278

08008b8c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b088      	sub	sp, #32
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b98:	f3ef 8310 	mrs	r3, PRIMASK
 8008b9c:	617b      	str	r3, [r7, #20]
  return(result);
 8008b9e:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8008ba0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8008ba2:	b672      	cpsid	i
}
 8008ba4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f000 f8ee 	bl	8008d88 <SEQ_BitPosition>
 8008bac:	4603      	mov	r3, r0
 8008bae:	4619      	mov	r1, r3
 8008bb0:	4a06      	ldr	r2, [pc, #24]	; (8008bcc <UTIL_SEQ_RegTask+0x40>)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	f383 8810 	msr	PRIMASK, r3
}
 8008bc2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8008bc4:	bf00      	nop
}
 8008bc6:	3720      	adds	r7, #32
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	20000280 	.word	0x20000280

08008bd0 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bda:	f3ef 8310 	mrs	r3, PRIMASK
 8008bde:	60fb      	str	r3, [r7, #12]
  return(result);
 8008be0:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008be2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008be4:	b672      	cpsid	i
}
 8008be6:	bf00      	nop

  TaskSet |= TaskId_bm;
 8008be8:	4b0d      	ldr	r3, [pc, #52]	; (8008c20 <UTIL_SEQ_SetTask+0x50>)
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	4a0b      	ldr	r2, [pc, #44]	; (8008c20 <UTIL_SEQ_SetTask+0x50>)
 8008bf2:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8008bf4:	4a0b      	ldr	r2, [pc, #44]	; (8008c24 <UTIL_SEQ_SetTask+0x54>)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	431a      	orrs	r2, r3
 8008c00:	4908      	ldr	r1, [pc, #32]	; (8008c24 <UTIL_SEQ_SetTask+0x54>)
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	f383 8810 	msr	PRIMASK, r3
}
 8008c12:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008c14:	bf00      	nop
}
 8008c16:	371c      	adds	r7, #28
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr
 8008c20:	20000270 	.word	0x20000270
 8008c24:	20000300 	.word	0x20000300

08008c28 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b087      	sub	sp, #28
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c30:	f3ef 8310 	mrs	r3, PRIMASK
 8008c34:	60fb      	str	r3, [r7, #12]
  return(result);
 8008c36:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008c38:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008c3a:	b672      	cpsid	i
}
 8008c3c:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	43da      	mvns	r2, r3
 8008c42:	4b08      	ldr	r3, [pc, #32]	; (8008c64 <UTIL_SEQ_PauseTask+0x3c>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4013      	ands	r3, r2
 8008c48:	4a06      	ldr	r2, [pc, #24]	; (8008c64 <UTIL_SEQ_PauseTask+0x3c>)
 8008c4a:	6013      	str	r3, [r2, #0]
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	f383 8810 	msr	PRIMASK, r3
}
 8008c56:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008c58:	bf00      	nop
}
 8008c5a:	371c      	adds	r7, #28
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c62:	4770      	bx	lr
 8008c64:	20000038 	.word	0x20000038

08008c68 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b087      	sub	sp, #28
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c70:	f3ef 8310 	mrs	r3, PRIMASK
 8008c74:	60fb      	str	r3, [r7, #12]
  return(result);
 8008c76:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008c78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008c7a:	b672      	cpsid	i
}
 8008c7c:	bf00      	nop

  TaskMask |= TaskId_bm;
 8008c7e:	4b09      	ldr	r3, [pc, #36]	; (8008ca4 <UTIL_SEQ_ResumeTask+0x3c>)
 8008c80:	681a      	ldr	r2, [r3, #0]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4313      	orrs	r3, r2
 8008c86:	4a07      	ldr	r2, [pc, #28]	; (8008ca4 <UTIL_SEQ_ResumeTask+0x3c>)
 8008c88:	6013      	str	r3, [r2, #0]
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	f383 8810 	msr	PRIMASK, r3
}
 8008c94:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008c96:	bf00      	nop
}
 8008c98:	371c      	adds	r7, #28
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	20000038 	.word	0x20000038

08008ca8 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cb0:	f3ef 8310 	mrs	r3, PRIMASK
 8008cb4:	60fb      	str	r3, [r7, #12]
  return(result);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8008cb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008cba:	b672      	cpsid	i
}
 8008cbc:	bf00      	nop

  EvtSet |= EvtId_bm;
 8008cbe:	4b09      	ldr	r3, [pc, #36]	; (8008ce4 <UTIL_SEQ_SetEvt+0x3c>)
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	4a07      	ldr	r2, [pc, #28]	; (8008ce4 <UTIL_SEQ_SetEvt+0x3c>)
 8008cc8:	6013      	str	r3, [r2, #0]
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	f383 8810 	msr	PRIMASK, r3
}
 8008cd4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8008cd6:	bf00      	nop
}
 8008cd8:	371c      	adds	r7, #28
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	20000274 	.word	0x20000274

08008ce8 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b086      	sub	sp, #24
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_idx;
  UTIL_SEQ_bm_t wait_task_idx;
  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8008cf0:	4b1b      	ldr	r3, [pc, #108]	; (8008d60 <UTIL_SEQ_WaitEvt+0x78>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	613b      	str	r3, [r7, #16]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8008cf6:	4b1a      	ldr	r3, [pc, #104]	; (8008d60 <UTIL_SEQ_WaitEvt+0x78>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cfe:	d102      	bne.n	8008d06 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	617b      	str	r3, [r7, #20]
 8008d04:	e005      	b.n	8008d12 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = 1 << CurrentTaskIdx;
 8008d06:	4b16      	ldr	r3, [pc, #88]	; (8008d60 <UTIL_SEQ_WaitEvt+0x78>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d10:	617b      	str	r3, [r7, #20]
  }

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 8008d12:	4b14      	ldr	r3, [pc, #80]	; (8008d64 <UTIL_SEQ_WaitEvt+0x7c>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	60fb      	str	r3, [r7, #12]
  EvtWaited = EvtId_bm;
 8008d18:	4a12      	ldr	r2, [pc, #72]	; (8008d64 <UTIL_SEQ_WaitEvt+0x7c>)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again from the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while ((EvtSet & EvtWaited) == 0U)
 8008d1e:	e005      	b.n	8008d2c <UTIL_SEQ_WaitEvt+0x44>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtWaited);
 8008d20:	4b10      	ldr	r3, [pc, #64]	; (8008d64 <UTIL_SEQ_WaitEvt+0x7c>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4619      	mov	r1, r3
 8008d26:	6978      	ldr	r0, [r7, #20]
 8008d28:	f7f7 fc4e 	bl	80005c8 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtWaited) == 0U)
 8008d2c:	4b0e      	ldr	r3, [pc, #56]	; (8008d68 <UTIL_SEQ_WaitEvt+0x80>)
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	4b0c      	ldr	r3, [pc, #48]	; (8008d64 <UTIL_SEQ_WaitEvt+0x7c>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4013      	ands	r3, r2
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d0f2      	beq.n	8008d20 <UTIL_SEQ_WaitEvt+0x38>
  /**
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 8008d3a:	4a09      	ldr	r2, [pc, #36]	; (8008d60 <UTIL_SEQ_WaitEvt+0x78>)
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	6013      	str	r3, [r2, #0]

  EvtSet &= (~EvtWaited);
 8008d40:	4b08      	ldr	r3, [pc, #32]	; (8008d64 <UTIL_SEQ_WaitEvt+0x7c>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	43da      	mvns	r2, r3
 8008d46:	4b08      	ldr	r3, [pc, #32]	; (8008d68 <UTIL_SEQ_WaitEvt+0x80>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	4a06      	ldr	r2, [pc, #24]	; (8008d68 <UTIL_SEQ_WaitEvt+0x80>)
 8008d4e:	6013      	str	r3, [r2, #0]
  EvtWaited = event_waited_id_backup;
 8008d50:	4a04      	ldr	r2, [pc, #16]	; (8008d64 <UTIL_SEQ_WaitEvt+0x7c>)
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	6013      	str	r3, [r2, #0]

  return;
 8008d56:	bf00      	nop
}
 8008d58:	3718      	adds	r7, #24
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	2000027c 	.word	0x2000027c
 8008d64:	20000278 	.word	0x20000278
 8008d68:	20000274 	.word	0x20000274

08008d6c <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8008d70:	bf00      	nop
}
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8008d7e:	bf00      	nop
}
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8008d90:	2300      	movs	r3, #0
 8008d92:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	0c1b      	lsrs	r3, r3, #16
 8008d98:	041b      	lsls	r3, r3, #16
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d104      	bne.n	8008da8 <SEQ_BitPosition+0x20>
 8008d9e:	2310      	movs	r3, #16
 8008da0:	73fb      	strb	r3, [r7, #15]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	041b      	lsls	r3, r3, #16
 8008da6:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d105      	bne.n	8008dbe <SEQ_BitPosition+0x36>
 8008db2:	7bfb      	ldrb	r3, [r7, #15]
 8008db4:	3308      	adds	r3, #8
 8008db6:	73fb      	strb	r3, [r7, #15]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	021b      	lsls	r3, r3, #8
 8008dbc:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d105      	bne.n	8008dd4 <SEQ_BitPosition+0x4c>
 8008dc8:	7bfb      	ldrb	r3, [r7, #15]
 8008dca:	3304      	adds	r3, #4
 8008dcc:	73fb      	strb	r3, [r7, #15]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	0f1b      	lsrs	r3, r3, #28
 8008dd8:	4a07      	ldr	r2, [pc, #28]	; (8008df8 <SEQ_BitPosition+0x70>)
 8008dda:	5cd2      	ldrb	r2, [r2, r3]
 8008ddc:	7bfb      	ldrb	r3, [r7, #15]
 8008dde:	4413      	add	r3, r2
 8008de0:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8008de2:	7bfb      	ldrb	r3, [r7, #15]
 8008de4:	f1c3 031f 	rsb	r3, r3, #31
 8008de8:	b2db      	uxtb	r3, r3
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3714      	adds	r7, #20
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	080090dc 	.word	0x080090dc

08008dfc <__libc_init_array>:
 8008dfc:	b570      	push	{r4, r5, r6, lr}
 8008dfe:	4d0d      	ldr	r5, [pc, #52]	; (8008e34 <__libc_init_array+0x38>)
 8008e00:	4c0d      	ldr	r4, [pc, #52]	; (8008e38 <__libc_init_array+0x3c>)
 8008e02:	1b64      	subs	r4, r4, r5
 8008e04:	10a4      	asrs	r4, r4, #2
 8008e06:	2600      	movs	r6, #0
 8008e08:	42a6      	cmp	r6, r4
 8008e0a:	d109      	bne.n	8008e20 <__libc_init_array+0x24>
 8008e0c:	4d0b      	ldr	r5, [pc, #44]	; (8008e3c <__libc_init_array+0x40>)
 8008e0e:	4c0c      	ldr	r4, [pc, #48]	; (8008e40 <__libc_init_array+0x44>)
 8008e10:	f000 f82e 	bl	8008e70 <_init>
 8008e14:	1b64      	subs	r4, r4, r5
 8008e16:	10a4      	asrs	r4, r4, #2
 8008e18:	2600      	movs	r6, #0
 8008e1a:	42a6      	cmp	r6, r4
 8008e1c:	d105      	bne.n	8008e2a <__libc_init_array+0x2e>
 8008e1e:	bd70      	pop	{r4, r5, r6, pc}
 8008e20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e24:	4798      	blx	r3
 8008e26:	3601      	adds	r6, #1
 8008e28:	e7ee      	b.n	8008e08 <__libc_init_array+0xc>
 8008e2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e2e:	4798      	blx	r3
 8008e30:	3601      	adds	r6, #1
 8008e32:	e7f2      	b.n	8008e1a <__libc_init_array+0x1e>
 8008e34:	080090ec 	.word	0x080090ec
 8008e38:	080090ec 	.word	0x080090ec
 8008e3c:	080090ec 	.word	0x080090ec
 8008e40:	080090f0 	.word	0x080090f0

08008e44 <memcpy>:
 8008e44:	440a      	add	r2, r1
 8008e46:	4291      	cmp	r1, r2
 8008e48:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e4c:	d100      	bne.n	8008e50 <memcpy+0xc>
 8008e4e:	4770      	bx	lr
 8008e50:	b510      	push	{r4, lr}
 8008e52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e5a:	4291      	cmp	r1, r2
 8008e5c:	d1f9      	bne.n	8008e52 <memcpy+0xe>
 8008e5e:	bd10      	pop	{r4, pc}

08008e60 <memset>:
 8008e60:	4402      	add	r2, r0
 8008e62:	4603      	mov	r3, r0
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d100      	bne.n	8008e6a <memset+0xa>
 8008e68:	4770      	bx	lr
 8008e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e6e:	e7f9      	b.n	8008e64 <memset+0x4>

08008e70 <_init>:
 8008e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e72:	bf00      	nop
 8008e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e76:	bc08      	pop	{r3}
 8008e78:	469e      	mov	lr, r3
 8008e7a:	4770      	bx	lr

08008e7c <_fini>:
 8008e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e7e:	bf00      	nop
 8008e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e82:	bc08      	pop	{r3}
 8008e84:	469e      	mov	lr, r3
 8008e86:	4770      	bx	lr
