{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 792,
    "design__instance__area": 56623.1,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1036,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 32,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0007066488615237176,
    "power__switching__total": 0.0015145344659686089,
    "power__leakage__total": 4.5107100277164136e-08,
    "power__total": 0.0022212285548448563,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.303876,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.303876,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 2.762558,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 4.194449,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.882539,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1363,
    "design__max_fanout_violation__count": 32,
    "design__max_cap_violation__count": 715,
    "clock__skew__worst_hold": 0.569478,
    "clock__skew__worst_setup": 0.212042,
    "timing__hold__ws": 1.956939,
    "timing__setup__ws": 2.723307,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": Infinity,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 6.129712,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 508.76 225.76",
    "design__core__bbox": "2.76 2.72 506.0 223.04",
    "design__io": 45,
    "design__die__area": 114858,
    "design__core__area": 110874,
    "design__instance__count__stdcell": 791,
    "design__instance__area__stdcell": 2008.18,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.510698,
    "design__instance__utilization__stdcell": 0.0356952,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 22730.1,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 8,
    "antenna__violating__pins": 8,
    "route__antenna_violation__count": 8,
    "route__net": 174,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 124,
    "route__wirelength__iter:1": 25612,
    "route__drc_errors__iter:2": 31,
    "route__wirelength__iter:2": 25607,
    "route__drc_errors__iter:3": 42,
    "route__wirelength__iter:3": 25606,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 25613,
    "route__drc_errors": 0,
    "route__wirelength": 25613,
    "route__vias": 1034,
    "route__vias__singlecut": 1034,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 1,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 568,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1354,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 32,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 647,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.567914,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.567914,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 1.992297,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 2.821371,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.165642,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 570,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 32,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.221956,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.221956,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 3.100301,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.755488,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.554633,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 955,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 32,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.295085,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.295085,
    "timing__hold__ws__corner:min_tt_025C_1v80": 2.8191,
    "timing__setup__ws__corner:min_tt_025C_1v80": 4.341468,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.960168,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1315,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 32,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 544,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.553784,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.553784,
    "timing__hold__ws__corner:min_ss_100C_1v60": 2.088518,
    "timing__setup__ws__corner:min_ss_100C_1v60": 3.076415,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.326579,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 399,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 32,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.212042,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.212042,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 3.135231,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 4.849255,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.604603,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1093,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 32,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.308795,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.308795,
    "timing__hold__ws__corner:max_tt_025C_1v80": 2.741263,
    "timing__setup__ws__corner:max_tt_025C_1v80": 4.137009,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.866487,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1363,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 32,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 715,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.569478,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.569478,
    "timing__hold__ws__corner:max_ss_100C_1v60": 1.956939,
    "timing__setup__ws__corner:max_ss_100C_1v60": 2.723307,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 6.129712,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 608,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 32,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.226463,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.226463,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 3.085135,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 4.717446,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.545478,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 26,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79983,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 5.1924e-06,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000172965,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000389429,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 6.57472e-06,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000389429,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 5.19e-06,
    "ir__drop__worst": 0.000173,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}