

================================================================
== Vivado HLS Report for 'Edge_Block_crit_ed'
================================================================
* Date:           Tue Dec  4 09:50:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     4.520|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     180|
|Register         |        -|      -|      67|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      67|     182|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |ap_return_0             |   9|          2|   32|         64|
    |ap_return_1             |   9|          2|   32|         64|
    |dx0_cols_V_out_blk_n    |   9|          2|    1|          2|
    |dx0_rows_V_out_blk_n    |   9|          2|    1|          2|
    |dx1_cols_V_out_blk_n    |   9|          2|    1|          2|
    |dx1_rows_V_out_blk_n    |   9|          2|    1|          2|
    |dxy_cols_V_out_blk_n    |   9|          2|    1|          2|
    |dxy_rows_V_out_blk_n    |   9|          2|    1|          2|
    |dy0_cols_V_out_blk_n    |   9|          2|    1|          2|
    |dy0_rows_V_out_blk_n    |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |src_cols_V_blk_n        |   9|          2|    1|          2|
    |src_rows_V_blk_n        |   9|          2|    1|          2|
    |src_x_cols_V_out_blk_n  |   9|          2|    1|          2|
    |src_x_rows_V_out_blk_n  |   9|          2|    1|          2|
    |src_y_cols_V_out_blk_n  |   9|          2|    1|          2|
    |src_y_rows_V_out_blk_n  |   9|          2|    1|          2|
    |threshold_blk_n         |   9|          2|    1|          2|
    |threshold_out_blk_n     |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 180|         40|   82|        164|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    |start_once_reg    |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  67|   0|   67|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|start_out                | out |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|start_write              | out |    1| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_return_0              | out |   32| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|ap_return_1              | out |   32| ap_ctrl_hs | Edge_Block_._crit_ed | return value |
|src_rows_V_dout          |  in |   32|   ap_fifo  |      src_rows_V      |    pointer   |
|src_rows_V_empty_n       |  in |    1|   ap_fifo  |      src_rows_V      |    pointer   |
|src_rows_V_read          | out |    1|   ap_fifo  |      src_rows_V      |    pointer   |
|src_cols_V_dout          |  in |   32|   ap_fifo  |      src_cols_V      |    pointer   |
|src_cols_V_empty_n       |  in |    1|   ap_fifo  |      src_cols_V      |    pointer   |
|src_cols_V_read          | out |    1|   ap_fifo  |      src_cols_V      |    pointer   |
|threshold_dout           |  in |   32|   ap_fifo  |       threshold      |    pointer   |
|threshold_empty_n        |  in |    1|   ap_fifo  |       threshold      |    pointer   |
|threshold_read           | out |    1|   ap_fifo  |       threshold      |    pointer   |
|src_x_rows_V_out_din     | out |   32|   ap_fifo  |   src_x_rows_V_out   |    pointer   |
|src_x_rows_V_out_full_n  |  in |    1|   ap_fifo  |   src_x_rows_V_out   |    pointer   |
|src_x_rows_V_out_write   | out |    1|   ap_fifo  |   src_x_rows_V_out   |    pointer   |
|src_x_cols_V_out_din     | out |   32|   ap_fifo  |   src_x_cols_V_out   |    pointer   |
|src_x_cols_V_out_full_n  |  in |    1|   ap_fifo  |   src_x_cols_V_out   |    pointer   |
|src_x_cols_V_out_write   | out |    1|   ap_fifo  |   src_x_cols_V_out   |    pointer   |
|src_y_rows_V_out_din     | out |   32|   ap_fifo  |   src_y_rows_V_out   |    pointer   |
|src_y_rows_V_out_full_n  |  in |    1|   ap_fifo  |   src_y_rows_V_out   |    pointer   |
|src_y_rows_V_out_write   | out |    1|   ap_fifo  |   src_y_rows_V_out   |    pointer   |
|src_y_cols_V_out_din     | out |   32|   ap_fifo  |   src_y_cols_V_out   |    pointer   |
|src_y_cols_V_out_full_n  |  in |    1|   ap_fifo  |   src_y_cols_V_out   |    pointer   |
|src_y_cols_V_out_write   | out |    1|   ap_fifo  |   src_y_cols_V_out   |    pointer   |
|dx0_rows_V_out_din       | out |   32|   ap_fifo  |    dx0_rows_V_out    |    pointer   |
|dx0_rows_V_out_full_n    |  in |    1|   ap_fifo  |    dx0_rows_V_out    |    pointer   |
|dx0_rows_V_out_write     | out |    1|   ap_fifo  |    dx0_rows_V_out    |    pointer   |
|dx0_cols_V_out_din       | out |   32|   ap_fifo  |    dx0_cols_V_out    |    pointer   |
|dx0_cols_V_out_full_n    |  in |    1|   ap_fifo  |    dx0_cols_V_out    |    pointer   |
|dx0_cols_V_out_write     | out |    1|   ap_fifo  |    dx0_cols_V_out    |    pointer   |
|dx1_rows_V_out_din       | out |   32|   ap_fifo  |    dx1_rows_V_out    |    pointer   |
|dx1_rows_V_out_full_n    |  in |    1|   ap_fifo  |    dx1_rows_V_out    |    pointer   |
|dx1_rows_V_out_write     | out |    1|   ap_fifo  |    dx1_rows_V_out    |    pointer   |
|dx1_cols_V_out_din       | out |   32|   ap_fifo  |    dx1_cols_V_out    |    pointer   |
|dx1_cols_V_out_full_n    |  in |    1|   ap_fifo  |    dx1_cols_V_out    |    pointer   |
|dx1_cols_V_out_write     | out |    1|   ap_fifo  |    dx1_cols_V_out    |    pointer   |
|dy0_rows_V_out_din       | out |   32|   ap_fifo  |    dy0_rows_V_out    |    pointer   |
|dy0_rows_V_out_full_n    |  in |    1|   ap_fifo  |    dy0_rows_V_out    |    pointer   |
|dy0_rows_V_out_write     | out |    1|   ap_fifo  |    dy0_rows_V_out    |    pointer   |
|dy0_cols_V_out_din       | out |   32|   ap_fifo  |    dy0_cols_V_out    |    pointer   |
|dy0_cols_V_out_full_n    |  in |    1|   ap_fifo  |    dy0_cols_V_out    |    pointer   |
|dy0_cols_V_out_write     | out |    1|   ap_fifo  |    dy0_cols_V_out    |    pointer   |
|dxy_rows_V_out_din       | out |   32|   ap_fifo  |    dxy_rows_V_out    |    pointer   |
|dxy_rows_V_out_full_n    |  in |    1|   ap_fifo  |    dxy_rows_V_out    |    pointer   |
|dxy_rows_V_out_write     | out |    1|   ap_fifo  |    dxy_rows_V_out    |    pointer   |
|dxy_cols_V_out_din       | out |   32|   ap_fifo  |    dxy_cols_V_out    |    pointer   |
|dxy_cols_V_out_full_n    |  in |    1|   ap_fifo  |    dxy_cols_V_out    |    pointer   |
|dxy_cols_V_out_write     | out |    1|   ap_fifo  |    dxy_cols_V_out    |    pointer   |
|threshold_out_din        | out |   32|   ap_fifo  |     threshold_out    |    pointer   |
|threshold_out_full_n     |  in |    1|   ap_fifo  |     threshold_out    |    pointer   |
|threshold_out_write      | out |    1|   ap_fifo  |     threshold_out    |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

