{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693860457727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693860457727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 17:47:37 2023 " "Processing started: Mon Sep 04 17:47:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693860457727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860457727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860457727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693860457978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693860457978 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693860464552 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693860464552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_out_sign_extend " "Found entity 1: dual_out_sign_extend" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.v 2 2 " "Found 2 design units, including 2 entities, in source file regmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""} { "Info" "ISGN_ENTITY_NAME" "2 regMemMux " "Found entity 2: regMemMux" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoregmux.v 1 1 " "Found 1 design units, including 1 entities, in source file memtoregmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 memToRegMux " "Found entity 1: memToRegMux" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mipsControl.v " "Can't analyze file -- file mipsControl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intmem.v 1 1 " "Found 1 design units, including 1 entities, in source file intmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 intMem " "Found entity 1: intMem" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCNext " "Found entity 2: PCNext" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump.v 1 1 " "Found 1 design units, including 1 entities, in source file jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "jump.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_module.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_module " "Found entity 1: branch_module" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693860464565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860464565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693860468804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt MIPS.v(24) " "Verilog HDL or VHDL warning at MIPS.v(24): object \"rt\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693860468861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs MIPS.v(25) " "Verilog HDL or VHDL warning at MIPS.v(25): object \"rs\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693860468861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtMem MIPS.v(28) " "Verilog HDL or VHDL warning at MIPS.v(28): object \"rtMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693860468861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsMem MIPS.v(29) " "Verilog HDL or VHDL warning at MIPS.v(29): object \"rsMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693860468861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdMem MIPS.v(30) " "Verilog HDL or VHDL warning at MIPS.v(30): object \"rdMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693860468861 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS.v" "pc" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860468861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCNext PCNext:nextInstruction " "Elaborating entity \"PCNext\" for hierarchy \"PCNext:nextInstruction\"" {  } { { "MIPS.v" "nextInstruction" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860468867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intMem intMem:intMem " "Elaborating entity \"intMem\" for hierarchy \"intMem:intMem\"" {  } { { "MIPS.v" "intMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860468867 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 63 intMem.v(14) " "Verilog HDL warning at intMem.v(14): number of words (62) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.data_a 0 intMem.v(9) " "Net \"intMemory.data_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.waddr_a 0 intMem.v(9) " "Net \"intMemory.waddr_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.we_a 0 intMem.v(9) " "Net \"intMemory.we_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|intMem:intMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "MIPS.v" "control" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(20) " "Verilog HDL assignment warning at control.v(20): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(58) " "Verilog HDL assignment warning at control.v(58): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(118) " "Verilog HDL assignment warning at control.v(118): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(127) " "Verilog HDL assignment warning at control.v(127): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(136) " "Verilog HDL assignment warning at control.v(136): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(144) " "Verilog HDL assignment warning at control.v(144): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(153) " "Verilog HDL assignment warning at control.v(153): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(162) " "Verilog HDL assignment warning at control.v(162): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(170) " "Verilog HDL assignment warning at control.v(170): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(178) " "Verilog HDL assignment warning at control.v(178): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(186) " "Verilog HDL assignment warning at control.v(186): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(195) " "Verilog HDL assignment warning at control.v(195): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(206) " "Verilog HDL assignment warning at control.v(206): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(219) " "Verilog HDL assignment warning at control.v(219): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(228) " "Verilog HDL assignment warning at control.v(228): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(16) " "Verilog HDL Case Statement warning at control.v(16): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in1Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in1Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in2Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in2Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control.v(11) " "Inferred latch for \"regWrite\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control.v(11) " "Inferred latch for \"branch\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst control.v(11) " "Inferred latch for \"regDst\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] control.v(11) " "Inferred latch for \"aluOp\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] control.v(11) " "Inferred latch for \"aluOp\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] control.v(11) " "Inferred latch for \"aluOp\[2\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] control.v(11) " "Inferred latch for \"aluOp\[3\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2Mux control.v(11) " "Inferred latch for \"in2Mux\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[0\] control.v(11) " "Inferred latch for \"in1Mux\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[1\] control.v(11) " "Inferred latch for \"in1Mux\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468899 "|MIPS|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMemMux regMemMux:regMemWriteMux " "Elaborating entity \"regMemMux\" for hierarchy \"regMemMux:regMemWriteMux\"" {  } { { "MIPS.v" "regMemWriteMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regMem.v(55) " "Verilog HDL Case Statement warning at regMem.v(55): incomplete case statement has no default case item" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 "|MIPS|regMemMux:regMemWriteMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regMemMuxOutput regMem.v(55) " "Verilog HDL Always Construct warning at regMem.v(55): inferring latch(es) for variable \"regMemMuxOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[0\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[0\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[1\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[1\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[2\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[2\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[3\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[3\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[4\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[4\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmem regmem:regmem " "Elaborating entity \"regmem\" for hierarchy \"regmem:regmem\"" {  } { { "MIPS.v" "regmem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860468914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_out_sign_extend dual_out_sign_extend:sign_extend " "Elaborating entity \"dual_out_sign_extend\" for hierarchy \"dual_out_sign_extend:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860469009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn1Mux ulaIn1Mux:ulaIn1 " "Elaborating entity \"ulaIn1Mux\" for hierarchy \"ulaIn1Mux:ulaIn1\"" {  } { { "MIPS.v" "ulaIn1" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860469024 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(46) " "Verilog HDL Case Statement warning at ula.v(46): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaIn1MuxOut ula.v(46) " "Verilog HDL Always Construct warning at ula.v(46): inferring latch(es) for variable \"ulaIn1MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[0\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[0\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[1\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[1\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[2\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[2\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[3\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[3\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[4\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[4\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[5\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[5\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[6\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[6\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[7\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[7\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[8\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[8\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[9\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[9\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[10\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[10\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[11\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[11\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[12\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[12\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[13\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[13\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[14\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[14\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[15\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[15\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[16\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[16\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[17\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[17\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[18\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[18\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[19\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[19\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[20\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[20\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[21\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[21\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[22\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[22\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[23\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[23\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[24\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[24\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[25\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[25\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[26\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[26\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[27\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[27\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[28\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[28\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[29\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[29\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[30\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[30\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[31\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[31\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn2Mux ulaIn2Mux:ulaIn2 " "Elaborating entity \"ulaIn2Mux\" for hierarchy \"ulaIn2Mux:ulaIn2\"" {  } { { "MIPS.v" "ulaIn2" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860469040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCore ulaCore:ula " "Elaborating entity \"ulaCore\" for hierarchy \"ulaCore:ula\"" {  } { { "MIPS.v" "ula" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860469062 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(18) " "Verilog HDL warning at ula.v(18): converting signed shift amount to unsigned" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 18 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1693860469076 "|MIPS|ulaCore:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "MIPS.v" "dataMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860469077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mainMemory dataMem.v(6) " "Verilog HDL or VHDL warning at dataMem.v(6): object \"mainMemory\" assigned a value but never read" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|dataMem:dataMem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readData dataMem.v(5) " "Output port \"readData\" at dataMem.v(5) has no driver" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|dataMem:dataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memToRegMux memToRegMux:memToRegMux " "Elaborating entity \"memToRegMux\" for hierarchy \"memToRegMux:memToRegMux\"" {  } { { "MIPS.v" "memToRegMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memToRegMux.v(7) " "Verilog HDL Case Statement warning at memToRegMux.v(7): incomplete case statement has no default case item" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToRegOutput memToRegMux.v(7) " "Verilog HDL Always Construct warning at memToRegMux.v(7): inferring latch(es) for variable \"memToRegOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[0\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[0\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[1\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[1\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[2\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[2\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[3\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[3\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[4\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[4\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[5\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[5\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[6\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[6\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[7\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[7\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[8\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[8\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[9\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[9\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[10\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[10\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[11\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[11\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[12\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[12\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[13\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[13\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[14\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[14\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[15\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[15\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[16\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[16\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[17\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[17\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[18\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[18\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[19\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[19\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[20\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[20\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[21\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[21\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[22\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[22\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[23\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[23\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[24\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[24\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[25\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[25\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[26\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[26\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[27\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[27\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[28\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[28\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[29\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[29\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[30\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[30\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[31\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[31\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860469086 "|MIPS|memToRegMux:memToRegMux"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[0\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[0\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[1\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[1\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[2\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[2\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[3\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[3\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[4\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[4\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[5\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[5\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[6\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[6\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[7\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[7\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[8\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[8\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[9\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[9\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[10\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[10\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[11\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[11\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[12\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[12\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[13\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[13\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[14\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[14\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[15\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[15\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[16\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[16\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[17\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[17\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[18\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[18\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[19\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[19\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[20\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[20\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[21\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[21\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[22\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[22\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[23\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[23\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[24\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[24\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[25\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[25\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[26\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[26\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[27\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[27\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[28\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[28\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[29\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[29\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[30\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[30\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[31\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[31\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[0\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[0\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[1\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[1\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[2\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[2\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[3\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[3\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[4\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[4\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693860469649 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "intMem:intMem\|intMemory " "RAM logic \"intMem:intMem\|intMemory\" is uninferred due to inappropriate RAM size" {  } { { "intMem.v" "intMemory" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693860469665 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693860469665 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1693860469697 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693860470715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[0\] " "Latch control:control\|aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[28\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[1\] " "Latch control:control\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[28\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in2Mux " "Latch control:control\|in2Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[26\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[3\] " "Latch control:control\|aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[2\] " "Latch control:control\|aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|regWrite " "Latch control:control\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|regDst " "Latch control:control\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[26\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[0\] " "Latch control:control\|in1Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[31\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[1\] " "Latch control:control\|in1Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693860470825 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693860470825 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693860475112 "|MIPS|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693860475112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693860475252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693860478227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693860478227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2713 " "Implemented 2713 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693860478946 ""} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Implemented 194 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693860478946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2517 " "Implemented 2517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693860478946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693860478946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693860478978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 17:47:58 2023 " "Processing ended: Mon Sep 04 17:47:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693860478978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693860478978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693860478978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693860478978 ""}
