$date
	Mon Jul 12 14:15:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testebench $end
$var wire 1 ! z0 $end
$var reg 1 " clk0 $end
$var reg 1 # rst0 $end
$var reg 1 $ w0 $end
$scope module FSM $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ w $end
$var wire 1 ! z $end
$var reg 1 % Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#1
0#
1"
#2
0"
#3
1!
1%
1"
1$
#4
0"
#5
0%
0!
1"
0$
#6
0"
#7
1!
1%
1"
1$
#8
0"
#9
1"
#10
0"
#11
0%
0!
1"
0$
#12
0"
#13
1!
1%
1"
1$
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0!
0"
0$
