

================================================================
== Vitis HLS Report for 'add_vectors_2'
================================================================
* Date:           Tue Jun 28 01:00:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      901|      901|  9.010 us|  9.010 us|  901|  901|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_vectors_label1  |      900|      900|        60|          -|          -|    15|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P2, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %v1" [computeP2/c/computeP2.cpp:115]   --->   Operation 63 'read' 'v1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln117 = br void" [computeP2/c/computeP2.cpp:117]   --->   Operation 64 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln117, void %.split, i6 0, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 65 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 66 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 67 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.42ns)   --->   "%icmp_ln117 = icmp_eq  i6 %i, i6 60" [computeP2/c/computeP2.cpp:117]   --->   Operation 68 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 70 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln117 = add i6 %i, i6 4" [computeP2/c/computeP2.cpp:117]   --->   Operation 71 'add' 'add_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln119 = add i11 %zext_ln117_2, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 72 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i11 %add_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 73 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%P2_addr = getelementptr i8 %P2, i64 0, i64 %zext_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 74 'getelementptr' 'P2_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%P2_load = load i11 %P2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 75 'load' 'P2_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i5 %v2, i64 0, i64 %zext_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 76 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%v2_load = load i6 %v2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 77 'load' 'v2_load' <Predicate = (!icmp_ln117)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [computeP2/c/computeP2.cpp:123]   --->   Operation 78 'ret' 'ret_ln123' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%P2_load = load i11 %P2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 79 'load' 'P2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln119_18 = zext i8 %P2_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 80 'zext' 'zext_ln119_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%v2_load = load i6 %v2_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 81 'load' 'v2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln119_19 = zext i5 %v2_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 82 'zext' 'zext_ln119_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.91ns)   --->   "%tmp = add i9 %zext_ln119_19, i9 %zext_ln119_18" [computeP2/c/computeP2.cpp:119]   --->   Operation 83 'add' 'tmp' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 84 [13/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 84 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 85 [12/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 85 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 86 [11/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 86 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 87 [10/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 87 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 88 [9/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 88 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 89 [8/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 89 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 90 [7/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 90 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 91 [6/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 91 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 92 [5/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 92 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 93 [4/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 93 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.44>
ST_14 : Operation 94 [3/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 94 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.44>
ST_15 : Operation 95 [2/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 95 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.69>
ST_16 : Operation 96 [1/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 96 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i8 %urem_ln121" [computeP2/c/computeP2.cpp:121]   --->   Operation 97 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121, i11 %P2_addr" [computeP2/c/computeP2.cpp:121]   --->   Operation 98 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln117 = or i6 %i, i6 1" [computeP2/c/computeP2.cpp:117]   --->   Operation 99 'or' 'or_ln117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln119_20 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 100 'zext' 'zext_ln119_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln119_21 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 101 'zext' 'zext_ln119_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln119_2 = add i11 %zext_ln119_21, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 102 'add' 'add_ln119_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln119_22 = zext i11 %add_ln119_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 103 'zext' 'zext_ln119_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%P2_addr_2 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_22" [computeP2/c/computeP2.cpp:119]   --->   Operation 104 'getelementptr' 'P2_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [2/2] (3.25ns)   --->   "%P2_load_1 = load i11 %P2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 105 'load' 'P2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%v2_addr_1 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_20" [computeP2/c/computeP2.cpp:119]   --->   Operation 106 'getelementptr' 'v2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [2/2] (2.32ns)   --->   "%v2_load_1 = load i6 %v2_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 107 'load' 'v2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>

State 18 <SV = 17> <Delay = 5.16>
ST_18 : Operation 108 [1/2] (3.25ns)   --->   "%P2_load_1 = load i11 %P2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 108 'load' 'P2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln119_23 = zext i8 %P2_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 109 'zext' 'zext_ln119_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/2] (2.32ns)   --->   "%v2_load_1 = load i6 %v2_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 110 'load' 'v2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln119_24 = zext i5 %v2_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 111 'zext' 'zext_ln119_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (1.91ns)   --->   "%tmp_4 = add i9 %zext_ln119_24, i9 %zext_ln119_23" [computeP2/c/computeP2.cpp:119]   --->   Operation 112 'add' 'tmp_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.44>
ST_19 : Operation 113 [13/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 113 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.44>
ST_20 : Operation 114 [12/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 114 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.44>
ST_21 : Operation 115 [11/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 115 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.44>
ST_22 : Operation 116 [10/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 116 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.44>
ST_23 : Operation 117 [9/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 117 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.44>
ST_24 : Operation 118 [8/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 118 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.44>
ST_25 : Operation 119 [7/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 119 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.44>
ST_26 : Operation 120 [6/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 120 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.44>
ST_27 : Operation 121 [5/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 121 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.44>
ST_28 : Operation 122 [4/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 122 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.44>
ST_29 : Operation 123 [3/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 123 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.44>
ST_30 : Operation 124 [2/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 124 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.69>
ST_31 : Operation 125 [1/13] (3.44ns)   --->   "%urem_ln121_1 = urem i9 %tmp_4, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 125 'urem' 'urem_ln121_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln121_4 = trunc i8 %urem_ln121_1" [computeP2/c/computeP2.cpp:121]   --->   Operation 126 'trunc' 'trunc_ln121_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121_4, i11 %P2_addr_2" [computeP2/c/computeP2.cpp:121]   --->   Operation 127 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 32 <SV = 31> <Delay = 4.89>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln117_1 = or i6 %i, i6 2" [computeP2/c/computeP2.cpp:117]   --->   Operation 128 'or' 'or_ln117_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln119_25 = zext i6 %or_ln117_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 129 'zext' 'zext_ln119_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln119_26 = zext i6 %or_ln117_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 130 'zext' 'zext_ln119_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln119_4 = add i11 %zext_ln119_26, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 131 'add' 'add_ln119_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln119_27 = zext i11 %add_ln119_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 132 'zext' 'zext_ln119_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%P2_addr_3 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_27" [computeP2/c/computeP2.cpp:119]   --->   Operation 133 'getelementptr' 'P2_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [2/2] (3.25ns)   --->   "%P2_load_2 = load i11 %P2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 134 'load' 'P2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_32 : Operation 135 [1/1] (0.00ns)   --->   "%v2_addr_2 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_25" [computeP2/c/computeP2.cpp:119]   --->   Operation 135 'getelementptr' 'v2_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 136 [2/2] (2.32ns)   --->   "%v2_load_2 = load i6 %v2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 136 'load' 'v2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_32 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln117_2 = or i6 %i, i6 3" [computeP2/c/computeP2.cpp:117]   --->   Operation 137 'or' 'or_ln117_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln119_30 = zext i6 %or_ln117_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 138 'zext' 'zext_ln119_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln119_31 = zext i6 %or_ln117_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 139 'zext' 'zext_ln119_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln119_6 = add i11 %zext_ln119_31, i11 %v1_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 140 'add' 'add_ln119_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%v2_addr_3 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_30" [computeP2/c/computeP2.cpp:119]   --->   Operation 141 'getelementptr' 'v2_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [2/2] (2.32ns)   --->   "%v2_load_3 = load i6 %v2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 142 'load' 'v2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>

State 33 <SV = 32> <Delay = 5.16>
ST_33 : Operation 143 [1/2] (3.25ns)   --->   "%P2_load_2 = load i11 %P2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 143 'load' 'P2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_33 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln119_28 = zext i8 %P2_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 144 'zext' 'zext_ln119_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 145 [1/2] (2.32ns)   --->   "%v2_load_2 = load i6 %v2_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 145 'load' 'v2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_33 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln119_29 = zext i5 %v2_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 146 'zext' 'zext_ln119_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 147 [1/1] (1.91ns)   --->   "%tmp_5 = add i9 %zext_ln119_29, i9 %zext_ln119_28" [computeP2/c/computeP2.cpp:119]   --->   Operation 147 'add' 'tmp_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 148 [1/2] (2.32ns)   --->   "%v2_load_3 = load i6 %v2_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 148 'load' 'v2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>

State 34 <SV = 33> <Delay = 3.44>
ST_34 : Operation 149 [13/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 149 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.44>
ST_35 : Operation 150 [12/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 150 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.44>
ST_36 : Operation 151 [11/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 151 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.44>
ST_37 : Operation 152 [10/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 152 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.44>
ST_38 : Operation 153 [9/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 153 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.44>
ST_39 : Operation 154 [8/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 154 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.44>
ST_40 : Operation 155 [7/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 155 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.44>
ST_41 : Operation 156 [6/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 156 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.44>
ST_42 : Operation 157 [5/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 157 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.44>
ST_43 : Operation 158 [4/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 158 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.44>
ST_44 : Operation 159 [3/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 159 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.44>
ST_45 : Operation 160 [2/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 160 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.69>
ST_46 : Operation 161 [1/13] (3.44ns)   --->   "%urem_ln121_2 = urem i9 %tmp_5, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 161 'urem' 'urem_ln121_2' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln121_5 = trunc i8 %urem_ln121_2" [computeP2/c/computeP2.cpp:121]   --->   Operation 162 'trunc' 'trunc_ln121_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121_5, i11 %P2_addr_3" [computeP2/c/computeP2.cpp:121]   --->   Operation 163 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln119_32 = zext i11 %add_ln119_6" [computeP2/c/computeP2.cpp:119]   --->   Operation 164 'zext' 'zext_ln119_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 165 [1/1] (0.00ns)   --->   "%P2_addr_4 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_32" [computeP2/c/computeP2.cpp:119]   --->   Operation 165 'getelementptr' 'P2_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 166 [2/2] (3.25ns)   --->   "%P2_load_3 = load i11 %P2_addr_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 166 'load' 'P2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>

State 48 <SV = 47> <Delay = 5.16>
ST_48 : Operation 167 [1/2] (3.25ns)   --->   "%P2_load_3 = load i11 %P2_addr_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 167 'load' 'P2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_48 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln119_33 = zext i8 %P2_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 168 'zext' 'zext_ln119_33' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln119_34 = zext i5 %v2_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 169 'zext' 'zext_ln119_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 170 [1/1] (1.91ns)   --->   "%tmp_6 = add i9 %zext_ln119_34, i9 %zext_ln119_33" [computeP2/c/computeP2.cpp:119]   --->   Operation 170 'add' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.44>
ST_49 : Operation 171 [13/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 171 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.44>
ST_50 : Operation 172 [12/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 172 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.44>
ST_51 : Operation 173 [11/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 173 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.44>
ST_52 : Operation 174 [10/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 174 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.44>
ST_53 : Operation 175 [9/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 175 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.44>
ST_54 : Operation 176 [8/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 176 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.44>
ST_55 : Operation 177 [7/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 177 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.44>
ST_56 : Operation 178 [6/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 178 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.44>
ST_57 : Operation 179 [5/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 179 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.44>
ST_58 : Operation 180 [4/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 180 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.44>
ST_59 : Operation 181 [3/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 181 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.44>
ST_60 : Operation 182 [2/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 182 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.69>
ST_61 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [computeP2/c/computeP2.cpp:117]   --->   Operation 183 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 184 [1/13] (3.44ns)   --->   "%urem_ln121_3 = urem i9 %tmp_6, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 184 'urem' 'urem_ln121_3' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln121_6 = trunc i8 %urem_ln121_3" [computeP2/c/computeP2.cpp:121]   --->   Operation 185 'trunc' 'trunc_ln121_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln121 = store i8 %trunc_ln121_6, i11 %P2_addr_4" [computeP2/c/computeP2.cpp:121]   --->   Operation 186 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_61 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', computeP2/c/computeP2.cpp:117) with incoming values : ('add_ln117', computeP2/c/computeP2.cpp:117) [8]  (1.59 ns)

 <State 2>: 4.89ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:117) with incoming values : ('add_ln117', computeP2/c/computeP2.cpp:117) [8]  (0 ns)
	'add' operation ('add_ln119', computeP2/c/computeP2.cpp:119) [17]  (1.64 ns)
	'getelementptr' operation ('P2_addr', computeP2/c/computeP2.cpp:119) [19]  (0 ns)
	'load' operation ('P2_load', computeP2/c/computeP2.cpp:119) on array 'P2' [20]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'load' operation ('P2_load', computeP2/c/computeP2.cpp:119) on array 'P2' [20]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [25]  (1.92 ns)

 <State 4>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 5>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 6>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 7>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 8>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 9>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 10>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 11>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 12>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 13>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 14>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 15>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)

 <State 16>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [26]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121', computeP2/c/computeP2.cpp:121 on array 'P2' [28]  (3.25 ns)

 <State 17>: 4.89ns
The critical path consists of the following:
	'or' operation ('or_ln117', computeP2/c/computeP2.cpp:117) [29]  (0 ns)
	'add' operation ('add_ln119_2', computeP2/c/computeP2.cpp:119) [32]  (1.64 ns)
	'getelementptr' operation ('P2_addr_2', computeP2/c/computeP2.cpp:119) [34]  (0 ns)
	'load' operation ('P2_load_1', computeP2/c/computeP2.cpp:119) on array 'P2' [35]  (3.25 ns)

 <State 18>: 5.17ns
The critical path consists of the following:
	'load' operation ('P2_load_1', computeP2/c/computeP2.cpp:119) on array 'P2' [35]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [40]  (1.92 ns)

 <State 19>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 20>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 21>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 22>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 23>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 24>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 25>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 26>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 27>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 28>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 29>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 30>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)

 <State 31>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_1', computeP2/c/computeP2.cpp:121) [41]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121_4', computeP2/c/computeP2.cpp:121 on array 'P2' [43]  (3.25 ns)

 <State 32>: 4.89ns
The critical path consists of the following:
	'or' operation ('or_ln117_1', computeP2/c/computeP2.cpp:117) [44]  (0 ns)
	'add' operation ('add_ln119_4', computeP2/c/computeP2.cpp:119) [47]  (1.64 ns)
	'getelementptr' operation ('P2_addr_3', computeP2/c/computeP2.cpp:119) [49]  (0 ns)
	'load' operation ('P2_load_2', computeP2/c/computeP2.cpp:119) on array 'P2' [50]  (3.25 ns)

 <State 33>: 5.17ns
The critical path consists of the following:
	'load' operation ('P2_load_2', computeP2/c/computeP2.cpp:119) on array 'P2' [50]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [55]  (1.92 ns)

 <State 34>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 35>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 36>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 37>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 38>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 39>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 40>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 41>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 42>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 43>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 44>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 45>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)

 <State 46>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_2', computeP2/c/computeP2.cpp:121) [56]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121_5', computeP2/c/computeP2.cpp:121 on array 'P2' [58]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('P2_addr_4', computeP2/c/computeP2.cpp:119) [64]  (0 ns)
	'load' operation ('P2_load_3', computeP2/c/computeP2.cpp:119) on array 'P2' [65]  (3.25 ns)

 <State 48>: 5.17ns
The critical path consists of the following:
	'load' operation ('P2_load_3', computeP2/c/computeP2.cpp:119) on array 'P2' [65]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [70]  (1.92 ns)

 <State 49>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 50>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 51>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 52>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 53>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 54>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 55>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 56>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 57>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 58>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 59>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 60>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)

 <State 61>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_3', computeP2/c/computeP2.cpp:121) [71]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121_6', computeP2/c/computeP2.cpp:121 on array 'P2' [73]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
