{"Source Block": ["hdl/library/axi_dmac/axi_dmac_reset_manager.v@255:265@HdlStmAssign", "end\n\nendgenerate\n\n/* De-assertions in the opposite direction of the data flow: dest, src, request */\nassign dest_resetn = ~reset_sync_chain[1];\nassign src_resetn = ~reset_sync_chain[2];\nassign req_resetn = ~reset_sync_chain[3];\n\nsync_bits #(\n  .NUM_OF_BITS (1),\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_reset_manager.v@257:267", "endgenerate\n\n/* De-assertions in the opposite direction of the data flow: dest, src, request */\nassign dest_resetn = ~reset_sync_chain[1];\nassign src_resetn = ~reset_sync_chain[2];\nassign req_resetn = ~reset_sync_chain[3];\n\nsync_bits #(\n  .NUM_OF_BITS (1),\n  .ASYNC_CLK (ASYNC_CLK_DEST_REQ)\n) i_sync_control_dest (\n"], ["hdl/library/axi_dmac/axi_dmac_reset_manager.v@256:266", "\nendgenerate\n\n/* De-assertions in the opposite direction of the data flow: dest, src, request */\nassign dest_resetn = ~reset_sync_chain[1];\nassign src_resetn = ~reset_sync_chain[2];\nassign req_resetn = ~reset_sync_chain[3];\n\nsync_bits #(\n  .NUM_OF_BITS (1),\n  .ASYNC_CLK (ASYNC_CLK_DEST_REQ)\n"]], "Diff Content": {"Delete": [[260, "assign dest_resetn = ~reset_sync_chain[1];\n"]], "Add": []}}