# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1240 6.4e-05 512 0.98 620 375808 14.1743 8.37686 158.007 262.026 442.744 442.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1240 6.4e-05 512 0.98 620 375552 14.2444 8.3993 182.43 262.064 467.299 467.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1240 6.4e-05 512 0.98 620 375040 14.2278 8.39232 190.499 261.925 475.209 475.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1240 6.4e-05 512 0.98 620 374784 14.2083 8.37949 177.502 262.068 462.325 462.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1240 6.4e-05 512 0.98 620 376000 14.2433 8.40909 179.719 262.035 464.57 464.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1240 6.4e-05 512 0.98 620 374528 14.1132 8.35994 184.6 260.978 468.213 468.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1240 6.4e-05 512 0.98 620 374400 14.252 8.38246 185.268 261.82 469.888 470.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1240 6.4e-05 512 0.98 620 374784 14.1275 8.35866 179.351 261.407 463.416 463.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1240 6.4e-05 512 0.98 620 374784 14.2135 8.37453 180.152 262.131 465.035 465.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1240 6.4e-05 512 0.98 620 374400 14.2861 8.39421 194.511 262.059 479.413 479.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1240 6.4e-05 512 0.98 620 372736 14.2282 8.36029 226.564 263.747 513.061 513.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1240 6.4e-05 512 0.98 615 375296 14.1726 8.37978 153.427 262.026 438.166 438.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1240 6.4e-05 512 0.98 615 375040 14.2862 8.3968 155.806 261.958 440.61 440.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1240 6.4e-05 512 0.98 615 374784 14.24 8.38272 154.869 261.799 439.456 439.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1240 6.4e-05 512 0.98 615 374528 14.2515 8.38861 157.925 261.761 442.492 442.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1240 6.4e-05 512 0.98 615 374784 14.216 8.37427 160.064 262.027 444.844 444.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1240 6.4e-05 512 0.98 615 375552 14.2202 8.40272 185.024 262.023 469.836 469.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1240 6.4e-05 512 0.98 615 375040 14.2171 8.39027 179.871 262.202 464.844 464.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1240 6.4e-05 512 0.98 615 374784 14.1929 8.37427 193.63 261.864 478.226 478.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1240 6.4e-05 512 0.98 615 374400 14.3036 8.40294 191.713 262.203 476.789 476.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1240 6.4e-05 512 0.98 615 372736 14.179 8.35802 191.456 261.218 475.37 475.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1240 6.4e-05 512 0.98 615 374400 14.2348 8.38854 189.938 261.621 474.347 474.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1240 6.4e-05 512 0.98 615 372736 14.2177 8.35821 179.826 261.405 463.975 464.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1240 6.4e-05 512 0.98 615 374784 14.2129 8.37427 212.912 261.927 497.589 497.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1240 6.4e-05 512 0.98 615 374400 14.2966 8.3968 215.147 262.278 500.281 500.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1240 6.4e-05 512 0.98 615 372736 14.2351 8.35613 193.055 261.463 477.277 477.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1240 6.4e-05 512 0.98 620 375296 14.1853 8.37427 147.842 261.973 432.54 432.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1240 6.4e-05 512 0.98 620 375680 14.2315 8.3968 166.864 264.472 454.126 454.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1240 6.4e-05 512 0.98 620 374784 14.2392 8.38682 156.388 261.769 440.949 441.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1240 6.4e-05 512 0.98 620 374528 14.2408 8.38506 158.521 261.778 443.089 443.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1240 6.4e-05 512 0.98 620 374784 14.2196 8.36784 157.21 261.807 441.768 441.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1240 6.4e-05 512 0.98 620 375552 14.2372 8.40112 198.715 262.312 483.837 483.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1240 6.4e-05 512 0.98 620 373248 14.2309 8.37437 139.038 261.34 423.15 423.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1240 6.4e-05 512 0.98 620 375040 14.2226 8.38806 189.804 261.981 474.561 474.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1240 6.4e-05 512 0.98 620 373760 14.1493 8.36173 135.96 261.115 419.748 419.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1240 6.4e-05 512 0.98 620 374784 14.203 8.3759 177.902 262.086 462.731 462.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1240 6.4e-05 512 0.98 620 374784 14.22 8.37222 128.655 262.338 413.749 413.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1240 6.4e-05 512 0.98 620 374400 14.3018 8.40394 186.244 262.251 471.366 471.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1240 6.4e-05 512 0.98 620 374400 14.3042 8.3985 131.95 262.046 416.863 417.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1240 6.4e-05 512 0.98 620 372736 14.1718 8.35958 236.435 261.172 520.311 520.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1240 6.4e-05 512 0.98 620 369152 14.1871 8.32307 155.871 259.875 438.421 438.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1240 6.4e-05 512 0.98 620 374400 14.2289 8.38448 228.89 261.793 513.461 513.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1240 6.4e-05 512 0.98 620 372480 14.1221 8.34438 153.902 260.593 437.128 437.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1240 6.4e-05 512 0.98 620 372736 14.2148 8.35885 221.911 261.159 505.809 505.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1240 6.4e-05 512 0.98 620 372736 14.2349 8.36157 150.089 261.491 434.342 434.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1240 6.4e-05 512 0.98 620 374784 14.2146 8.37674 193.467 262.138 478.37 478.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1240 6.4e-05 512 0.98 620 368640 14.2334 8.33158 134.752 260.141 417.622 417.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1240 6.4e-05 512 0.98 620 374400 14.2993 8.4009 201.911 262.012 486.793 486.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1240 6.4e-05 512 0.98 620 364800 14.1957 8.29459 143.667 258.154 424.477 424.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1240 6.4e-05 512 0.98 624 375296 14.1828 8.37018 145.423 261.756 429.901 430.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1240 6.4e-05 512 0.98 624 375680 14.2408 8.38861 154.685 262.201 439.678 439.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1240 6.4e-05 512 0.98 624 375552 14.1899 8.38451 153.336 262.193 438.264 438.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1240 6.4e-05 512 0.98 624 374784 14.2026 8.37987 100.481 261.825 385.054 385.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1240 6.4e-05 512 0.98 624 374528 14.2307 8.38451 178.028 261.472 462.278 462.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1240 6.4e-05 512 0.98 624 372736 14.176 8.35757 113.181 261.223 397.105 397.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1240 6.4e-05 512 0.98 624 374784 14.2044 8.37651 169.493 261.802 454.043 454.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1240 6.4e-05 512 0.98 624 372736 14.2139 8.36438 112.832 261.158 396.736 396.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1240 6.4e-05 512 0.98 624 375552 14.2359 8.40234 189.654 262.099 474.553 474.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1240 6.4e-05 512 0.98 624 373248 14.2282 8.37443 133.343 261.343 417.452 417.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1240 6.4e-05 512 0.98 624 375040 14.2209 8.38973 179.649 261.92 464.341 464.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1240 6.4e-05 512 0.98 624 373760 14.1545 8.35696 128.993 261.177 412.845 412.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1240 6.4e-05 512 0.98 624 374784 14.1867 8.38246 229.563 261.865 514.159 514.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1240 6.4e-05 512 0.98 624 374784 14.2214 8.37379 150.591 262.133 435.482 435.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1240 6.4e-05 512 0.98 624 374400 14.3062 8.4009 226.689 261.997 511.561 511.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1240 6.4e-05 512 0.98 624 374400 14.299 8.4 153.529 262.074 438.47 438.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1240 6.4e-05 512 0.98 624 372736 14.1653 8.36304 220.74 260.906 504.337 504.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1240 6.4e-05 512 0.98 624 369152 14.1826 8.3248 145.531 259.865 428.066 428.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1240 6.4e-05 512 0.98 624 374400 14.2412 8.38326 215.991 261.58 500.358 500.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1240 6.4e-05 512 0.98 624 372480 14.1329 8.35024 141.291 260.594 424.535 424.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1240 6.4e-05 512 0.98 624 372736 14.2143 11.1911 204.193 261.155 490.918 491.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1240 6.4e-05 512 0.98 624 372736 14.2318 8.36429 140.572 261.571 424.902 425.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1240 6.4e-05 512 0.98 625 374784 14.1944 8.37574 166.381 264.339 453.459 453.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1240 6.4e-05 512 0.98 625 375040 14.2852 8.39078 150.014 261.951 434.805 434.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1240 6.4e-05 512 0.98 625 375040 14.2327 8.38682 98.1451 262.169 383.101 383.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1240 6.4e-05 512 0.98 625 374784 14.2238 8.38451 160.286 262.015 445.075 445.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1240 6.4e-05 512 0.98 625 374784 14.1933 8.37427 104.208 262.044 388.984 389.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1240 6.4e-05 512 0.98 625 374528 14.2226 8.38637 171.507 261.764 456.041 456.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1240 6.4e-05 512 0.98 625 372736 14.1845 8.35805 109.439 261.216 393.365 393.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1240 6.4e-05 512 0.98 625 374784 14.2077 8.37222 176.71 261.988 461.441 461.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1240 6.4e-05 512 0.98 625 372736 14.2188 8.35229 117.162 261.372 401.268 401.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1240 6.4e-05 512 0.98 625 374400 14.2998 8.40189 191.114 262.313 476.295 476.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1240 6.4e-05 512 0.98 625 373248 14.2247 8.37245 138.162 261.306 422.228 422.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1240 6.4e-05 512 0.98 625 375040 14.2235 8.38934 184.488 262.199 469.463 469.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1240 6.4e-05 512 0.98 625 373760 14.151 8.35798 131.062 261.393 415.132 415.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1240 6.4e-05 512 0.98 625 374784 14.1907 8.38042 228.2 261.859 512.799 512.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1240 6.4e-05 512 0.98 625 374784 14.2171 8.37837 152.248 261.927 436.931 437.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1240 6.4e-05 512 0.98 625 374400 14.3006 8.40803 226.3 261.965 511.14 511.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1240 6.4e-05 512 0.98 625 374400 14.3012 8.40096 152.669 261.995 437.531 437.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1240 6.4e-05 512 0.98 625 372736 14.1734 8.36458 217.795 260.977 501.471 501.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1240 6.4e-05 512 0.98 625 369152 14.1831 8.3512 146.052 259.895 428.645 428.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1240 6.4e-05 512 0.98 625 374400 14.249 8.38451 211.044 261.803 495.64 495.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1240 6.4e-05 512 0.98 625 372480 14.1261 8.3457 143.101 260.595 426.331 426.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1240 6.4e-05 512 0.98 625 372736 14.224 8.35744 203.822 261.099 487.667 487.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1240 6.4e-05 512 0.98 625 372736 14.2429 8.3583 144.283 261.489 428.547 428.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1240 6.4e-05 512 0.98 640 374784 14.197 8.3719 149.022 261.784 433.537 433.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1240 6.4e-05 512 0.98 640 374784 14.2108 8.37216 96.8045 261.836 381.387 381.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1240 6.4e-05 512 0.98 640 375040 14.2586 8.40682 154.056 262.14 439.027 439.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1240 6.4e-05 512 0.98 640 375040 14.2139 8.38976 99.5439 262.019 384.332 384.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1240 6.4e-05 512 0.98 640 374784 14.2137 8.37946 166.423 262.009 451.188 451.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1240 6.4e-05 512 0.98 640 374784 14.1997 8.3784 108.563 262.07 393.379 393.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1240 6.4e-05 512 0.98 640 373632 14.2853 8.38858 162.923 261.577 447.34 447.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1240 6.4e-05 512 0.98 640 372736 14.1754 8.36122 105.309 261.228 389.239 389.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1240 6.4e-05 512 0.98 640 373632 14.2955 8.38998 87.7499 261.862 372.466 372.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1240 6.4e-05 512 0.98 640 374784 14.208 9.18938 164.257 261.744 449.56 449.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1240 6.4e-05 512 0.98 640 372736 14.2181 8.35994 110.806 261.097 394.64 394.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1240 6.4e-05 512 0.98 640 374784 14.2247 8.37584 93.1289 261.886 377.788 377.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1240 6.4e-05 512 0.98 640 374400 14.2941 8.39885 235.996 262.312 521.168 521.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1240 6.4e-05 512 0.98 640 373248 14.2399 8.37632 153.609 261.542 437.927 438.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1240 6.4e-05 512 0.98 640 369792 14.2252 8.34003 127.869 260.085 410.681 410.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1240 6.4e-05 512 0.98 640 375040 14.2117 8.38656 222.842 261.978 507.582 507.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1240 6.4e-05 512 0.98 640 373760 14.1536 8.35789 149.99 261.173 433.836 433.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1240 6.4e-05 512 0.98 640 372480 14.1295 8.34573 124.813 260.407 407.854 407.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1240 6.4e-05 512 0.98 640 374784 14.2003 8.37632 209.468 262.021 494.225 494.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1240 6.4e-05 512 0.98 640 374784 14.2252 8.38246 139.091 264.403 426.272 426.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1240 6.4e-05 512 0.98 640 368640 14.2107 8.32909 117.907 260.133 400.744 400.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1240 6.4e-05 512 0.98 640 374400 14.2945 8.4009 208.482 261.94 493.281 493.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1240 6.4e-05 512 0.98 640 374400 14.2994 8.39779 145.594 262.259 430.722 430.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1240 6.4e-05 512 0.98 640 369600 14.3593 8.3864 119.795 261.039 403.745 403.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1240 6.4e-05 512 0.98 640 372736 14.1749 8.39997 201.941 261.238 485.914 486.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1240 6.4e-05 512 0.98 640 369152 14.1852 8.32899 141.279 260.04 423.997 424.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1240 6.4e-05 512 0.98 640 370944 14.1431 8.33536 116.359 259.96 398.959 399.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1240 6.4e-05 512 0.98 640 374400 14.2483 8.38851 196.68 261.618 481.093 481.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1240 6.4e-05 512 0.98 640 372480 14.1328 8.35584 140.758 260.563 423.972 424.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1240 6.4e-05 512 0.98 640 368640 14.2154 8.32307 115.581 259.161 397.445 397.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1240 6.4e-05 512 0.98 640 372736 14.2228 8.35824 196.902 261.347 480.988 481.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1240 6.4e-05 512 0.98 640 372736 14.2436 8.35562 135.36 261.243 419.366 419.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1240 6.4e-05 512 0.98 640 368640 14.2348 8.33238 120.898 259.963 403.587 403.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1240 6.4e-05 512 0.98 640 374272 14.23 8.37632 153.745 261.96 438.473 438.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1240 6.4e-05 512 0.98 640 373760 14.2594 8.376 100.328 262.019 385.151 385.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1240 6.4e-05 512 0.98 640 374400 14.2823 8.39994 174.083 261.995 458.922 459.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1240 6.4e-05 512 0.98 640 373760 14.2825 8.39642 114.136 262.174 399.16 399.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1240 6.4e-05 512 0.98 640 372480 14.3284 8.38477 94.1446 261.582 378.609 378.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1240 6.4e-05 512 0.98 640 374016 14.2612 8.38701 160.72 261.986 445.517 445.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1240 6.4e-05 512 0.98 640 373248 14.2584 8.37894 106.006 262.068 390.877 391.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1240 6.4e-05 512 0.98 640 373248 14.2458 8.3665 88.972 261.582 373.332 373.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1240 6.4e-05 512 0.98 640 373632 14.2701 8.38042 228.284 261.783 512.88 513.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1240 6.4e-05 512 0.98 640 372736 14.1709 8.35901 147.622 261.01 431.327 431.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1240 6.4e-05 512 0.98 640 373632 14.2852 8.38922 121.482 261.619 405.939 406.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1240 6.4e-05 512 0.98 640 373760 14.2571 8.37427 214.518 261.839 499.153 499.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1240 6.4e-05 512 0.98 640 372736 14.2244 8.35533 137.233 261.193 421.166 421.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1240 6.4e-05 512 0.98 640 371712 14.3345 8.36848 111.661 262.135 396.664 396.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1240 6.4e-05 512 0.98 640 374400 14.2966 8.40294 224.161 262.032 509.058 509.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1240 6.4e-05 512 0.98 640 373248 14.2298 8.36966 145.109 261.578 429.451 429.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1240 6.4e-05 512 0.98 640 369792 14.2195 8.34547 126.171 260.094 408.994 409.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1240 6.4e-05 512 0.98 640 368640 14.2127 8.33018 113.607 259.891 396.203 396.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1240 6.4e-05 512 0.98 640 373760 14.284 8.39002 208.835 262.234 493.907 494.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1240 6.4e-05 512 0.98 640 371200 14.2562 8.35466 142.587 261.127 426.489 426.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1240 6.4e-05 512 0.98 640 368640 14.2801 8.35206 120.308 260.376 403.477 403.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1240 6.4e-05 512 0.98 640 368640 14.4001 8.36589 115.185 261.281 399.401 399.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1240 6.4e-05 512 0.98 640 373248 14.2544 8.37738 195.215 261.86 479.872 480.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1240 6.4e-05 512 0.98 640 371712 14.3338 8.71139 139.755 261.884 424.848 424.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1240 6.4e-05 512 0.98 640 368640 14.2067 8.32374 116.361 259.928 398.986 399.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1240 6.4e-05 512 0.98 640 368640 14.2318 8.33334 107.233 259.998 389.961 390.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1240 6.4e-05 512 0.98 640 374400 14.3063 8.40704 202.946 262.218 488.048 488.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1240 6.4e-05 512 0.98 640 374400 14.2988 8.39885 140.758 262.284 425.903 426.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1240 6.4e-05 512 0.98 640 369600 14.3626 8.37626 120.845 261.247 404.996 405.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1240 6.4e-05 512 0.98 640 364800 14.1906 8.29363 109.368 257.909 389.923 390.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1240 6.4e-05 512 0.98 624 373760 14.2351 8.37261 162.708 261.782 447.26 447.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1240 6.4e-05 512 0.98 624 373760 14.2503 8.37443 106.089 262.017 390.893 391.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1240 6.4e-05 512 0.98 624 373248 14.2656 8.37837 88.46 261.775 373.048 373.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1240 6.4e-05 512 0.98 624 373760 14.3245 8.3968 157.281 262.156 442.328 442.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1240 6.4e-05 512 0.98 624 373760 14.2858 8.38992 104.159 262.162 389.164 389.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1240 6.4e-05 512 0.98 624 372480 14.3327 8.38653 87.8925 261.803 372.573 372.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1240 6.4e-05 512 0.98 624 373248 14.2872 8.38458 217.653 261.8 502.286 502.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1240 6.4e-05 512 0.98 624 373248 14.2628 8.37632 141.836 261.757 426.393 426.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1240 6.4e-05 512 0.98 624 370944 14.3092 8.37222 115.254 261.591 399.691 399.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1240 6.4e-05 512 0.98 624 371712 14.3454 8.37514 98.5089 261.924 383.316 383.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1240 6.4e-05 512 0.98 624 372736 14.3216 8.38218 202.9 261.534 487.3 487.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1240 6.4e-05 512 0.98 624 370944 14.255 8.35792 134.26 260.972 418.004 418.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1240 6.4e-05 512 0.98 624 370944 14.3709 8.39546 109.651 261.642 394.226 394.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1240 6.4e-05 512 0.98 624 369152 14.1921 8.31949 97.6184 259.846 380.139 380.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1240 6.4e-05 512 0.98 624 373760 14.2569 8.37248 200.299 262.018 485.114 485.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1240 6.4e-05 512 0.98 624 372736 14.2154 8.35837 129.526 261.152 413.412 413.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1240 6.4e-05 512 0.98 624 371712 14.343 8.37018 107.654 262.106 392.632 392.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1240 6.4e-05 512 0.98 624 372736 14.2485 8.35584 94.4992 261.233 378.497 378.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1240 6.4e-05 512 0.98 624 373248 14.3339 8.3968 195.584 262.101 480.579 480.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1240 6.4e-05 512 0.98 624 370944 14.3172 8.37632 138.142 261.336 422.331 422.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1240 6.4e-05 512 0.98 624 369792 14.2194 8.34509 115.443 260.063 398.231 398.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1240 6.4e-05 512 0.98 624 368640 14.2154 8.32512 114.723 260.113 397.541 397.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1240 6.4e-05 512 0.98 624 373760 14.2806 8.38861 194.061 262.226 479.12 479.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1240 6.4e-05 512 0.98 624 371200 14.2521 8.35914 137.939 261.43 422.144 422.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1240 6.4e-05 512 0.98 624 368640 14.2682 8.34966 114.488 260.337 397.609 397.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1240 6.4e-05 512 0.98 624 368640 14.399 10.4416 107.221 261.226 393.449 393.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1240 6.4e-05 512 0.98 650 373248 14.2584 8.37632 174.689 261.819 459.311 459.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1240 6.4e-05 512 0.98 650 372736 14.2871 8.37427 113.396 262.04 398.263 398.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1240 6.4e-05 512 0.98 650 373248 14.2613 8.37878 94.793 262.062 379.657 379.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1240 6.4e-05 512 0.98 650 373120 14.3334 8.39523 163.627 262.001 448.521 448.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1240 6.4e-05 512 0.98 650 372480 14.3131 8.39654 106.965 262.207 392.05 392.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1240 6.4e-05 512 0.98 650 372480 14.3233 8.38502 90.0352 261.801 374.711 374.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1240 6.4e-05 512 0.98 650 371200 14.264 8.35856 77.9009 261.403 362.089 362.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1240 6.4e-05 512 0.98 650 373248 14.284 8.3847 220.91 261.792 505.534 505.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1240 6.4e-05 512 0.98 650 373248 14.2664 8.37635 141.908 261.81 426.521 426.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1240 6.4e-05 512 0.98 650 370944 14.325 8.3759 115.513 261.374 399.752 399.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1240 6.4e-05 512 0.98 650 371712 14.3439 8.38221 100.361 261.894 385.146 385.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1240 6.4e-05 512 0.98 650 372736 14.3233 8.38762 203.846 261.539 488.259 488.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1240 6.4e-05 512 0.98 650 370944 14.258 8.35562 134.435 260.971 418.182 418.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1240 6.4e-05 512 0.98 650 370944 14.3712 8.38186 110.052 261.614 394.588 394.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1240 6.4e-05 512 0.98 650 369152 14.1987 8.3191 97.8165 259.993 380.495 380.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1240 6.4e-05 512 0.98 650 372736 14.2847 8.37555 203.922 261.835 488.585 488.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1240 6.4e-05 512 0.98 650 370688 14.2916 8.3535 133.387 261.38 417.578 417.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1240 6.4e-05 512 0.98 650 371712 14.3342 8.38326 111.754 261.883 396.521 396.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1240 6.4e-05 512 0.98 650 368640 14.3963 8.35994 99.1039 261.491 383.52 383.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1240 6.4e-05 512 0.98 650 373248 14.3225 8.40211 209.203 262.065 494.16 494.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1240 6.4e-05 512 0.98 650 370944 14.3175 8.37421 149.632 261.379 433.864 434.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1240 6.4e-05 512 0.98 650 369792 14.2235 8.34755 125.164 259.845 407.745 407.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1240 6.4e-05 512 0.98 650 368640 14.225 8.32493 116.007 260.075 398.801 398.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1240 6.4e-05 512 0.98 650 368640 14.2139 8.32688 107.793 259.389 389.888 390.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1240 6.4e-05 512 0.98 650 372480 14.3236 8.38861 202.529 261.925 487.328 487.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1240 6.4e-05 512 0.98 650 371200 14.2596 8.35398 139.2 261.175 423.154 423.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1240 6.4e-05 512 0.98 650 368640 14.27 8.35174 118.744 260.363 401.895 402.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1240 6.4e-05 512 0.98 650 368640 14.3924 8.36605 111.868 261.291 396.086 396.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1240 6.4e-05 512 0.98 650 364800 14.2086 8.29712 105.243 257.949 385.866 386.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1240 6.4e-05 512 0.98 660 372224 14.2892 8.37427 162.396 262.027 447.25 447.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1240 6.4e-05 512 0.98 660 371712 14.3324 8.37632 108.144 261.842 392.866 393.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1240 6.4e-05 512 0.98 660 371712 14.321 8.37018 89.1188 261.863 373.835 373.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1240 6.4e-05 512 0.98 660 370688 14.2947 8.35747 76.6216 261.162 360.597 360.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1240 6.4e-05 512 0.98 660 372480 14.3533 8.39478 220.519 262.204 505.636 505.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1240 6.4e-05 512 0.98 660 372480 14.3288 8.38451 142.728 262.23 427.834 427.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1240 6.4e-05 512 0.98 660 370560 14.3967 8.38282 116.067 261.989 401.002 401.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1240 6.4e-05 512 0.98 660 371200 14.2645 8.35994 100.41 261.432 384.633 384.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1240 6.4e-05 512 0.98 660 372480 14.3068 8.37632 202.341 261.797 486.993 487.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1240 6.4e-05 512 0.98 660 371712 14.3126 8.37632 136.133 262.024 421.012 421.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1240 6.4e-05 512 0.98 660 370944 14.3182 8.37251 109.226 261.267 393.347 393.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1240 6.4e-05 512 0.98 660 371712 14.344 8.37462 97.6686 261.886 382.433 382.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1240 6.4e-05 512 0.98 660 368640 14.2712 8.34685 85.2716 260.623 368.673 368.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1240 6.4e-05 512 0.98 660 371840 14.3388 8.38451 199.374 261.464 483.723 483.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1240 6.4e-05 512 0.98 660 370944 14.2519 8.35962 128.545 260.984 412.305 412.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1240 6.4e-05 512 0.98 660 370944 14.3702 8.38979 108.477 261.776 393.175 393.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1240 6.4e-05 512 0.98 660 369152 14.1985 8.32131 93.8637 260.065 376.614 376.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1240 6.4e-05 512 0.98 660 371840 14.3425 8.39066 85.1505 261.93 369.974 370.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1240 6.4e-05 512 0.98 660 371712 14.32 8.37734 189.461 261.997 474.318 474.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1240 6.4e-05 512 0.98 660 370688 14.2905 8.35427 128.083 261.376 412.266 412.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1240 6.4e-05 512 0.98 660 371712 14.3384 8.37878 106.601 261.889 391.375 391.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1240 6.4e-05 512 0.98 660 368640 14.3917 8.35741 97.0115 261.208 381.134 381.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1240 6.4e-05 512 0.98 660 368640 14.395 8.36198 89.5447 261.461 373.924 374.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1240 6.4e-05 512 0.98 640 373248 14.2642 8.37862 159.761 261.774 444.34 444.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1240 6.4e-05 512 0.98 640 372736 14.2976 8.37322 103.805 261.988 388.629 388.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1240 6.4e-05 512 0.98 640 373248 14.2546 8.3712 87.0627 261.995 371.844 371.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1240 6.4e-05 512 0.98 640 370688 14.2987 8.35475 74.6163 261.378 358.813 358.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1240 6.4e-05 512 0.98 640 373120 14.3296 8.39885 211.451 261.988 496.336 496.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1240 6.4e-05 512 0.98 640 372480 14.3202 8.39014 135.799 262.199 420.875 421.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1240 6.4e-05 512 0.98 640 372480 14.3284 8.38304 110.922 261.626 395.418 395.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1240 6.4e-05 512 0.98 640 371200 14.2664 8.3535 96.7752 261.399 380.957 381.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1240 6.4e-05 512 0.98 640 371200 14.4176 8.4009 87.2453 262.095 372.321 372.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1240 6.4e-05 512 0.98 640 373248 14.288 8.388 195.244 261.986 480.07 480.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1240 6.4e-05 512 0.98 640 373248 14.2632 8.38144 131.214 261.825 415.852 415.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1240 6.4e-05 512 0.98 640 370944 14.3209 8.37725 105.126 261.345 389.331 389.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1240 6.4e-05 512 0.98 640 371712 14.3444 8.37222 92.1616 262.103 377.145 377.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1240 6.4e-05 512 0.98 640 368640 14.2774 8.34835 82.8444 260.356 365.993 366.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1240 6.4e-05 512 0.98 640 372736 14.3219 8.38432 188.822 261.467 473.158 473.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1240 6.4e-05 512 0.98 640 370944 14.2521 8.36269 121.431 261.015 405.222 405.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1240 6.4e-05 512 0.98 640 370944 14.3812 8.3927 102.951 261.828 387.713 387.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1240 6.4e-05 512 0.98 640 369152 14.1882 8.31978 91.2476 259.854 373.775 373.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1240 6.4e-05 512 0.98 640 371840 14.3569 8.3912 80.8495 261.695 365.459 365.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1240 6.4e-05 512 0.98 640 372736 14.2961 8.37667 187.622 261.803 472.266 472.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1240 6.4e-05 512 0.98 640 370688 14.2984 8.35744 124.249 261.194 408.262 408.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1240 6.4e-05 512 0.98 640 371712 14.3394 8.37501 102.8 261.927 387.61 387.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1240 6.4e-05 512 0.98 640 368640 14.378 8.36198 94.2102 261.244 378.359 378.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1240 6.4e-05 512 0.98 640 368640 14.3984 8.36198 86.85 261.529 371.299 371.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1240 6.4e-05 512 0.98 640 368640 14.244 8.32899 81.9852 259.992 364.713 364.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1240 6.4e-05 512 0.98 640 368896 14.4552 8.38003 160.967 262.161 446.131 446.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1240 6.4e-05 512 0.98 640 368640 14.4272 8.37274 176.095 261.819 460.877 461.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1240 6.4e-05 512 0.98 640 368640 14.4466 8.3712 121.648 262.052 406.679 406.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1240 6.4e-05 512 0.98 640 368640 14.4386 8.3735 100.009 264.336 387.324 387.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1240 6.4e-05 512 0.98 640 366592 14.4506 8.35667 87.8371 261.38 372.187 372.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1240 6.4e-05 512 0.98 640 366080 14.4646 8.36128 81.7432 261.2 365.931 366.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1240 6.4e-05 512 0.98 640 368640 14.4732 8.376 75.9313 262.073 361.019 361.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1240 6.4e-05 512 0.98 640 365568 14.3371 8.324 71.4811 259.844 354.15 354.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1240 6.4e-05 512 0.98 640 364544 14.5675 8.35904 66.2865 261.175 350.551 350.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1240 6.4e-05 512 0.98 660 369152 14.2168 8.32243 64.539 260.069 347.313 347.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1240 6.4e-05 512 0.98 640 369152 14.2152 8.32925 62.1601 260.067 344.936 345.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1240 6.4e-05 512 0.98 650 371840 14.3671 8.39091 65.5286 261.905 350.362 350.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1240 6.4e-05 512 0.98 624 371840 14.353 8.39098 63.2309 261.877 348.019 348.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1240 6.4e-05 512 0.98 640 372736 14.2224 8.35869 71.5918 261.194 355.534 355.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1240 6.4e-05 512 0.98 640 368640 14.0278 8.28883 105.842 258.163 386.485 386.638
