{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666114769215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666114769216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 14:39:29 2022 " "Processing started: Tue Oct 18 14:39:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666114769216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666114769216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogicUnit -c ArithmeticLogicUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogicUnit -c ArithmeticLogicUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666114769216 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MULTIPLEXER/MUX_2x1.qip " "Tcl Script File MULTIPLEXER/MUX_2x1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MULTIPLEXER/MUX_2x1.qip " "set_global_assignment -name QIP_FILE MULTIPLEXER/MUX_2x1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1666114769372 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1666114769372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666114769591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666114769591 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BLOCKS/1BitAdderSubtractor.bdf " "Can't analyze file -- file BLOCKS/1BitAdderSubtractor.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666114777002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BLOCKS/Divider.bdf " "Can't analyze file -- file BLOCKS/Divider.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666114777005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividermultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividermultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DividerMultiplier " "Found entity 1: DividerMultiplier" {  } { { "DividerMultiplier.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/DividerMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666114777007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666114777007 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BLOCKS/DividerMultiplier.bdf " "Can't analyze file -- file BLOCKS/DividerMultiplier.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666114777010 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arithmeticlogicunit.bdf 1 1 " "Using design file arithmeticlogicunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "arithmeticlogicunit.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/arithmeticlogicunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666114777055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666114777055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArithmeticLogicUnit " "Elaborating entity \"ArithmeticLogicUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666114777056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2x1.v 1 1 " "Using design file mux_2x1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "mux_2x1.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/mux_2x1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666114777066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666114777066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1 MUX_2x1:inst3 " "Elaborating entity \"MUX_2x1\" for hierarchy \"MUX_2x1:inst3\"" {  } { { "arithmeticlogicunit.bdf" "inst3" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/arithmeticlogicunit.bdf" { { 416 664 808 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX_2x1:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2x1.v" "LPM_MUX_component" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/mux_2x1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_2x1:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2x1.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/mux_2x1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_2x1:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666114777088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666114777088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666114777088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666114777088 ""}  } { { "mux_2x1.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/mux_2x1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666114777088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/db/mux_sjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666114777129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666114777129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addersubtractor.bdf 1 1 " "Using design file addersubtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "addersubtractor.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/addersubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666114777144 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666114777144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor AdderSubtractor:inst2 " "Elaborating entity \"AdderSubtractor\" for hierarchy \"AdderSubtractor:inst2\"" {  } { { "arithmeticlogicunit.bdf" "inst2" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/arithmeticlogicunit.bdf" { { 512 456 584 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bitaddersubtractor.bdf 1 1 " "Using design file 1bitaddersubtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1BitAdderSubtractor " "Found entity 1: 1BitAdderSubtractor" {  } { { "1bitaddersubtractor.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/1bitaddersubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666114777157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666114777157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitAdderSubtractor AdderSubtractor:inst2\|1BitAdderSubtractor:inst " "Elaborating entity \"1BitAdderSubtractor\" for hierarchy \"AdderSubtractor:inst2\|1BitAdderSubtractor:inst\"" {  } { { "addersubtractor.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/addersubtractor.bdf" { { 376 376 488 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividerMultiplier DividerMultiplier:inst " "Elaborating entity \"DividerMultiplier\" for hierarchy \"DividerMultiplier:inst\"" {  } { { "arithmeticlogicunit.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/ArithmeticLogicUnit/arithmeticlogicunit.bdf" { { 352 456 584 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666114777644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666114777918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666114777918 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666114777950 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666114777950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666114777950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666114777950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666114777966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 14:39:37 2022 " "Processing ended: Tue Oct 18 14:39:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666114777966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666114777966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666114777966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666114777966 ""}
