Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: IFSTAGE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IFSTAGE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IFSTAGE"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : IFSTAGE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/IFSTAGE is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/IFSTAGE.vhd", and is now defined in "F:/LAB2/Register_File_RF/IFSTAGE.vhd".
WARNING:HDLParsers:3607 - Unit work/IFSTAGE/Behavioral is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/IFSTAGE.vhd", and is now defined in "F:/LAB2/Register_File_RF/IFSTAGE.vhd".
WARNING:HDLParsers:3607 - Unit work/Incrementor is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/Incrementor.vhd", and is now defined in "F:/LAB2/Register_File_RF/Incrementor.vhd".
WARNING:HDLParsers:3607 - Unit work/Incrementor/Behavioral is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/Incrementor.vhd", and is now defined in "F:/LAB2/Register_File_RF/Incrementor.vhd".
WARNING:HDLParsers:3607 - Unit work/incrementorImmed is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/incrementorImmed.vhd", and is now defined in "F:/LAB2/Register_File_RF/incrementorImmed.vhd".
WARNING:HDLParsers:3607 - Unit work/incrementorImmed/Behavioral is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/incrementorImmed.vhd", and is now defined in "F:/LAB2/Register_File_RF/incrementorImmed.vhd".
WARNING:HDLParsers:3607 - Unit work/muxPC is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/muxPC.vhd", and is now defined in "F:/LAB2/Register_File_RF/muxPC.vhd".
WARNING:HDLParsers:3607 - Unit work/muxPC/Behavioral is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/muxPC.vhd", and is now defined in "F:/LAB2/Register_File_RF/muxPC.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_Register is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/PC_Register.vhd", and is now defined in "F:/LAB2/Register_File_RF/PC_Register.vhd".
WARNING:HDLParsers:3607 - Unit work/PC_Register/Behavioral is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/PC_Register.vhd", and is now defined in "F:/LAB2/Register_File_RF/PC_Register.vhd".
WARNING:HDLParsers:3607 - Unit work/RAM is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/RAM.vhd", and is now defined in "F:/LAB2/Register_File_RF/RAM.vhd".
WARNING:HDLParsers:3607 - Unit work/RAM/syn is now defined in a different file.  It was defined in "C:/Users/user00000/Desktop/LAB2/Register_File_RF/RAM.vhd", and is now defined in "F:/LAB2/Register_File_RF/RAM.vhd".
Compiling vhdl file "F:/LAB2/Register_File_RF/Incrementor.vhd" in Library work.
Architecture behavioral of Entity incrementor is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/incrementorImmed.vhd" in Library work.
Entity <incrementorimmed> compiled.
Entity <incrementorimmed> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/LAB2/Register_File_RF/muxPC.vhd" in Library work.
Architecture behavioral of Entity muxpc is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/PC_Register.vhd" in Library work.
Architecture behavioral of Entity pc_register is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/RAM.vhd" in Library work.
Architecture syn of Entity ram is up to date.
Compiling vhdl file "F:/LAB2/Register_File_RF/IFSTAGE.vhd" in Library work.
Entity <ifstage> compiled.
Entity <ifstage> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <IFSTAGE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Incrementor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <incrementorImmed> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <muxPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_Register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM> in library <work> (architecture <syn>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <IFSTAGE> in library <work> (Architecture <behavioral>).
Entity <IFSTAGE> analyzed. Unit <IFSTAGE> generated.

Analyzing Entity <Incrementor> in library <work> (Architecture <behavioral>).
Entity <Incrementor> analyzed. Unit <Incrementor> generated.

Analyzing Entity <incrementorImmed> in library <work> (Architecture <behavioral>).
Entity <incrementorImmed> analyzed. Unit <incrementorImmed> generated.

Analyzing Entity <muxPC> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/LAB2/Register_File_RF/muxPC.vhd" line 46: Mux is complete : default of case is discarded
Entity <muxPC> analyzed. Unit <muxPC> generated.

Analyzing Entity <PC_Register> in library <work> (Architecture <behavioral>).
Entity <PC_Register> analyzed. Unit <PC_Register> generated.

Analyzing Entity <RAM> in library <work> (Architecture <syn>).
Entity <RAM> analyzed. Unit <RAM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Incrementor>.
    Related source file is "F:/LAB2/Register_File_RF/Incrementor.vhd".
    Found 32-bit adder for signal <incOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Incrementor> synthesized.


Synthesizing Unit <incrementorImmed>.
    Related source file is "F:/LAB2/Register_File_RF/incrementorImmed.vhd".
    Found 32-bit adder for signal <incrImmedOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <incrementorImmed> synthesized.


Synthesizing Unit <muxPC>.
    Related source file is "F:/LAB2/Register_File_RF/muxPC.vhd".
Unit <muxPC> synthesized.


Synthesizing Unit <PC_Register>.
    Related source file is "F:/LAB2/Register_File_RF/PC_Register.vhd".
    Found 32-bit register for signal <dataOut>.
    Found 32-bit register for signal <Qtemp>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <PC_Register> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "F:/LAB2/Register_File_RF/RAM.vhd".
    Found 2048x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <inst_dout>.
    Found 32-bit register for signal <data_dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <RAM> synthesized.


Synthesizing Unit <IFSTAGE>.
    Related source file is "F:/LAB2/Register_File_RF/IFSTAGE.vhd".
WARNING:Xst:646 - Signal <ifOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <IFSTAGE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x32-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 4
 32-bit register                                       : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <IFSTAGE>.
INFO:Xst:3226 - The RAM <myRAM/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <myRAM/inst_dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND>           |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Clk>           | rise     |
    |     addrB          | connected to signal <temp>          |          |
    |     doB            | connected to signal <Instr>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <IFSTAGE> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3038 - The RAM <Mram_RAM> appears to be read-only. If that was not your intent please check the write enable description.
Unit <RAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x32-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <PC_reg/dataOut_13> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_14> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_15> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_16> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_17> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_18> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_19> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_20> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_21> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_22> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_23> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_24> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_25> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_26> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_27> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_28> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_29> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_30> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/dataOut_31> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_13> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_14> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_15> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_16> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_17> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_18> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_19> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_20> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_21> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_22> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_23> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_24> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_25> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_26> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_27> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_28> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_29> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_30> of sequential type is unconnected in block <IFSTAGE>.
WARNING:Xst:2677 - Node <PC_reg/Qtemp_31> of sequential type is unconnected in block <IFSTAGE>.

Optimizing unit <IFSTAGE> ...
INFO:Xst:2399 - RAMs <myRAM/Mram_RAM2>, <myRAM/Mram_RAM3> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IFSTAGE, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : IFSTAGE.ngr
Top Level Output File Name         : IFSTAGE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 68

Cell Usage :
# BELS                             : 116
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 10
#      LUT2                        : 13
#      LUT3                        : 26
#      LUT4                        : 9
#      LUT4_L                      : 9
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 26
#      FDR                         : 13
#      FDRE                        : 13
# RAMS                             : 3
#      RAMB16_S9_S9                : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 16
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       37  out of    960     3%  
 Number of Slice Flip Flops:             26  out of   1920     1%  
 Number of 4 input LUTs:                 68  out of   1920     3%  
 Number of IOs:                          68
 Number of bonded IOBs:                  49  out of     83    59%  
 Number of BRAMs:                         3  out of      4    75%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.813ns (Maximum Frequency: 146.771MHz)
   Minimum input arrival time before clock: 5.722ns
   Maximum output required time after clock: 5.985ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 6.813ns (frequency: 146.771MHz)
  Total number of paths / destination ports: 876 / 59
-------------------------------------------------------------------------
Delay:               6.813ns (Levels of Logic = 14)
  Source:            PC_reg/dataOut_3 (FF)
  Destination:       PC_reg/dataOut_12 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: PC_reg/dataOut_3 to PC_reg/dataOut_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.651  PC_reg/dataOut_3 (PC_reg/dataOut_3)
     LUT1:I0->O            1   0.612   0.000  Incrementor4/Madd_incOut_cy<3>_rt (Incrementor4/Madd_incOut_cy<3>_rt)
     MUXCY:S->O            1   0.404   0.000  Incrementor4/Madd_incOut_cy<3> (Incrementor4/Madd_incOut_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Incrementor4/Madd_incOut_cy<4> (Incrementor4/Madd_incOut_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Incrementor4/Madd_incOut_cy<5> (Incrementor4/Madd_incOut_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Incrementor4/Madd_incOut_cy<6> (Incrementor4/Madd_incOut_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Incrementor4/Madd_incOut_cy<7> (Incrementor4/Madd_incOut_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Incrementor4/Madd_incOut_cy<8> (Incrementor4/Madd_incOut_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Incrementor4/Madd_incOut_cy<9> (Incrementor4/Madd_incOut_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Incrementor4/Madd_incOut_cy<10> (Incrementor4/Madd_incOut_cy<10>)
     XORCY:CI->O           4   0.699   0.568  Incrementor4/Madd_incOut_xor<11> (temp2<11>)
     LUT2:I1->O            1   0.612   0.000  IncrementorIm/Madd_incrImmedOut_lut<11> (IncrementorIm/Madd_incrImmedOut_lut<11>)
     MUXCY:S->O            0   0.404   0.000  IncrementorIm/Madd_incrImmedOut_cy<11> (IncrementorIm/Madd_incrImmedOut_cy<11>)
     XORCY:CI->O           2   0.699   0.410  IncrementorIm/Madd_incrImmedOut_xor<12> (temp3<12>)
     LUT3:I2->O            1   0.612   0.000  MUX_PC/muxPCout<12>1 (muxTemp<12>)
     FDRE:D                    0.268          PC_reg/Qtemp_12
    ----------------------------------------
    Total                      6.813ns (5.184ns logic, 1.629ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 434 / 65
-------------------------------------------------------------------------
Offset:              5.722ns (Levels of Logic = 8)
  Source:            PC_Immed<0> (PAD)
  Destination:       PC_reg/dataOut_3 (FF)
  Destination Clock: Clk rising

  Data Path: PC_Immed<0> to PC_reg/dataOut_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  PC_Immed_0_IBUF (PC_Immed_0_IBUF)
     LUT2:I0->O            1   0.612   0.000  IncrementorIm/Madd_incrImmedOut_lut<0> (IncrementorIm/Madd_incrImmedOut_lut<0>)
     MUXCY:S->O            1   0.404   0.000  IncrementorIm/Madd_incrImmedOut_cy<0> (IncrementorIm/Madd_incrImmedOut_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  IncrementorIm/Madd_incrImmedOut_cy<1> (IncrementorIm/Madd_incrImmedOut_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  IncrementorIm/Madd_incrImmedOut_cy<2> (IncrementorIm/Madd_incrImmedOut_cy<2>)
     XORCY:CI->O           1   0.699   0.387  IncrementorIm/Madd_incrImmedOut_xor<3> (temp3<3>)
     LUT3:I2->O            2   0.612   0.410  MUX_PC/muxPCout<3>1 (muxTemp<3>)
     LUT3:I2->O            1   0.612   0.000  PC_reg/dataOut_mux0002<3>1 (PC_reg/dataOut_mux0002<3>)
     FDR:D                     0.268          PC_reg/dataOut_3
    ----------------------------------------
    Total                      5.722ns (4.416ns logic, 1.306ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.985ns (Levels of Logic = 1)
  Source:            myRAM/Mram_RAM2 (RAM)
  Destination:       Instr<26> (PAD)
  Source Clock:      Clk rising

  Data Path: myRAM/Mram_RAM2 to Instr<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOPB0    2   2.436   0.380  myRAM/Mram_RAM2 (Instr_17_OBUF)
     OBUF:I->O                 3.169          Instr_26_OBUF (Instr<26>)
    ----------------------------------------
    Total                      5.985ns (5.605ns logic, 0.380ns route)
                                       (93.7% logic, 6.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.56 secs
 
--> 

Total memory usage is 308344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    4 (   0 filtered)

