#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 26 20:00:56 2021
# Process ID: 4780
# Current directory: C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15516 C:\Users\rzesz\Desktop\Coding\FPGA\data_sniffer\data_sniffer\data_sniffer.xpr
# Log file: C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer/vivado.log
# Journal file: C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer/data_sniffer.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer/data_sniffer.srcs/sources_1/new/StateMachine.v w ]
add_files C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer/data_sniffer.srcs/sources_1/new/StateMachine.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer/data_sniffer.srcs/sources_1/new/StateMachine.v]
set_property file_type SystemVerilog [get_files  C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer/data_sniffer.srcs/sources_1/new/StateMachine.v]
set_property is_enabled true [get_files  C:/Users/rzesz/Desktop/Coding/FPGA/data_sniffer/data_sniffer/data_sniffer.srcs/sources_1/new/StateMachine.v]
update_compile_order -fileset sources_1
