ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 72 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 72 3 view .LVU2
  43 0004 0022     		movs	r2, #0
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 3


  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 72 3 view .LVU3
  46 0008 0E4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 72 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 72 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 73 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 73 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 73 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 73 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 73 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* Peripheral interrupt init */
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  79:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 1, 0);
  74              		.loc 1 79 3 view .LVU13
  75 0030 0121     		movs	r1, #1
  76 0032 0520     		movs	r0, #5
  77 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  80:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
  79              		.loc 1 80 3 view .LVU14
  80 0038 0520     		movs	r0, #5
  81 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  82              	.LVL1:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Core/Src/stm32f4xx_hal_msp.c **** }
  83              		.loc 1 85 1 is_stmt 0 view .LVU15
  84 003e 03B0     		add	sp, sp, #12
  85              	.LCFI2:
  86              		.cfi_def_cfa_offset 4
  87              		@ sp needed
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 4


  88 0040 5DF804FB 		ldr	pc, [sp], #4
  89              	.L4:
  90              		.align	2
  91              	.L3:
  92 0044 00380240 		.word	1073887232
  93              		.cfi_endproc
  94              	.LFE130:
  96              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_I2C_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu fpv4-sp-d16
 104              	HAL_I2C_MspInit:
 105              	.LVL2:
 106              	.LFB131:
  86:Core/Src/stm32f4xx_hal_msp.c **** 
  87:Core/Src/stm32f4xx_hal_msp.c **** /**
  88:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  89:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  90:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  91:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  92:Core/Src/stm32f4xx_hal_msp.c **** */
  93:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  94:Core/Src/stm32f4xx_hal_msp.c **** {
 107              		.loc 1 94 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 40
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 94 1 is_stmt 0 view .LVU17
 112 0000 30B5     		push	{r4, r5, lr}
 113              	.LCFI3:
 114              		.cfi_def_cfa_offset 12
 115              		.cfi_offset 4, -12
 116              		.cfi_offset 5, -8
 117              		.cfi_offset 14, -4
 118 0002 8BB0     		sub	sp, sp, #44
 119              	.LCFI4:
 120              		.cfi_def_cfa_offset 56
  95:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 95 3 is_stmt 1 view .LVU18
 122              		.loc 1 95 20 is_stmt 0 view .LVU19
 123 0004 0023     		movs	r3, #0
 124 0006 0593     		str	r3, [sp, #20]
 125 0008 0693     		str	r3, [sp, #24]
 126 000a 0793     		str	r3, [sp, #28]
 127 000c 0893     		str	r3, [sp, #32]
 128 000e 0993     		str	r3, [sp, #36]
  96:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 129              		.loc 1 96 3 is_stmt 1 view .LVU20
 130              		.loc 1 96 10 is_stmt 0 view .LVU21
 131 0010 0368     		ldr	r3, [r0]
 132              		.loc 1 96 5 view .LVU22
 133 0012 294A     		ldr	r2, .L11
 134 0014 9342     		cmp	r3, r2
 135 0016 04D0     		beq	.L9
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 5


  97:Core/Src/stm32f4xx_hal_msp.c ****   {
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 104:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 105:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 106:Core/Src/stm32f4xx_hal_msp.c ****     */
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 115:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 119:Core/Src/stm32f4xx_hal_msp.c ****   }
 120:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 136              		.loc 1 120 8 is_stmt 1 view .LVU23
 137              		.loc 1 120 10 is_stmt 0 view .LVU24
 138 0018 284A     		ldr	r2, .L11+4
 139 001a 9342     		cmp	r3, r2
 140 001c 26D0     		beq	.L10
 141              	.LVL3:
 142              	.L5:
 121:Core/Src/stm32f4xx_hal_msp.c ****   {
 122:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 127:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 128:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 129:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 130:Core/Src/stm32f4xx_hal_msp.c ****     */
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 143              		.loc 1 145 1 view .LVU25
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 6


 144 001e 0BB0     		add	sp, sp, #44
 145              	.LCFI5:
 146              		.cfi_remember_state
 147              		.cfi_def_cfa_offset 12
 148              		@ sp needed
 149 0020 30BD     		pop	{r4, r5, pc}
 150              	.LVL4:
 151              	.L9:
 152              	.LCFI6:
 153              		.cfi_restore_state
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 154              		.loc 1 102 5 is_stmt 1 view .LVU26
 155              	.LBB4:
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 156              		.loc 1 102 5 view .LVU27
 157 0022 0025     		movs	r5, #0
 158 0024 0195     		str	r5, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 159              		.loc 1 102 5 view .LVU28
 160 0026 264C     		ldr	r4, .L11+8
 161 0028 236B     		ldr	r3, [r4, #48]
 162 002a 43F00203 		orr	r3, r3, #2
 163 002e 2363     		str	r3, [r4, #48]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 164              		.loc 1 102 5 view .LVU29
 165 0030 236B     		ldr	r3, [r4, #48]
 166 0032 03F00203 		and	r3, r3, #2
 167 0036 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 168              		.loc 1 102 5 view .LVU30
 169 0038 019B     		ldr	r3, [sp, #4]
 170              	.LBE4:
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 171              		.loc 1 102 5 view .LVU31
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 172              		.loc 1 107 5 view .LVU32
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 173              		.loc 1 107 25 is_stmt 0 view .LVU33
 174 003a C023     		movs	r3, #192
 175 003c 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 176              		.loc 1 108 5 is_stmt 1 view .LVU34
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 177              		.loc 1 108 26 is_stmt 0 view .LVU35
 178 003e 1223     		movs	r3, #18
 179 0040 0693     		str	r3, [sp, #24]
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180              		.loc 1 109 5 is_stmt 1 view .LVU36
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 181              		.loc 1 109 26 is_stmt 0 view .LVU37
 182 0042 0123     		movs	r3, #1
 183 0044 0793     		str	r3, [sp, #28]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 184              		.loc 1 110 5 is_stmt 1 view .LVU38
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 185              		.loc 1 110 27 is_stmt 0 view .LVU39
 186 0046 0323     		movs	r3, #3
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 7


 187 0048 0893     		str	r3, [sp, #32]
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 188              		.loc 1 111 5 is_stmt 1 view .LVU40
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 189              		.loc 1 111 31 is_stmt 0 view .LVU41
 190 004a 0423     		movs	r3, #4
 191 004c 0993     		str	r3, [sp, #36]
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 192              		.loc 1 112 5 is_stmt 1 view .LVU42
 193 004e 05A9     		add	r1, sp, #20
 194 0050 1C48     		ldr	r0, .L11+12
 195              	.LVL5:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 196              		.loc 1 112 5 is_stmt 0 view .LVU43
 197 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL6:
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 199              		.loc 1 115 5 is_stmt 1 view .LVU44
 200              	.LBB5:
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 201              		.loc 1 115 5 view .LVU45
 202 0056 0295     		str	r5, [sp, #8]
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 203              		.loc 1 115 5 view .LVU46
 204 0058 236C     		ldr	r3, [r4, #64]
 205 005a 43F40013 		orr	r3, r3, #2097152
 206 005e 2364     		str	r3, [r4, #64]
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 207              		.loc 1 115 5 view .LVU47
 208 0060 236C     		ldr	r3, [r4, #64]
 209 0062 03F40013 		and	r3, r3, #2097152
 210 0066 0293     		str	r3, [sp, #8]
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 211              		.loc 1 115 5 view .LVU48
 212 0068 029B     		ldr	r3, [sp, #8]
 213              	.LBE5:
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 214              		.loc 1 115 5 view .LVU49
 215 006a D8E7     		b	.L5
 216              	.LVL7:
 217              	.L10:
 126:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 218              		.loc 1 126 5 view .LVU50
 219              	.LBB6:
 126:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 220              		.loc 1 126 5 view .LVU51
 221 006c 0025     		movs	r5, #0
 222 006e 0395     		str	r5, [sp, #12]
 126:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 223              		.loc 1 126 5 view .LVU52
 224 0070 134C     		ldr	r4, .L11+8
 225 0072 236B     		ldr	r3, [r4, #48]
 226 0074 43F00203 		orr	r3, r3, #2
 227 0078 2363     		str	r3, [r4, #48]
 126:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 228              		.loc 1 126 5 view .LVU53
 229 007a 236B     		ldr	r3, [r4, #48]
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 8


 230 007c 03F00203 		and	r3, r3, #2
 231 0080 0393     		str	r3, [sp, #12]
 126:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 232              		.loc 1 126 5 view .LVU54
 233 0082 039B     		ldr	r3, [sp, #12]
 234              	.LBE6:
 126:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 235              		.loc 1 126 5 view .LVU55
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 236              		.loc 1 131 5 view .LVU56
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 237              		.loc 1 131 25 is_stmt 0 view .LVU57
 238 0084 4FF44063 		mov	r3, #3072
 239 0088 0593     		str	r3, [sp, #20]
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 240              		.loc 1 132 5 is_stmt 1 view .LVU58
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 241              		.loc 1 132 26 is_stmt 0 view .LVU59
 242 008a 1223     		movs	r3, #18
 243 008c 0693     		str	r3, [sp, #24]
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 244              		.loc 1 133 5 is_stmt 1 view .LVU60
 133:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 245              		.loc 1 133 26 is_stmt 0 view .LVU61
 246 008e 0123     		movs	r3, #1
 247 0090 0793     		str	r3, [sp, #28]
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 248              		.loc 1 134 5 is_stmt 1 view .LVU62
 134:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 249              		.loc 1 134 27 is_stmt 0 view .LVU63
 250 0092 0323     		movs	r3, #3
 251 0094 0893     		str	r3, [sp, #32]
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 252              		.loc 1 135 5 is_stmt 1 view .LVU64
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 253              		.loc 1 135 31 is_stmt 0 view .LVU65
 254 0096 0423     		movs	r3, #4
 255 0098 0993     		str	r3, [sp, #36]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 256              		.loc 1 136 5 is_stmt 1 view .LVU66
 257 009a 05A9     		add	r1, sp, #20
 258 009c 0948     		ldr	r0, .L11+12
 259              	.LVL8:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 260              		.loc 1 136 5 is_stmt 0 view .LVU67
 261 009e FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL9:
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 263              		.loc 1 139 5 is_stmt 1 view .LVU68
 264              	.LBB7:
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 265              		.loc 1 139 5 view .LVU69
 266 00a2 0495     		str	r5, [sp, #16]
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 267              		.loc 1 139 5 view .LVU70
 268 00a4 236C     		ldr	r3, [r4, #64]
 269 00a6 43F48003 		orr	r3, r3, #4194304
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 9


 270 00aa 2364     		str	r3, [r4, #64]
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 271              		.loc 1 139 5 view .LVU71
 272 00ac 236C     		ldr	r3, [r4, #64]
 273 00ae 03F48003 		and	r3, r3, #4194304
 274 00b2 0493     		str	r3, [sp, #16]
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 275              		.loc 1 139 5 view .LVU72
 276 00b4 049B     		ldr	r3, [sp, #16]
 277              	.LBE7:
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 278              		.loc 1 139 5 view .LVU73
 279              		.loc 1 145 1 is_stmt 0 view .LVU74
 280 00b6 B2E7     		b	.L5
 281              	.L12:
 282              		.align	2
 283              	.L11:
 284 00b8 00540040 		.word	1073763328
 285 00bc 00580040 		.word	1073764352
 286 00c0 00380240 		.word	1073887232
 287 00c4 00040240 		.word	1073873920
 288              		.cfi_endproc
 289              	.LFE131:
 291              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_I2C_MspDeInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu fpv4-sp-d16
 299              	HAL_I2C_MspDeInit:
 300              	.LVL10:
 301              	.LFB132:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 302              		.loc 1 154 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		.loc 1 154 1 is_stmt 0 view .LVU76
 307 0000 10B5     		push	{r4, lr}
 308              	.LCFI7:
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 4, -8
 311              		.cfi_offset 14, -4
 155:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 312              		.loc 1 155 3 is_stmt 1 view .LVU77
 313              		.loc 1 155 10 is_stmt 0 view .LVU78
 314 0002 0368     		ldr	r3, [r0]
 315              		.loc 1 155 5 view .LVU79
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 10


 316 0004 144A     		ldr	r2, .L19
 317 0006 9342     		cmp	r3, r2
 318 0008 03D0     		beq	.L17
 156:Core/Src/stm32f4xx_hal_msp.c ****   {
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 164:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 165:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 166:Core/Src/stm32f4xx_hal_msp.c ****     */
 167:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 174:Core/Src/stm32f4xx_hal_msp.c ****   }
 175:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 319              		.loc 1 175 8 is_stmt 1 view .LVU80
 320              		.loc 1 175 10 is_stmt 0 view .LVU81
 321 000a 144A     		ldr	r2, .L19+4
 322 000c 9342     		cmp	r3, r2
 323 000e 10D0     		beq	.L18
 324              	.LVL11:
 325              	.L13:
 176:Core/Src/stm32f4xx_hal_msp.c ****   {
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 181:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 184:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 185:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 186:Core/Src/stm32f4xx_hal_msp.c ****     */
 187:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 194:Core/Src/stm32f4xx_hal_msp.c ****   }
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c **** }
 326              		.loc 1 196 1 view .LVU82
 327 0010 10BD     		pop	{r4, pc}
 328              	.LVL12:
 329              	.L17:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 330              		.loc 1 161 5 is_stmt 1 view .LVU83
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 11


 331 0012 02F5F232 		add	r2, r2, #123904
 332 0016 136C     		ldr	r3, [r2, #64]
 333 0018 23F40013 		bic	r3, r3, #2097152
 334 001c 1364     		str	r3, [r2, #64]
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 335              		.loc 1 167 5 view .LVU84
 336 001e 104C     		ldr	r4, .L19+8
 337 0020 4021     		movs	r1, #64
 338 0022 2046     		mov	r0, r4
 339              	.LVL13:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 340              		.loc 1 167 5 is_stmt 0 view .LVU85
 341 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 342              	.LVL14:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 343              		.loc 1 169 5 is_stmt 1 view .LVU86
 344 0028 8021     		movs	r1, #128
 345 002a 2046     		mov	r0, r4
 346 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 347              	.LVL15:
 348 0030 EEE7     		b	.L13
 349              	.LVL16:
 350              	.L18:
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 351              		.loc 1 181 5 view .LVU87
 352 0032 02F5F032 		add	r2, r2, #122880
 353 0036 136C     		ldr	r3, [r2, #64]
 354 0038 23F48003 		bic	r3, r3, #4194304
 355 003c 1364     		str	r3, [r2, #64]
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 356              		.loc 1 187 5 view .LVU88
 357 003e 084C     		ldr	r4, .L19+8
 358 0040 4FF48061 		mov	r1, #1024
 359 0044 2046     		mov	r0, r4
 360              	.LVL17:
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 361              		.loc 1 187 5 is_stmt 0 view .LVU89
 362 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 363              	.LVL18:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 364              		.loc 1 189 5 is_stmt 1 view .LVU90
 365 004a 4FF40061 		mov	r1, #2048
 366 004e 2046     		mov	r0, r4
 367 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 368              	.LVL19:
 369              		.loc 1 196 1 is_stmt 0 view .LVU91
 370 0054 DCE7     		b	.L13
 371              	.L20:
 372 0056 00BF     		.align	2
 373              	.L19:
 374 0058 00540040 		.word	1073763328
 375 005c 00580040 		.word	1073764352
 376 0060 00040240 		.word	1073873920
 377              		.cfi_endproc
 378              	.LFE132:
 380              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 381              		.align	1
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 12


 382              		.global	HAL_TIM_IC_MspInit
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv4-sp-d16
 388              	HAL_TIM_IC_MspInit:
 389              	.LVL20:
 390              	.LFB133:
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c **** /**
 199:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_IC MSP Initialization
 200:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 201:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_ic: TIM_IC handle pointer
 202:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 203:Core/Src/stm32f4xx_hal_msp.c **** */
 204:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
 205:Core/Src/stm32f4xx_hal_msp.c **** {
 391              		.loc 1 205 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 32
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		.loc 1 205 1 is_stmt 0 view .LVU93
 396 0000 10B5     		push	{r4, lr}
 397              	.LCFI8:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 4, -8
 400              		.cfi_offset 14, -4
 401 0002 88B0     		sub	sp, sp, #32
 402              	.LCFI9:
 403              		.cfi_def_cfa_offset 40
 206:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 404              		.loc 1 206 3 is_stmt 1 view .LVU94
 405              		.loc 1 206 20 is_stmt 0 view .LVU95
 406 0004 0023     		movs	r3, #0
 407 0006 0393     		str	r3, [sp, #12]
 408 0008 0493     		str	r3, [sp, #16]
 409 000a 0593     		str	r3, [sp, #20]
 410 000c 0693     		str	r3, [sp, #24]
 411 000e 0793     		str	r3, [sp, #28]
 207:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_ic->Instance==TIM1)
 412              		.loc 1 207 3 is_stmt 1 view .LVU96
 413              		.loc 1 207 13 is_stmt 0 view .LVU97
 414 0010 0268     		ldr	r2, [r0]
 415              		.loc 1 207 5 view .LVU98
 416 0012 194B     		ldr	r3, .L25
 417 0014 9A42     		cmp	r2, r3
 418 0016 01D0     		beq	.L24
 419              	.LVL21:
 420              	.L21:
 208:Core/Src/stm32f4xx_hal_msp.c ****   {
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 212:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 213:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 13


 216:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 217:Core/Src/stm32f4xx_hal_msp.c ****     PE9     ------> TIM1_CH1
 218:Core/Src/stm32f4xx_hal_msp.c ****     PE11     ------> TIM1_CH2
 219:Core/Src/stm32f4xx_hal_msp.c ****     PE13     ------> TIM1_CH3
 220:Core/Src/stm32f4xx_hal_msp.c ****     PE14     ------> TIM1_CH4
 221:Core/Src/stm32f4xx_hal_msp.c ****     */
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 226:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 227:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 231:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 235:Core/Src/stm32f4xx_hal_msp.c ****   }
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c **** }
 421              		.loc 1 237 1 view .LVU99
 422 0018 08B0     		add	sp, sp, #32
 423              	.LCFI10:
 424              		.cfi_remember_state
 425              		.cfi_def_cfa_offset 8
 426              		@ sp needed
 427 001a 10BD     		pop	{r4, pc}
 428              	.LVL22:
 429              	.L24:
 430              	.LCFI11:
 431              		.cfi_restore_state
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 432              		.loc 1 213 5 is_stmt 1 view .LVU100
 433              	.LBB8:
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 434              		.loc 1 213 5 view .LVU101
 435 001c 0024     		movs	r4, #0
 436 001e 0194     		str	r4, [sp, #4]
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 437              		.loc 1 213 5 view .LVU102
 438 0020 03F59C33 		add	r3, r3, #79872
 439 0024 5A6C     		ldr	r2, [r3, #68]
 440 0026 42F00102 		orr	r2, r2, #1
 441 002a 5A64     		str	r2, [r3, #68]
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 442              		.loc 1 213 5 view .LVU103
 443 002c 5A6C     		ldr	r2, [r3, #68]
 444 002e 02F00102 		and	r2, r2, #1
 445 0032 0192     		str	r2, [sp, #4]
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 446              		.loc 1 213 5 view .LVU104
 447 0034 019A     		ldr	r2, [sp, #4]
 448              	.LBE8:
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 449              		.loc 1 213 5 view .LVU105
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 14


 215:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 450              		.loc 1 215 5 view .LVU106
 451              	.LBB9:
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 452              		.loc 1 215 5 view .LVU107
 453 0036 0294     		str	r4, [sp, #8]
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 454              		.loc 1 215 5 view .LVU108
 455 0038 1A6B     		ldr	r2, [r3, #48]
 456 003a 42F01002 		orr	r2, r2, #16
 457 003e 1A63     		str	r2, [r3, #48]
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 458              		.loc 1 215 5 view .LVU109
 459 0040 1B6B     		ldr	r3, [r3, #48]
 460 0042 03F01003 		and	r3, r3, #16
 461 0046 0293     		str	r3, [sp, #8]
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 462              		.loc 1 215 5 view .LVU110
 463 0048 029B     		ldr	r3, [sp, #8]
 464              	.LBE9:
 215:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 465              		.loc 1 215 5 view .LVU111
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466              		.loc 1 222 5 view .LVU112
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 222 25 is_stmt 0 view .LVU113
 468 004a 4FF4D443 		mov	r3, #27136
 469 004e 0393     		str	r3, [sp, #12]
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 470              		.loc 1 223 5 is_stmt 1 view .LVU114
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 471              		.loc 1 223 26 is_stmt 0 view .LVU115
 472 0050 0223     		movs	r3, #2
 473 0052 0493     		str	r3, [sp, #16]
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 474              		.loc 1 224 5 is_stmt 1 view .LVU116
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 475              		.loc 1 224 26 is_stmt 0 view .LVU117
 476 0054 0593     		str	r3, [sp, #20]
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 477              		.loc 1 225 5 is_stmt 1 view .LVU118
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 478              		.loc 1 225 27 is_stmt 0 view .LVU119
 479 0056 0323     		movs	r3, #3
 480 0058 0693     		str	r3, [sp, #24]
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 481              		.loc 1 226 5 is_stmt 1 view .LVU120
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 482              		.loc 1 226 31 is_stmt 0 view .LVU121
 483 005a 0123     		movs	r3, #1
 484 005c 0793     		str	r3, [sp, #28]
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 485              		.loc 1 227 5 is_stmt 1 view .LVU122
 486 005e 03A9     		add	r1, sp, #12
 487 0060 0648     		ldr	r0, .L25+4
 488              	.LVL23:
 227:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 15


 489              		.loc 1 227 5 is_stmt 0 view .LVU123
 490 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 491              	.LVL24:
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 492              		.loc 1 230 5 is_stmt 1 view .LVU124
 493 0066 2246     		mov	r2, r4
 494 0068 2146     		mov	r1, r4
 495 006a 1B20     		movs	r0, #27
 496 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 497              	.LVL25:
 231:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 498              		.loc 1 231 5 view .LVU125
 499 0070 1B20     		movs	r0, #27
 500 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 501              	.LVL26:
 502              		.loc 1 237 1 is_stmt 0 view .LVU126
 503 0076 CFE7     		b	.L21
 504              	.L26:
 505              		.align	2
 506              	.L25:
 507 0078 00000140 		.word	1073807360
 508 007c 00100240 		.word	1073876992
 509              		.cfi_endproc
 510              	.LFE133:
 512              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 513              		.align	1
 514              		.global	HAL_TIM_Base_MspInit
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 518              		.fpu fpv4-sp-d16
 520              	HAL_TIM_Base_MspInit:
 521              	.LVL27:
 522              	.LFB134:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c **** /**
 240:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 241:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 242:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 243:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 244:Core/Src/stm32f4xx_hal_msp.c **** */
 245:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 246:Core/Src/stm32f4xx_hal_msp.c **** {
 523              		.loc 1 246 1 is_stmt 1 view -0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 8
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 247:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 528              		.loc 1 247 3 view .LVU128
 529              		.loc 1 247 15 is_stmt 0 view .LVU129
 530 0000 0368     		ldr	r3, [r0]
 531              		.loc 1 247 5 view .LVU130
 532 0002 B3F1804F 		cmp	r3, #1073741824
 533 0006 00D0     		beq	.L33
 534 0008 7047     		bx	lr
 535              	.L33:
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 16


 246:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 536              		.loc 1 246 1 view .LVU131
 537 000a 82B0     		sub	sp, sp, #8
 538              	.LCFI12:
 539              		.cfi_def_cfa_offset 8
 248:Core/Src/stm32f4xx_hal_msp.c ****   {
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 252:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 253:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 540              		.loc 1 253 5 is_stmt 1 view .LVU132
 541              	.LBB10:
 542              		.loc 1 253 5 view .LVU133
 543 000c 0023     		movs	r3, #0
 544 000e 0193     		str	r3, [sp, #4]
 545              		.loc 1 253 5 view .LVU134
 546 0010 054B     		ldr	r3, .L34
 547 0012 1A6C     		ldr	r2, [r3, #64]
 548 0014 42F00102 		orr	r2, r2, #1
 549 0018 1A64     		str	r2, [r3, #64]
 550              		.loc 1 253 5 view .LVU135
 551 001a 1B6C     		ldr	r3, [r3, #64]
 552 001c 03F00103 		and	r3, r3, #1
 553 0020 0193     		str	r3, [sp, #4]
 554              		.loc 1 253 5 view .LVU136
 555 0022 019B     		ldr	r3, [sp, #4]
 556              	.LBE10:
 557              		.loc 1 253 5 view .LVU137
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 257:Core/Src/stm32f4xx_hal_msp.c ****   }
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c **** }
 558              		.loc 1 259 1 is_stmt 0 view .LVU138
 559 0024 02B0     		add	sp, sp, #8
 560              	.LCFI13:
 561              		.cfi_def_cfa_offset 0
 562              		@ sp needed
 563 0026 7047     		bx	lr
 564              	.L35:
 565              		.align	2
 566              	.L34:
 567 0028 00380240 		.word	1073887232
 568              		.cfi_endproc
 569              	.LFE134:
 571              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 572              		.align	1
 573              		.global	HAL_TIM_PWM_MspInit
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 577              		.fpu fpv4-sp-d16
 579              	HAL_TIM_PWM_MspInit:
 580              	.LVL28:
 581              	.LFB135:
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 17


 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c **** /**
 262:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 263:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 264:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 265:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 266:Core/Src/stm32f4xx_hal_msp.c **** */
 267:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 268:Core/Src/stm32f4xx_hal_msp.c **** {
 582              		.loc 1 268 1 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 8
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              		@ link register save eliminated.
 269:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM8)
 587              		.loc 1 269 3 view .LVU140
 588              		.loc 1 269 14 is_stmt 0 view .LVU141
 589 0000 0268     		ldr	r2, [r0]
 590              		.loc 1 269 5 view .LVU142
 591 0002 094B     		ldr	r3, .L43
 592 0004 9A42     		cmp	r2, r3
 593 0006 00D0     		beq	.L42
 594 0008 7047     		bx	lr
 595              	.L42:
 268:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM8)
 596              		.loc 1 268 1 view .LVU143
 597 000a 82B0     		sub	sp, sp, #8
 598              	.LCFI14:
 599              		.cfi_def_cfa_offset 8
 270:Core/Src/stm32f4xx_hal_msp.c ****   {
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 275:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 600              		.loc 1 275 5 is_stmt 1 view .LVU144
 601              	.LBB11:
 602              		.loc 1 275 5 view .LVU145
 603 000c 0023     		movs	r3, #0
 604 000e 0193     		str	r3, [sp, #4]
 605              		.loc 1 275 5 view .LVU146
 606 0010 064B     		ldr	r3, .L43+4
 607 0012 5A6C     		ldr	r2, [r3, #68]
 608 0014 42F00202 		orr	r2, r2, #2
 609 0018 5A64     		str	r2, [r3, #68]
 610              		.loc 1 275 5 view .LVU147
 611 001a 5B6C     		ldr	r3, [r3, #68]
 612 001c 03F00203 		and	r3, r3, #2
 613 0020 0193     		str	r3, [sp, #4]
 614              		.loc 1 275 5 view .LVU148
 615 0022 019B     		ldr	r3, [sp, #4]
 616              	.LBE11:
 617              		.loc 1 275 5 view .LVU149
 276:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
 279:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 18


 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c **** }
 618              		.loc 1 281 1 is_stmt 0 view .LVU150
 619 0024 02B0     		add	sp, sp, #8
 620              	.LCFI15:
 621              		.cfi_def_cfa_offset 0
 622              		@ sp needed
 623 0026 7047     		bx	lr
 624              	.L44:
 625              		.align	2
 626              	.L43:
 627 0028 00040140 		.word	1073808384
 628 002c 00380240 		.word	1073887232
 629              		.cfi_endproc
 630              	.LFE135:
 632              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 633              		.align	1
 634              		.global	HAL_TIM_MspPostInit
 635              		.syntax unified
 636              		.thumb
 637              		.thumb_func
 638              		.fpu fpv4-sp-d16
 640              	HAL_TIM_MspPostInit:
 641              	.LVL29:
 642              	.LFB136:
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 284:Core/Src/stm32f4xx_hal_msp.c **** {
 643              		.loc 1 284 1 is_stmt 1 view -0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 24
 646              		@ frame_needed = 0, uses_anonymous_args = 0
 647              		.loc 1 284 1 is_stmt 0 view .LVU152
 648 0000 00B5     		push	{lr}
 649              	.LCFI16:
 650              		.cfi_def_cfa_offset 4
 651              		.cfi_offset 14, -4
 652 0002 87B0     		sub	sp, sp, #28
 653              	.LCFI17:
 654              		.cfi_def_cfa_offset 32
 285:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 655              		.loc 1 285 3 is_stmt 1 view .LVU153
 656              		.loc 1 285 20 is_stmt 0 view .LVU154
 657 0004 0023     		movs	r3, #0
 658 0006 0193     		str	r3, [sp, #4]
 659 0008 0293     		str	r3, [sp, #8]
 660 000a 0393     		str	r3, [sp, #12]
 661 000c 0493     		str	r3, [sp, #16]
 662 000e 0593     		str	r3, [sp, #20]
 286:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM8)
 663              		.loc 1 286 3 is_stmt 1 view .LVU155
 664              		.loc 1 286 10 is_stmt 0 view .LVU156
 665 0010 0268     		ldr	r2, [r0]
 666              		.loc 1 286 5 view .LVU157
 667 0012 03F18043 		add	r3, r3, #1073741824
 668 0016 03F58233 		add	r3, r3, #66560
 669 001a 9A42     		cmp	r2, r3
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 19


 670 001c 02D0     		beq	.L48
 671              	.LVL30:
 672              	.L45:
 287:Core/Src/stm32f4xx_hal_msp.c ****   {
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 293:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 294:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> TIM8_CH1
 295:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> TIM8_CH2
 296:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> TIM8_CH3
 297:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> TIM8_CH4
 298:Core/Src/stm32f4xx_hal_msp.c ****     */
 299:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 300:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 304:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 309:Core/Src/stm32f4xx_hal_msp.c ****   }
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c **** }
 673              		.loc 1 311 1 view .LVU158
 674 001e 07B0     		add	sp, sp, #28
 675              	.LCFI18:
 676              		.cfi_remember_state
 677              		.cfi_def_cfa_offset 4
 678              		@ sp needed
 679 0020 5DF804FB 		ldr	pc, [sp], #4
 680              	.LVL31:
 681              	.L48:
 682              	.LCFI19:
 683              		.cfi_restore_state
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 684              		.loc 1 292 5 is_stmt 1 view .LVU159
 685              	.LBB12:
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 686              		.loc 1 292 5 view .LVU160
 687 0024 0023     		movs	r3, #0
 688 0026 0093     		str	r3, [sp]
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 689              		.loc 1 292 5 view .LVU161
 690 0028 0B4A     		ldr	r2, .L49
 691 002a 116B     		ldr	r1, [r2, #48]
 692 002c 41F00401 		orr	r1, r1, #4
 693 0030 1163     		str	r1, [r2, #48]
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 694              		.loc 1 292 5 view .LVU162
 695 0032 126B     		ldr	r2, [r2, #48]
 696 0034 02F00402 		and	r2, r2, #4
 697 0038 0092     		str	r2, [sp]
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 20


 292:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 698              		.loc 1 292 5 view .LVU163
 699 003a 009A     		ldr	r2, [sp]
 700              	.LBE12:
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 701              		.loc 1 292 5 view .LVU164
 299:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 702              		.loc 1 299 5 view .LVU165
 299:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 703              		.loc 1 299 25 is_stmt 0 view .LVU166
 704 003c 4FF47072 		mov	r2, #960
 705 0040 0192     		str	r2, [sp, #4]
 300:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 706              		.loc 1 300 5 is_stmt 1 view .LVU167
 300:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 707              		.loc 1 300 26 is_stmt 0 view .LVU168
 708 0042 0222     		movs	r2, #2
 709 0044 0292     		str	r2, [sp, #8]
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 710              		.loc 1 301 5 is_stmt 1 view .LVU169
 301:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 711              		.loc 1 301 26 is_stmt 0 view .LVU170
 712 0046 0393     		str	r3, [sp, #12]
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 713              		.loc 1 302 5 is_stmt 1 view .LVU171
 302:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 714              		.loc 1 302 27 is_stmt 0 view .LVU172
 715 0048 0493     		str	r3, [sp, #16]
 303:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 716              		.loc 1 303 5 is_stmt 1 view .LVU173
 303:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 717              		.loc 1 303 31 is_stmt 0 view .LVU174
 718 004a 0323     		movs	r3, #3
 719 004c 0593     		str	r3, [sp, #20]
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 720              		.loc 1 304 5 is_stmt 1 view .LVU175
 721 004e 01A9     		add	r1, sp, #4
 722 0050 0248     		ldr	r0, .L49+4
 723              	.LVL32:
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 724              		.loc 1 304 5 is_stmt 0 view .LVU176
 725 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 726              	.LVL33:
 727              		.loc 1 311 1 view .LVU177
 728 0056 E2E7     		b	.L45
 729              	.L50:
 730              		.align	2
 731              	.L49:
 732 0058 00380240 		.word	1073887232
 733 005c 00080240 		.word	1073874944
 734              		.cfi_endproc
 735              	.LFE136:
 737              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 738              		.align	1
 739              		.global	HAL_TIM_IC_MspDeInit
 740              		.syntax unified
 741              		.thumb
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 21


 742              		.thumb_func
 743              		.fpu fpv4-sp-d16
 745              	HAL_TIM_IC_MspDeInit:
 746              	.LVL34:
 747              	.LFB137:
 312:Core/Src/stm32f4xx_hal_msp.c **** /**
 313:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_IC MSP De-Initialization
 314:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 315:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_ic: TIM_IC handle pointer
 316:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 317:Core/Src/stm32f4xx_hal_msp.c **** */
 318:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* htim_ic)
 319:Core/Src/stm32f4xx_hal_msp.c **** {
 748              		.loc 1 319 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		.loc 1 319 1 is_stmt 0 view .LVU179
 753 0000 08B5     		push	{r3, lr}
 754              	.LCFI20:
 755              		.cfi_def_cfa_offset 8
 756              		.cfi_offset 3, -8
 757              		.cfi_offset 14, -4
 320:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_ic->Instance==TIM1)
 758              		.loc 1 320 3 is_stmt 1 view .LVU180
 759              		.loc 1 320 13 is_stmt 0 view .LVU181
 760 0002 0268     		ldr	r2, [r0]
 761              		.loc 1 320 5 view .LVU182
 762 0004 084B     		ldr	r3, .L55
 763 0006 9A42     		cmp	r2, r3
 764 0008 00D0     		beq	.L54
 765              	.LVL35:
 766              	.L51:
 321:Core/Src/stm32f4xx_hal_msp.c ****   {
 322:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 323:Core/Src/stm32f4xx_hal_msp.c **** 
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 325:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 326:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 329:Core/Src/stm32f4xx_hal_msp.c ****     PE9     ------> TIM1_CH1
 330:Core/Src/stm32f4xx_hal_msp.c ****     PE11     ------> TIM1_CH2
 331:Core/Src/stm32f4xx_hal_msp.c ****     PE13     ------> TIM1_CH3
 332:Core/Src/stm32f4xx_hal_msp.c ****     PE14     ------> TIM1_CH4
 333:Core/Src/stm32f4xx_hal_msp.c ****     */
 334:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14);
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 337:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 338:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 339:Core/Src/stm32f4xx_hal_msp.c **** 
 340:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 341:Core/Src/stm32f4xx_hal_msp.c ****   }
 342:Core/Src/stm32f4xx_hal_msp.c **** 
 343:Core/Src/stm32f4xx_hal_msp.c **** }
 767              		.loc 1 343 1 view .LVU183
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 22


 768 000a 08BD     		pop	{r3, pc}
 769              	.LVL36:
 770              	.L54:
 326:Core/Src/stm32f4xx_hal_msp.c **** 
 771              		.loc 1 326 5 is_stmt 1 view .LVU184
 772 000c 074A     		ldr	r2, .L55+4
 773 000e 536C     		ldr	r3, [r2, #68]
 774 0010 23F00103 		bic	r3, r3, #1
 775 0014 5364     		str	r3, [r2, #68]
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 776              		.loc 1 334 5 view .LVU185
 777 0016 4FF4D441 		mov	r1, #27136
 778 001a 0548     		ldr	r0, .L55+8
 779              	.LVL37:
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 780              		.loc 1 334 5 is_stmt 0 view .LVU186
 781 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 782              	.LVL38:
 337:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 783              		.loc 1 337 5 is_stmt 1 view .LVU187
 784 0020 1B20     		movs	r0, #27
 785 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 786              	.LVL39:
 787              		.loc 1 343 1 is_stmt 0 view .LVU188
 788 0026 F0E7     		b	.L51
 789              	.L56:
 790              		.align	2
 791              	.L55:
 792 0028 00000140 		.word	1073807360
 793 002c 00380240 		.word	1073887232
 794 0030 00100240 		.word	1073876992
 795              		.cfi_endproc
 796              	.LFE137:
 798              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 799              		.align	1
 800              		.global	HAL_TIM_Base_MspDeInit
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	HAL_TIM_Base_MspDeInit:
 807              	.LVL40:
 808              	.LFB138:
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c **** /**
 346:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 347:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 348:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 349:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 350:Core/Src/stm32f4xx_hal_msp.c **** */
 351:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 352:Core/Src/stm32f4xx_hal_msp.c **** {
 809              		.loc 1 352 1 is_stmt 1 view -0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813              		@ link register save eliminated.
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 23


 353:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 814              		.loc 1 353 3 view .LVU190
 815              		.loc 1 353 15 is_stmt 0 view .LVU191
 816 0000 0368     		ldr	r3, [r0]
 817              		.loc 1 353 5 view .LVU192
 818 0002 B3F1804F 		cmp	r3, #1073741824
 819 0006 00D0     		beq	.L59
 820              	.L57:
 354:Core/Src/stm32f4xx_hal_msp.c ****   {
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 357:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 358:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 359:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 360:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 362:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 363:Core/Src/stm32f4xx_hal_msp.c ****   }
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 365:Core/Src/stm32f4xx_hal_msp.c **** }
 821              		.loc 1 365 1 view .LVU193
 822 0008 7047     		bx	lr
 823              	.L59:
 359:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 824              		.loc 1 359 5 is_stmt 1 view .LVU194
 825 000a 034A     		ldr	r2, .L60
 826 000c 136C     		ldr	r3, [r2, #64]
 827 000e 23F00103 		bic	r3, r3, #1
 828 0012 1364     		str	r3, [r2, #64]
 829              		.loc 1 365 1 is_stmt 0 view .LVU195
 830 0014 F8E7     		b	.L57
 831              	.L61:
 832 0016 00BF     		.align	2
 833              	.L60:
 834 0018 00380240 		.word	1073887232
 835              		.cfi_endproc
 836              	.LFE138:
 838              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 839              		.align	1
 840              		.global	HAL_TIM_PWM_MspDeInit
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 844              		.fpu fpv4-sp-d16
 846              	HAL_TIM_PWM_MspDeInit:
 847              	.LVL41:
 848              	.LFB139:
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 367:Core/Src/stm32f4xx_hal_msp.c **** /**
 368:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 369:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 370:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 371:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 372:Core/Src/stm32f4xx_hal_msp.c **** */
 373:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 374:Core/Src/stm32f4xx_hal_msp.c **** {
 849              		.loc 1 374 1 is_stmt 1 view -0
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 24


 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 0
 852              		@ frame_needed = 0, uses_anonymous_args = 0
 853              		@ link register save eliminated.
 375:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM8)
 854              		.loc 1 375 3 view .LVU197
 855              		.loc 1 375 14 is_stmt 0 view .LVU198
 856 0000 0268     		ldr	r2, [r0]
 857              		.loc 1 375 5 view .LVU199
 858 0002 054B     		ldr	r3, .L65
 859 0004 9A42     		cmp	r2, r3
 860 0006 00D0     		beq	.L64
 861              	.L62:
 376:Core/Src/stm32f4xx_hal_msp.c ****   {
 377:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 379:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 380:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 381:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 382:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 384:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 385:Core/Src/stm32f4xx_hal_msp.c ****   }
 386:Core/Src/stm32f4xx_hal_msp.c **** 
 387:Core/Src/stm32f4xx_hal_msp.c **** }
 862              		.loc 1 387 1 view .LVU200
 863 0008 7047     		bx	lr
 864              	.L64:
 381:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 865              		.loc 1 381 5 is_stmt 1 view .LVU201
 866 000a 044A     		ldr	r2, .L65+4
 867 000c 536C     		ldr	r3, [r2, #68]
 868 000e 23F00203 		bic	r3, r3, #2
 869 0012 5364     		str	r3, [r2, #68]
 870              		.loc 1 387 1 is_stmt 0 view .LVU202
 871 0014 F8E7     		b	.L62
 872              	.L66:
 873 0016 00BF     		.align	2
 874              	.L65:
 875 0018 00040140 		.word	1073808384
 876 001c 00380240 		.word	1073887232
 877              		.cfi_endproc
 878              	.LFE139:
 880              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 881              		.align	1
 882              		.global	HAL_UART_MspInit
 883              		.syntax unified
 884              		.thumb
 885              		.thumb_func
 886              		.fpu fpv4-sp-d16
 888              	HAL_UART_MspInit:
 889              	.LVL42:
 890              	.LFB140:
 388:Core/Src/stm32f4xx_hal_msp.c **** 
 389:Core/Src/stm32f4xx_hal_msp.c **** /**
 390:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 391:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 25


 392:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 393:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 394:Core/Src/stm32f4xx_hal_msp.c **** */
 395:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 396:Core/Src/stm32f4xx_hal_msp.c **** {
 891              		.loc 1 396 1 is_stmt 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 40
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		.loc 1 396 1 is_stmt 0 view .LVU204
 896 0000 00B5     		push	{lr}
 897              	.LCFI21:
 898              		.cfi_def_cfa_offset 4
 899              		.cfi_offset 14, -4
 900 0002 8BB0     		sub	sp, sp, #44
 901              	.LCFI22:
 902              		.cfi_def_cfa_offset 48
 397:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 903              		.loc 1 397 3 is_stmt 1 view .LVU205
 904              		.loc 1 397 20 is_stmt 0 view .LVU206
 905 0004 0023     		movs	r3, #0
 906 0006 0593     		str	r3, [sp, #20]
 907 0008 0693     		str	r3, [sp, #24]
 908 000a 0793     		str	r3, [sp, #28]
 909 000c 0893     		str	r3, [sp, #32]
 910 000e 0993     		str	r3, [sp, #36]
 398:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 911              		.loc 1 398 3 is_stmt 1 view .LVU207
 912              		.loc 1 398 11 is_stmt 0 view .LVU208
 913 0010 0368     		ldr	r3, [r0]
 914              		.loc 1 398 5 view .LVU209
 915 0012 294A     		ldr	r2, .L73
 916 0014 9342     		cmp	r3, r2
 917 0016 05D0     		beq	.L71
 399:Core/Src/stm32f4xx_hal_msp.c ****   {
 400:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 403:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 404:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 406:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 407:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 408:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 409:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 410:Core/Src/stm32f4xx_hal_msp.c ****     */
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 416:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 417:Core/Src/stm32f4xx_hal_msp.c **** 
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 421:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 26


 422:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 918              		.loc 1 422 8 is_stmt 1 view .LVU210
 919              		.loc 1 422 10 is_stmt 0 view .LVU211
 920 0018 284A     		ldr	r2, .L73+4
 921 001a 9342     		cmp	r3, r2
 922 001c 26D0     		beq	.L72
 923              	.LVL43:
 924              	.L67:
 423:Core/Src/stm32f4xx_hal_msp.c ****   {
 424:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 426:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 427:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 428:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 430:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 431:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 432:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 433:Core/Src/stm32f4xx_hal_msp.c ****     PD9     ------> USART3_RX
 434:Core/Src/stm32f4xx_hal_msp.c ****     */
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 439:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 440:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 441:Core/Src/stm32f4xx_hal_msp.c **** 
 442:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 443:Core/Src/stm32f4xx_hal_msp.c **** 
 444:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 445:Core/Src/stm32f4xx_hal_msp.c ****   }
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 447:Core/Src/stm32f4xx_hal_msp.c **** }
 925              		.loc 1 447 1 view .LVU212
 926 001e 0BB0     		add	sp, sp, #44
 927              	.LCFI23:
 928              		.cfi_remember_state
 929              		.cfi_def_cfa_offset 4
 930              		@ sp needed
 931 0020 5DF804FB 		ldr	pc, [sp], #4
 932              	.LVL44:
 933              	.L71:
 934              	.LCFI24:
 935              		.cfi_restore_state
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 936              		.loc 1 404 5 is_stmt 1 view .LVU213
 937              	.LBB13:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 938              		.loc 1 404 5 view .LVU214
 939 0024 0022     		movs	r2, #0
 940 0026 0192     		str	r2, [sp, #4]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 941              		.loc 1 404 5 view .LVU215
 942 0028 254B     		ldr	r3, .L73+8
 943 002a 196C     		ldr	r1, [r3, #64]
 944 002c 41F40031 		orr	r1, r1, #131072
 945 0030 1964     		str	r1, [r3, #64]
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 27


 404:Core/Src/stm32f4xx_hal_msp.c **** 
 946              		.loc 1 404 5 view .LVU216
 947 0032 196C     		ldr	r1, [r3, #64]
 948 0034 01F40031 		and	r1, r1, #131072
 949 0038 0191     		str	r1, [sp, #4]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 950              		.loc 1 404 5 view .LVU217
 951 003a 0199     		ldr	r1, [sp, #4]
 952              	.LBE13:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 953              		.loc 1 404 5 view .LVU218
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 954              		.loc 1 406 5 view .LVU219
 955              	.LBB14:
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 956              		.loc 1 406 5 view .LVU220
 957 003c 0292     		str	r2, [sp, #8]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 958              		.loc 1 406 5 view .LVU221
 959 003e 196B     		ldr	r1, [r3, #48]
 960 0040 41F00101 		orr	r1, r1, #1
 961 0044 1963     		str	r1, [r3, #48]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 962              		.loc 1 406 5 view .LVU222
 963 0046 1B6B     		ldr	r3, [r3, #48]
 964 0048 03F00103 		and	r3, r3, #1
 965 004c 0293     		str	r3, [sp, #8]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 966              		.loc 1 406 5 view .LVU223
 967 004e 029B     		ldr	r3, [sp, #8]
 968              	.LBE14:
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 969              		.loc 1 406 5 view .LVU224
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 970              		.loc 1 411 5 view .LVU225
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 971              		.loc 1 411 25 is_stmt 0 view .LVU226
 972 0050 0C23     		movs	r3, #12
 973 0052 0593     		str	r3, [sp, #20]
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 974              		.loc 1 412 5 is_stmt 1 view .LVU227
 412:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 975              		.loc 1 412 26 is_stmt 0 view .LVU228
 976 0054 0223     		movs	r3, #2
 977 0056 0693     		str	r3, [sp, #24]
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 978              		.loc 1 413 5 is_stmt 1 view .LVU229
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 979              		.loc 1 413 26 is_stmt 0 view .LVU230
 980 0058 0792     		str	r2, [sp, #28]
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 981              		.loc 1 414 5 is_stmt 1 view .LVU231
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 982              		.loc 1 414 27 is_stmt 0 view .LVU232
 983 005a 0323     		movs	r3, #3
 984 005c 0893     		str	r3, [sp, #32]
 415:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 28


 985              		.loc 1 415 5 is_stmt 1 view .LVU233
 415:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 986              		.loc 1 415 31 is_stmt 0 view .LVU234
 987 005e 0723     		movs	r3, #7
 988 0060 0993     		str	r3, [sp, #36]
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 989              		.loc 1 416 5 is_stmt 1 view .LVU235
 990 0062 05A9     		add	r1, sp, #20
 991 0064 1748     		ldr	r0, .L73+12
 992              	.LVL45:
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 993              		.loc 1 416 5 is_stmt 0 view .LVU236
 994 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 995              	.LVL46:
 996 006a D8E7     		b	.L67
 997              	.LVL47:
 998              	.L72:
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 999              		.loc 1 428 5 is_stmt 1 view .LVU237
 1000              	.LBB15:
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 1001              		.loc 1 428 5 view .LVU238
 1002 006c 0022     		movs	r2, #0
 1003 006e 0392     		str	r2, [sp, #12]
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 1004              		.loc 1 428 5 view .LVU239
 1005 0070 134B     		ldr	r3, .L73+8
 1006 0072 196C     		ldr	r1, [r3, #64]
 1007 0074 41F48021 		orr	r1, r1, #262144
 1008 0078 1964     		str	r1, [r3, #64]
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 1009              		.loc 1 428 5 view .LVU240
 1010 007a 196C     		ldr	r1, [r3, #64]
 1011 007c 01F48021 		and	r1, r1, #262144
 1012 0080 0391     		str	r1, [sp, #12]
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 1013              		.loc 1 428 5 view .LVU241
 1014 0082 0399     		ldr	r1, [sp, #12]
 1015              	.LBE15:
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 1016              		.loc 1 428 5 view .LVU242
 430:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1017              		.loc 1 430 5 view .LVU243
 1018              	.LBB16:
 430:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1019              		.loc 1 430 5 view .LVU244
 1020 0084 0492     		str	r2, [sp, #16]
 430:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1021              		.loc 1 430 5 view .LVU245
 1022 0086 196B     		ldr	r1, [r3, #48]
 1023 0088 41F00801 		orr	r1, r1, #8
 1024 008c 1963     		str	r1, [r3, #48]
 430:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1025              		.loc 1 430 5 view .LVU246
 1026 008e 1B6B     		ldr	r3, [r3, #48]
 1027 0090 03F00803 		and	r3, r3, #8
 1028 0094 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 29


 430:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1029              		.loc 1 430 5 view .LVU247
 1030 0096 049B     		ldr	r3, [sp, #16]
 1031              	.LBE16:
 430:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1032              		.loc 1 430 5 view .LVU248
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1033              		.loc 1 435 5 view .LVU249
 435:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1034              		.loc 1 435 25 is_stmt 0 view .LVU250
 1035 0098 4FF44073 		mov	r3, #768
 1036 009c 0593     		str	r3, [sp, #20]
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1037              		.loc 1 436 5 is_stmt 1 view .LVU251
 436:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1038              		.loc 1 436 26 is_stmt 0 view .LVU252
 1039 009e 0223     		movs	r3, #2
 1040 00a0 0693     		str	r3, [sp, #24]
 437:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1041              		.loc 1 437 5 is_stmt 1 view .LVU253
 437:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1042              		.loc 1 437 26 is_stmt 0 view .LVU254
 1043 00a2 0792     		str	r2, [sp, #28]
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1044              		.loc 1 438 5 is_stmt 1 view .LVU255
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1045              		.loc 1 438 27 is_stmt 0 view .LVU256
 1046 00a4 0323     		movs	r3, #3
 1047 00a6 0893     		str	r3, [sp, #32]
 439:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1048              		.loc 1 439 5 is_stmt 1 view .LVU257
 439:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1049              		.loc 1 439 31 is_stmt 0 view .LVU258
 1050 00a8 0723     		movs	r3, #7
 1051 00aa 0993     		str	r3, [sp, #36]
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 1052              		.loc 1 440 5 is_stmt 1 view .LVU259
 1053 00ac 05A9     		add	r1, sp, #20
 1054 00ae 0648     		ldr	r0, .L73+16
 1055              	.LVL48:
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 1056              		.loc 1 440 5 is_stmt 0 view .LVU260
 1057 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 1058              	.LVL49:
 1059              		.loc 1 447 1 view .LVU261
 1060 00b4 B3E7     		b	.L67
 1061              	.L74:
 1062 00b6 00BF     		.align	2
 1063              	.L73:
 1064 00b8 00440040 		.word	1073759232
 1065 00bc 00480040 		.word	1073760256
 1066 00c0 00380240 		.word	1073887232
 1067 00c4 00000240 		.word	1073872896
 1068 00c8 000C0240 		.word	1073875968
 1069              		.cfi_endproc
 1070              	.LFE140:
 1072              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 30


 1073              		.align	1
 1074              		.global	HAL_UART_MspDeInit
 1075              		.syntax unified
 1076              		.thumb
 1077              		.thumb_func
 1078              		.fpu fpv4-sp-d16
 1080              	HAL_UART_MspDeInit:
 1081              	.LVL50:
 1082              	.LFB141:
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 449:Core/Src/stm32f4xx_hal_msp.c **** /**
 450:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 451:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 452:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 453:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 454:Core/Src/stm32f4xx_hal_msp.c **** */
 455:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 456:Core/Src/stm32f4xx_hal_msp.c **** {
 1083              		.loc 1 456 1 is_stmt 1 view -0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 0
 1086              		@ frame_needed = 0, uses_anonymous_args = 0
 1087              		.loc 1 456 1 is_stmt 0 view .LVU263
 1088 0000 08B5     		push	{r3, lr}
 1089              	.LCFI25:
 1090              		.cfi_def_cfa_offset 8
 1091              		.cfi_offset 3, -8
 1092              		.cfi_offset 14, -4
 457:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1093              		.loc 1 457 3 is_stmt 1 view .LVU264
 1094              		.loc 1 457 11 is_stmt 0 view .LVU265
 1095 0002 0368     		ldr	r3, [r0]
 1096              		.loc 1 457 5 view .LVU266
 1097 0004 0E4A     		ldr	r2, .L81
 1098 0006 9342     		cmp	r3, r2
 1099 0008 03D0     		beq	.L79
 458:Core/Src/stm32f4xx_hal_msp.c ****   {
 459:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 461:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 462:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 463:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 464:Core/Src/stm32f4xx_hal_msp.c **** 
 465:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 466:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 467:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 468:Core/Src/stm32f4xx_hal_msp.c ****     */
 469:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 470:Core/Src/stm32f4xx_hal_msp.c **** 
 471:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 473:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 474:Core/Src/stm32f4xx_hal_msp.c ****   }
 475:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1100              		.loc 1 475 8 is_stmt 1 view .LVU267
 1101              		.loc 1 475 10 is_stmt 0 view .LVU268
 1102 000a 0E4A     		ldr	r2, .L81+4
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 31


 1103 000c 9342     		cmp	r3, r2
 1104 000e 0BD0     		beq	.L80
 1105              	.LVL51:
 1106              	.L75:
 476:Core/Src/stm32f4xx_hal_msp.c ****   {
 477:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 478:Core/Src/stm32f4xx_hal_msp.c **** 
 479:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 480:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 481:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 482:Core/Src/stm32f4xx_hal_msp.c **** 
 483:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 484:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 485:Core/Src/stm32f4xx_hal_msp.c ****     PD9     ------> USART3_RX
 486:Core/Src/stm32f4xx_hal_msp.c ****     */
 487:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9);
 488:Core/Src/stm32f4xx_hal_msp.c **** 
 489:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 490:Core/Src/stm32f4xx_hal_msp.c **** 
 491:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 492:Core/Src/stm32f4xx_hal_msp.c ****   }
 493:Core/Src/stm32f4xx_hal_msp.c **** 
 494:Core/Src/stm32f4xx_hal_msp.c **** }
 1107              		.loc 1 494 1 view .LVU269
 1108 0010 08BD     		pop	{r3, pc}
 1109              	.LVL52:
 1110              	.L79:
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 1111              		.loc 1 463 5 is_stmt 1 view .LVU270
 1112 0012 02F5FA32 		add	r2, r2, #128000
 1113 0016 136C     		ldr	r3, [r2, #64]
 1114 0018 23F40033 		bic	r3, r3, #131072
 1115 001c 1364     		str	r3, [r2, #64]
 469:Core/Src/stm32f4xx_hal_msp.c **** 
 1116              		.loc 1 469 5 view .LVU271
 1117 001e 0C21     		movs	r1, #12
 1118 0020 0948     		ldr	r0, .L81+8
 1119              	.LVL53:
 469:Core/Src/stm32f4xx_hal_msp.c **** 
 1120              		.loc 1 469 5 is_stmt 0 view .LVU272
 1121 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1122              	.LVL54:
 1123 0026 F3E7     		b	.L75
 1124              	.LVL55:
 1125              	.L80:
 481:Core/Src/stm32f4xx_hal_msp.c **** 
 1126              		.loc 1 481 5 is_stmt 1 view .LVU273
 1127 0028 02F5F832 		add	r2, r2, #126976
 1128 002c 136C     		ldr	r3, [r2, #64]
 1129 002e 23F48023 		bic	r3, r3, #262144
 1130 0032 1364     		str	r3, [r2, #64]
 487:Core/Src/stm32f4xx_hal_msp.c **** 
 1131              		.loc 1 487 5 view .LVU274
 1132 0034 4FF44071 		mov	r1, #768
 1133 0038 0448     		ldr	r0, .L81+12
 1134              	.LVL56:
 487:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 32


 1135              		.loc 1 487 5 is_stmt 0 view .LVU275
 1136 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1137              	.LVL57:
 1138              		.loc 1 494 1 view .LVU276
 1139 003e E7E7     		b	.L75
 1140              	.L82:
 1141              		.align	2
 1142              	.L81:
 1143 0040 00440040 		.word	1073759232
 1144 0044 00480040 		.word	1073760256
 1145 0048 00000240 		.word	1073872896
 1146 004c 000C0240 		.word	1073875968
 1147              		.cfi_endproc
 1148              	.LFE141:
 1150              		.text
 1151              	.Letext0:
 1152              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1153              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1154              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1155              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1156              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1157              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1158              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1159              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1160              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1161              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1162              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1163              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1164              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:92     .text.HAL_MspInit:0000000000000044 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:97     .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:104    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:284    .text.HAL_I2C_MspInit:00000000000000b8 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:292    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:299    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:374    .text.HAL_I2C_MspDeInit:0000000000000058 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:381    .text.HAL_TIM_IC_MspInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:388    .text.HAL_TIM_IC_MspInit:0000000000000000 HAL_TIM_IC_MspInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:507    .text.HAL_TIM_IC_MspInit:0000000000000078 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:513    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:520    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:567    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:572    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:579    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:627    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:633    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:640    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:732    .text.HAL_TIM_MspPostInit:0000000000000058 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:738    .text.HAL_TIM_IC_MspDeInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:745    .text.HAL_TIM_IC_MspDeInit:0000000000000000 HAL_TIM_IC_MspDeInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:792    .text.HAL_TIM_IC_MspDeInit:0000000000000028 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:799    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:806    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:834    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:839    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:846    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:875    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:881    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:888    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:1064   .text.HAL_UART_MspInit:00000000000000b8 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:1073   .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:1080   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccQjRVk7.s:1143   .text.HAL_UART_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
