# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -mtriple aie2 -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name:            test_vneg_accfloat
legalized:       true
regBankSelected: true
body:             |
  bb.1.entry:
    liveins: $bml1, $r0
    ; CHECK-LABEL: name: test_vneg_accfloat
    ; CHECK: liveins: $bml1, $r0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:acc512 = COPY $bml1
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:er = COPY $r0
    ; CHECK-NEXT: [[VNEG_F:%[0-9]+]]:acc512 = VNEG_F [[COPY]], [[COPY1]], implicit-def dead $srfpflags, implicit $crfpmask
    ; CHECK-NEXT: $bml0 = COPY [[VNEG_F]]
    ; CHECK-NEXT: PseudoRET implicit $lr, implicit $bml0
    %0:accregbank(<8 x s64>) = COPY $bml1
    %1:gprregbank(s32) = COPY $r0
    %2:accregbank(<8 x s64>) = G_INTRINSIC intrinsic(@llvm.aie2.ACC512.accfloat.neg.conf), %0(<8 x s64>), %1(s32)
    $bml0 = COPY %2(<8 x s64>)
    PseudoRET implicit $lr, implicit $bml0
...
