$date
	Sat Oct 22 19:33:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#668186
b10 &
b10 %
1$
b10 !
1"
#668187
0"
#668190
b1 &
1#
b1 %
#668194
b0 &
b0 %
0#
0$
#1675579
b1011 !
1"
#1675582
b1011 &
b1011 %
1$
#1675583
0"
#1675586
b100010 &
b100010 %
#1675590
b10001 &
b10001 %
#1675594
b110100 &
b110100 %
#1675598
b11010 &
b11010 %
#1675602
b1101 &
b1101 %
#1675606
b101000 &
b101000 %
#1675610
b10100 &
b10100 %
#1675614
b1010 &
b1010 %
#1675618
b101 &
b101 %
#1675622
b10000 &
b10000 %
#1675626
b1000 &
b1000 %
#1675630
b100 &
b100 %
#1675634
b10 &
b10 %
#1675638
b1 &
1#
b1 %
#1675642
b0 &
b0 %
0#
0$
#2657272
b10101 !
1"
#2657274
b10101 &
b10101 %
1$
#2657275
0"
#2657278
b1000000 &
b1000000 %
#2657282
b100000 &
b100000 %
#2657286
b10000 &
b10000 %
#2657290
b1000 &
b1000 %
#2657294
b100 &
b100 %
#2657298
b10 &
b10 %
#2657302
b1 &
1#
b1 %
#2657306
b0 &
b0 %
0#
0$
#4500012
