abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 1
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk-level-1/c5315_1_0_2443_47.5.blif
time = 14454592 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 1
[116526] is replaced by [112733] with inverter with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk-level-1/c5315_2_0_2432_47.5.blif
time = 26139852 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 1
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk-level-1/c5315_3_0_2429_47.5.blif
time = 34458454 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 1
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk-level-1/c5315_4_0_2426_47.5.blif
time = 41297078 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 1
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk-level-1/c5315_5_0_2424_47.5.blif
time = 47077515 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 1
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk-level-1/c5315_6_0_2421_47.5.blif
time = 55901975 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 1
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk-level-1/c5315_7_0_2419_47.5.blif
time = 63587138 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 1
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk-level-1/c5315_8_0_2417_47.5.blif
time = 74045409 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 1
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2416
delay = 47.4
#gates = 957
output circuit appNtk-level-1/c5315_9_0_2416_47.4.blif
time = 81175438 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 1
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2414
delay = 47.4
#gates = 956
output circuit appNtk-level-1/c5315_10_0_2414_47.4.blif
time = 92310602 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 1
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2412
delay = 47.4
#gates = 955
output circuit appNtk-level-1/c5315_11_0_2412_47.4.blif
time = 101487479 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 1
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2410
delay = 47.4
#gates = 954
output circuit appNtk-level-1/c5315_12_0_2410_47.4.blif
time = 124601542 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 1
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2408
delay = 47.4
#gates = 953
output circuit appNtk-level-1/c5315_13_0_2408_47.4.blif
time = 146697666 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 1
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2406
delay = 47.4
#gates = 952
output circuit appNtk-level-1/c5315_14_0_2406_47.4.blif
time = 168759615 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 1
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2404
delay = 47.4
#gates = 951
output circuit appNtk-level-1/c5315_15_0_2404_47.4.blif
time = 191525080 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 1
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2402
delay = 47.4
#gates = 950
output circuit appNtk-level-1/c5315_16_0_2402_47.4.blif
time = 211505921 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 1
