
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.239120                       # Number of seconds simulated
sim_ticks                                1239120362500                       # Number of ticks simulated
final_tick                               1239120362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 982272                       # Simulator instruction rate (inst/s)
host_op_rate                                  1432030                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2434305762                       # Simulator tick rate (ticks/s)
host_mem_usage                                 831360                       # Number of bytes of host memory used
host_seconds                                   509.02                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     728937896                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           61184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       191659968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          191721152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        61184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    101250112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101250112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2994687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2995643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1582033                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1582033                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              49377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          154674214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             154723591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         49377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            49377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        81711281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81711281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        81711281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             49377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         154674214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            236434872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2995643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1582033                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2995643                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1582033                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              191630720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   90432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101249024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               191721152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101250112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1404338                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            189722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            188857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            185388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            184579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            189475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            180330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           185842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           189206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           191498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           189074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           190374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           191190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             99840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             98873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             99366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             97888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             96468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             96909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             98037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             98469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             98299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             97981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            99424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            99494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            99402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            99800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           100726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           101040                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1239117612500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2995643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1582033                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2959081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  95323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  96488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  96648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  96591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  96673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  96527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1178076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.608531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.422676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.404487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       681657     57.86%     57.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       187413     15.91%     73.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40699      3.45%     77.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26609      2.26%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        78742      6.68%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13890      1.18%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9064      0.77%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9231      0.78%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130771     11.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1178076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.012877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.752883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.601697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        96479     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           37      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.389702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.370729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            77512     80.30%     80.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1960      2.03%     82.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15558     16.12%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1444      1.50%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96525                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  29183158500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             85324971000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                14971150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9746.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28496.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       154.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    154.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2246894                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1151276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     270687.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4438906920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2422022625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11678745000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5092308000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          80933255520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         368740389195                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         420015304500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           893320931760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            720.931943                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 696115768000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   41376920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  501626969500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4467347640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2437540875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             11676249000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5159155680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          80933255520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         376087700025                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         413570303250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           894331551990                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            721.747530                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 685334234750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   41376920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  512408516500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                38073401                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38073401                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2255507                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             33589905                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                33528506                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.817210                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             0.182790                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                  713500                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6715                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2478240725                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     728937896                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310594                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    953                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105504                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310594                       # number of integer instructions
system.cpu.num_fp_insts                           953                       # number of float instructions
system.cpu.num_int_register_reads          1714991258                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733129                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1519                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 659                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720695                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518947                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821775                       # number of memory refs
system.cpu.num_load_insts                   228115217                       # Number of load instructions
system.cpu.num_store_insts                   76706558                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.BranchMispredPercent              5.924102                       # Number of branch mispredictions percentage
system.cpu.num_busy_cycles                 2478240725                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073401                       # Number of branches fetched
system.cpu.predictedBranches                 34242006                       # Number of branches predicted as taken
system.cpu.BranchMispred                      2255507                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                960307      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024119     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     604      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115217     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706558     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937896                       # Class of executed instruction
system.cpu.dcache.tags.replacements           4025082                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2017.107900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           300794657                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4027130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.692065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21735346500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2017.107900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         613670704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        613670704                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    225703643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225703643                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     75091014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       75091014                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     300794657                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        300794657                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    300794657                       # number of overall hits
system.cpu.dcache.overall_hits::total       300794657                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2346050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2346050                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1615544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1615544                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3961594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3961594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4027130                       # number of overall misses
system.cpu.dcache.overall_misses::total       4027130                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 131778232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 131778232000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 118005730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 118005730000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 249783962000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 249783962000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 249783962000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 249783962000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010287                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021061                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013211                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56170.257241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56170.257241                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73043.959187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73043.959187                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63051.378309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63051.378309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62025.303876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62025.303876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1225713                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.772126                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1970806                       # number of writebacks
system.cpu.dcache.writebacks::total           1970806                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2346050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2346050                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1615544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1615544                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3961594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3961594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4027130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4027130                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 129432182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 129432182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 116390186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 116390186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5591575451                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5591575451                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 245822368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245822368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 251413943451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 251413943451                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013211                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55170.257241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55170.257241                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72043.959187                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72043.959187                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85320.670334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85320.670334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62051.378309                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62051.378309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62430.054021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62430.054021                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                41                       # number of replacements
system.cpu.icache.tags.tagsinuse           607.767492                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               957                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          718722.936259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   607.767492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.296761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.296761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          916                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          916                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.447266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1375638571                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1375638571                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817850                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817850                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817850                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817850                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817850                       # number of overall hits
system.cpu.icache.overall_hits::total       687817850                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           957                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          957                       # number of overall misses
system.cpu.icache.overall_misses::total           957                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     75039500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75039500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     75039500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75039500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     75039500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75039500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818807                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78411.180773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78411.180773                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78411.180773                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78411.180773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78411.180773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78411.180773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          957                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     74082500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74082500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     74082500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74082500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     74082500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74082500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77411.180773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77411.180773                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77411.180773                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77411.180773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77411.180773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77411.180773                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2989590                       # number of replacements
system.l2.tags.tagsinuse                  7636.260906                       # Cycle average of tags in use
system.l2.tags.total_refs                     3421611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2997678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.141420                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               21925007000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2519.763090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.343448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5104.154369                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.307588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.623066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.932161                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8088                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6596                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36826058                       # Number of tag accesses
system.l2.tags.data_accesses                 36826058                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1970806                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1970806                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             155167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                155167                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         877276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            877276                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1032443                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1032444                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1032443                       # number of overall hits
system.l2.overall_hits::total                 1032444                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1460377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1460377                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              956                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1534310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1534310                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 956                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2994687                       # number of demand (read+write) misses
system.l2.demand_misses::total                2995643                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                956                       # number of overall misses
system.l2.overall_misses::cpu.data            2994687                       # number of overall misses
system.l2.overall_misses::total               2995643                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 112337613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  112337613500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     72635000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72635000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 122194778000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 122194778000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      72635000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  234532391500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     234605026500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     72635000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 234532391500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    234605026500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1970806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1970806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1615544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1615544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2411586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2411586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4027130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4028087                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4027130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4028087                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.903954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903954                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998955                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.636224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.636224                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.743628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.743689                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.743628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.743689                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76923.707714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76923.707714                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75978.033473                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75978.033473                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 79641.518337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79641.518337                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75978.033473                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 78316.161756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78315.415589                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75978.033473                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 78316.161756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78315.415589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1582033                       # number of writebacks
system.l2.writebacks::total                   1582033                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        18376                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         18376                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1460377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1460377                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          956                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1534310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1534310                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2994687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2995643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2994687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2995643                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  97733843500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  97733843500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     63075000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63075000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 106851678000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 106851678000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     63075000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 204585521500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 204648596500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     63075000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 204585521500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 204648596500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.903954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.636224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.636224                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.743628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.743689                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.743628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.743689                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66923.707714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66923.707714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65978.033473                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65978.033473                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69641.518337                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69641.518337                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65978.033473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68316.161756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68315.415589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65978.033473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68316.161756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68315.415589                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1535266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1582033                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1404338                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1460377                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1460377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1535266                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8977657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8977657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8977657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    292971264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    292971264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               292971264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5982014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5982014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5982014                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12342326000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15943838000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8053210                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4025123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          21595                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        21595                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2412543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3552839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3461832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1615544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1615544                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2411586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12079341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12081296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    383867904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              383931776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2989590                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7017677                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6996081     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21596      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7017677                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5997452000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1435500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6040695000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
