chipselect	,	V_59
MX21_CSPICTRL_MASTER	,	V_75
mx21_config	,	F_35
chip_select	,	V_97
DIV_ROUND_UP	,	F_10
MX21_CSPICTRL_DR_SHIFT	,	V_76
of_match_device	,	F_63
mx31_rx_available	,	F_31
fin	,	V_8
mx21_reset	,	F_37
mx1_rx_available	,	F_41
len	,	V_125
dev	,	V_126
mx1_trigger	,	F_39
"bitbang start failed with %d\n"	,	L_11
MX21_CSPICTRL_ENABLE	,	V_74
gpio_is_valid	,	F_45
spi_message	,	V_128
unlikely	,	F_7
spi_imx_setupxfer	,	F_50
active	,	V_98
SPI_BPW_RANGE_MASK	,	F_69
MXC_CSPIRXDATA	,	V_51
MX31_CSPICTRL_CS_SHIFT	,	V_68
spi_imx_push	,	F_47
devtype	,	V_4
SPI_CS_HIGH	,	V_47
delay	,	V_38
mx31_trigger	,	F_29
MX1_CSPICTRL_XCH	,	V_85
spi_bitbang_stop	,	F_87
pr_err	,	F_9
__maybe_unused	,	T_1
of_node	,	V_137
SPI_CPOL	,	V_46
spi_master_get_devdata	,	F_44
MX51_ECSPI_CONFIG_SCLKPHA	,	F_19
"%s: fin: %u, fspi: %u, post: %u, pre: %u\n"	,	L_2
MX51_ECSPI_CTRL	,	V_29
ctrl	,	V_33
rx	,	V_108
spi_imx_clkdiv_2	,	F_5
usleep_range	,	F_25
mx21_intctrl	,	F_33
spi_imx_unprepare_message	,	F_61
fres	,	V_13
devm_gpio_request	,	F_71
device_node	,	V_135
spi_imx_probe	,	F_62
of_property_read_u32	,	F_66
"can't get the platform data\n"	,	L_4
num_chipselect	,	V_147
MX21_INTREG_RR	,	V_81
setup_transfer	,	V_156
MXC_CSPICTRL	,	V_55
MX51_ECSPI_CONFIG_SBBCTRL	,	F_18
spi_imx_setup	,	F_54
devm_ioremap_resource	,	F_73
MX51_ECSPI_CTRL_POSTDIV_OFFSET	,	V_18
d	,	V_2
cfg	,	V_35
MX1_INTREG_RR	,	V_91
i	,	V_11
irq	,	V_105
MX31_CSPICTRL_XCH	,	V_56
fls	,	F_8
spi_device	,	V_92
intctrl	,	V_110
is_imx27_cspi	,	F_1
spi_clk	,	V_40
cs	,	V_41
t	,	V_113
spi_imx_clkdiv_1	,	F_4
mx21_rx_available	,	F_36
MX51_ECSPI_INT_RREN	,	V_25
config	,	V_32
platform_device	,	V_133
MX51_ECSPI_CONFIG_SCLKCTL	,	F_21
tx_buf	,	V_123
spi_imx_devtype_data	,	V_164
tx	,	V_103
DRIVER_NAME	,	V_154
dev_dbg	,	F_55
spi_imx_get_fifosize	,	F_3
dev_get_platdata	,	F_64
cs_gpio	,	V_153
MX31_INTREG_RREN	,	V_53
max_speed_hz	,	V_115
post	,	V_15
reg	,	V_28
dev_is_lowactive	,	V_100
MX35_CSPICTRL_CS_SHIFT	,	V_67
MX21_INTREG_TEEN	,	V_71
MX51_ECSPI_CTRL_ENABLE	,	V_34
platform_get_irq	,	F_76
ret	,	V_130
res	,	V_144
pre	,	V_14
mx51_ecspi_reset	,	F_27
spi_imx_buf_tx_u32	,	V_121
"can't get cs gpios\n"	,	L_7
count	,	V_102
MX51_ECSPI_STAT	,	V_49
MX1_CSPICTRL_PHA	,	V_89
spi_imx_config	,	V_31
MX21_CSPICTRL_POL	,	V_78
clk_get_rate	,	F_80
MX1_CSPICTRL_DR_SHIFT	,	V_88
platform_get_resource	,	F_72
spi_imx	,	V_19
spi_imx_isr	,	F_48
mx31_config	,	F_30
out_put_per	,	V_168
mxc_clkdivs	,	V_12
prepare_message	,	V_160
MX51_ECSPI_INT	,	V_27
of_id	,	V_139
dev_err	,	F_65
"cs-gpios"	,	L_6
MX51_ECSPI_CONFIG_SCLKPOL	,	F_20
MXC_RESET	,	V_82
MXC_INT_RR	,	V_24
of_device_id	,	V_138
MX31_INTREG_TEEN	,	V_52
mx1_reset	,	F_42
devm_clk_get	,	F_78
spi_imx_buf_tx_u8	,	V_117
clk_ipg	,	V_132
MX31_STATUS_RR	,	V_70
clk_disable_unprepare	,	F_83
spi_imx_buf_tx_u16	,	V_119
txrx_bufs	,	V_157
speed_hz	,	V_37
clk_unprepare	,	F_88
IMX51_ECSPI	,	V_7
IMX27_CSPI	,	V_5
spi_imx_remove	,	F_85
setup	,	V_158
MX51_ECSPI_CTRL_CS	,	F_17
mx51_ecspi_trigger	,	F_14
mxc_platform_info	,	V_142
clk_disable	,	F_60
base	,	V_26
pr_debug	,	F_11
mx31_reset	,	F_32
ENOMEM	,	V_148
MX35_CSPICTRL_BL_SHIFT	,	V_61
MXC_INT_TE	,	V_22
MX51_ECSPI_CONFIG	,	V_48
mx21_trigger	,	F_34
MX31_CSPICTRL_SSPOL	,	V_66
spi_imx_prepare_message	,	F_58
dev_info	,	F_82
bus_num	,	V_150
spi_master_put	,	F_84
spi_master	,	V_127
enable	,	V_20
MX1_CSPICTRL_MASTER	,	V_87
SPI_CPHA	,	V_45
MX31_CSPICTRL_POL	,	V_65
id	,	V_151
val	,	V_21
MX51_ECSPI_CTRL_BL_OFFSET	,	V_43
likely	,	F_23
clk	,	V_36
bitbang	,	V_152
clk_enable	,	F_59
spi_imx_cleanup	,	F_57
spi_imx_transfer	,	F_51
IRQ_HANDLED	,	V_109
out_clk_put	,	V_170
mx31_intctrl	,	F_28
"ipg"	,	L_9
__func__	,	V_16
reset	,	V_169
MX51_ECSPI_STAT_RR	,	V_50
spi_bitbang_start	,	F_81
MX1_CSPICTRL_ENABLE	,	V_86
MX31_CSPICTRL_DR_SHIFT	,	V_60
unprepare_message	,	V_161
MX1_CSPICTRL_POL	,	V_90
MX21_CSPICTRL_XCH	,	V_73
init_completion	,	F_52
MX31_CSPISTATUS	,	V_69
mode_bits	,	V_162
bits_per_word	,	V_114
MX51_ECSPI_CONFIG_SSBPOL	,	F_22
BITBANG_CS_INACTIVE	,	V_99
clk_prepare_enable	,	F_79
gpio_set_value	,	F_46
is_active	,	V_94
gpio_direction_output	,	F_56
IMX35_CSPI	,	V_6
max	,	V_10
id_entry	,	V_165
trigger	,	V_104
"%s: cannot set clock freq: %u (base freq: %u)\n"	,	L_1
MX21_INTREG_RREN	,	V_72
mx51_ecspi_clkdiv	,	F_6
EINVAL	,	V_146
MX31_CSPICTRL_SSCTL	,	V_62
udelay	,	F_24
MX31_CSPICTRL_BC_SHIFT	,	V_63
devtype_data	,	V_3
complete	,	F_49
spi_imx_buf_rx_u32	,	V_120
"probed\n"	,	L_12
msg	,	V_129
data	,	V_163
MX51_ECSPI_INT_TEEN	,	V_23
spi_imx_buf_rx_u8	,	V_116
wait_for_completion	,	F_53
mode	,	V_44
MXC_CSPIINT	,	V_54
pdev	,	V_134
num_cs	,	V_145
u32	,	T_2
spi_imx_data	,	V_1
mx1_config	,	F_40
MX31_CSPICTRL_MASTER	,	V_58
out_master_put	,	V_155
resource	,	V_143
MX51_ECSPI_CTRL_MODE_MASK	,	V_39
spi_transfer	,	V_112
rx_buf	,	V_124
mx1_intctrl	,	F_38
MX21_CSPICTRL_CS_SHIFT	,	V_80
spi	,	V_93
PTR_ERR	,	F_75
spi_imx_buf_rx_u16	,	V_118
transfer	,	V_122
xfer_done	,	V_111
cleanup	,	V_159
fspi	,	V_9
MX51_ECSPI_CTRL_XCH	,	V_30
of_get_named_gpio	,	F_70
MX1_INTREG_TEEN	,	V_83
"fsl,spi-num-chipselects"	,	L_5
mx51_ecspi_config	,	F_16
platform_set_drvdata	,	F_68
"%s: mode %d, %u bpw, %d hz\n"	,	L_3
spi_imx_chipselect	,	F_43
rx_available	,	V_107
np	,	V_136
mx51_ecspi_rx_available	,	F_26
platform_get_drvdata	,	F_86
MX1_INTREG_RREN	,	V_84
driver_data	,	V_166
MX21_CSPICTRL_PHA	,	V_77
"per"	,	L_10
spi_imx_master	,	V_141
IORESOURCE_MEM	,	V_167
"can't get irq%d: %d\n"	,	L_8
readl	,	F_15
mx51_ecspi_intctrl	,	F_12
spi_imx_dt_ids	,	V_140
writel	,	F_13
clk_per	,	V_131
irqreturn_t	,	T_3
bpw	,	V_42
MX31_CSPICTRL_ENABLE	,	V_57
txfifo	,	V_101
MX51_ECSPI_CTRL_PREDIV_OFFSET	,	V_17
bits_per_word_mask	,	V_149
master	,	V_95
dev_id	,	V_106
MX21_CSPICTRL_SSPOL	,	V_79
is_imx35_cspi	,	F_2
MX31_CSPICTRL_PHA	,	V_64
gpio	,	V_96
spi_alloc_master	,	F_67
IS_ERR	,	F_74
devm_request_irq	,	F_77
