

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 14:51:15 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        Bitwidth
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        9|        9|  90.000 ns|  90.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |        7|        7|         5|          1|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     73|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     41|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     81|    -|
|Register         |        -|   -|    182|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    182|    259|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       50|  45|  20800|  10400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_16s_16_4_1_U2  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_306_p2    |         +|   0|  0|  10|           2|           2|
    |add_ln9_1_fu_253_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln9_fu_161_p2     |         +|   0|  0|  10|           2|           1|
    |j_fu_247_p2           |         +|   0|  0|  10|           2|           1|
    |ap_condition_106      |       and|   0|  0|   2|           1|           1|
    |ap_condition_329      |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_259_p2   |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln9_fu_265_p2    |      icmp|   0|  0|  10|           2|           2|
    |i_fu_175_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln9_fu_167_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln15_fu_224_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  73|          18|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln114_phi_fu_130_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load               |   9|          2|    2|          4|
    |i2_fu_56                               |   9|          2|    2|          4|
    |indvar_flatten1_fu_52                  |   9|          2|    2|          4|
    |j3_fu_60                               |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   15|         30|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_1_reg_389                  |   8|   0|    8|          0|
    |A_load_1_reg_389_pp0_iter2_reg    |   8|   0|    8|          0|
    |B_load_1_reg_399                  |   8|   0|    8|          0|
    |B_load_1_reg_399_pp0_iter2_reg    |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |empty_4_reg_350                   |   2|   0|    2|          0|
    |i2_fu_56                          |   2|   0|    2|          0|
    |icmp_ln11_reg_375                 |   1|   0|    1|          0|
    |icmp_ln9_reg_380                  |   1|   0|    1|          0|
    |indvar_flatten1_fu_52             |   2|   0|    2|          0|
    |j3_fu_60                          |   2|   0|    2|          0|
    |select_ln9_reg_345                |   2|   0|    2|          0|
    |empty_4_reg_350                   |  64|  32|    2|          0|
    |select_ln9_reg_345                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 182|  64|   58|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|A_address0   |  out|    2|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|    8|   ap_memory|             A|         array|
|A_address1   |  out|    2|   ap_memory|             A|         array|
|A_ce1        |  out|    1|   ap_memory|             A|         array|
|A_q1         |   in|    8|   ap_memory|             A|         array|
|B_address0   |  out|    2|   ap_memory|             B|         array|
|B_ce0        |  out|    1|   ap_memory|             B|         array|
|B_q0         |   in|    8|   ap_memory|             B|         array|
|B_address1   |  out|    2|   ap_memory|             B|         array|
|B_ce1        |  out|    1|   ap_memory|             B|         array|
|B_q1         |   in|    8|   ap_memory|             B|         array|
|AB_address0  |  out|    2|   ap_memory|            AB|         array|
|AB_ce0       |  out|    1|   ap_memory|            AB|         array|
|AB_we0       |  out|    1|   ap_memory|            AB|         array|
|AB_d0        |  out|   16|   ap_memory|            AB|         array|
+-------------+-----+-----+------------+--------------+--------------+

