library IEEE; 
use IEEE.STD_LOGIC_1164.all; 
use IEEE.NUMERIC_STD.all;

entity ShiftRegisterN is
	generic(N : positive := 4);
	port(clkIn : in std_logic;
		  sin : in std_logic_vector(N-1 downto 0);
		  dataOut : out std_logic_vector();
	
end ShiftRegisterN;

architecture Behavioral of ShiftRegisterN is

		signal s_dataOut : std_logic_vector(N-1 downto 0);
begin
	process(clkIn)
	begin 
		if(rising_edge(clkIn)) then
			
		end if;	
	end process;
	
	dataOut <= s_dataOut(N-1 downto 0) & sin;
	
end Behavioral;	