




module clk(
	rst,clk,
	clk_out
);
input rst,clk;

reg clk_1,clk_2;
reg [2:0] div_1,div_2;
output clk_out;
always @(posedge clk)begin
	if(rst)begin
		div_1<=div_1+1'd1;
	end
	else if(!rst)begin 
		div_1<=0;
	end
	
	if(div_1==2)begin
		clk_1<=1'b1;
	end
	
	if(div_1==4)begin
		clk_1<=1'b0;
		div_1<=3'b000;
	end

	

end

always @(negedge clk)begin
	if(rst)begin
		div_2<=div_2+1'd1;
	end 	
	else if(!rst)begin 
		div_2<=0;
	end
	
	if(div_2==2)begin
		clk_2<=1'b1;
	end
	
	if(div_2==4)begin
		clk_2<=1'b0;
		div_2<=3'b000;
	end
	

	
	
end

assign clk_out=clk_2|clk_1;

endmodule	
//5分频器