// Seed: 3579894043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always begin
    if (id_4) begin
      id_3 = id_1;
    end else id_3 = id_1;
  end
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  wand  id_5
    , id_9, id_10,
    input  tri0  id_6,
    input  uwire id_7
);
  tri0 id_11;
  assign id_11 = (id_7) - id_11;
  module_0(
      id_11, id_11, id_11, id_9
  );
endmodule
