#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DE */
DE__0__MASK EQU 0x20
DE__0__PC EQU CYREG_PRT2_PC5
DE__0__PORT EQU 2
DE__0__SHIFT EQU 5
DE__AG EQU CYREG_PRT2_AG
DE__AMUX EQU CYREG_PRT2_AMUX
DE__BIE EQU CYREG_PRT2_BIE
DE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DE__BYP EQU CYREG_PRT2_BYP
DE__CTL EQU CYREG_PRT2_CTL
DE__DM0 EQU CYREG_PRT2_DM0
DE__DM1 EQU CYREG_PRT2_DM1
DE__DM2 EQU CYREG_PRT2_DM2
DE__DR EQU CYREG_PRT2_DR
DE__INP_DIS EQU CYREG_PRT2_INP_DIS
DE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DE__LCD_EN EQU CYREG_PRT2_LCD_EN
DE__MASK EQU 0x20
DE__PORT EQU 2
DE__PRT EQU CYREG_PRT2_PRT
DE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DE__PS EQU CYREG_PRT2_PS
DE__SHIFT EQU 5
DE__SLW EQU CYREG_PRT2_SLW

/* DI */
DI__0__MASK EQU 0x10
DI__0__PC EQU CYREG_PRT2_PC4
DI__0__PORT EQU 2
DI__0__SHIFT EQU 4
DI__AG EQU CYREG_PRT2_AG
DI__AMUX EQU CYREG_PRT2_AMUX
DI__BIE EQU CYREG_PRT2_BIE
DI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DI__BYP EQU CYREG_PRT2_BYP
DI__CTL EQU CYREG_PRT2_CTL
DI__DM0 EQU CYREG_PRT2_DM0
DI__DM1 EQU CYREG_PRT2_DM1
DI__DM2 EQU CYREG_PRT2_DM2
DI__DR EQU CYREG_PRT2_DR
DI__INP_DIS EQU CYREG_PRT2_INP_DIS
DI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DI__LCD_EN EQU CYREG_PRT2_LCD_EN
DI__MASK EQU 0x10
DI__PORT EQU 2
DI__PRT EQU CYREG_PRT2_PRT
DI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DI__PS EQU CYREG_PRT2_PS
DI__SHIFT EQU 4
DI__SLW EQU CYREG_PRT2_SLW

/* H1 */
H1__0__MASK EQU 0x04
H1__0__PC EQU CYREG_PRT4_PC2
H1__0__PORT EQU 4
H1__0__SHIFT EQU 2
H1__AG EQU CYREG_PRT4_AG
H1__AMUX EQU CYREG_PRT4_AMUX
H1__BIE EQU CYREG_PRT4_BIE
H1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
H1__BYP EQU CYREG_PRT4_BYP
H1__CTL EQU CYREG_PRT4_CTL
H1__DM0 EQU CYREG_PRT4_DM0
H1__DM1 EQU CYREG_PRT4_DM1
H1__DM2 EQU CYREG_PRT4_DM2
H1__DR EQU CYREG_PRT4_DR
H1__INP_DIS EQU CYREG_PRT4_INP_DIS
H1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
H1__LCD_EN EQU CYREG_PRT4_LCD_EN
H1__MASK EQU 0x04
H1__PORT EQU 4
H1__PRT EQU CYREG_PRT4_PRT
H1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
H1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
H1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
H1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
H1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
H1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
H1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
H1__PS EQU CYREG_PRT4_PS
H1__SHIFT EQU 2
H1__SLW EQU CYREG_PRT4_SLW

/* H2 */
H2__0__MASK EQU 0x80
H2__0__PC EQU CYREG_PRT0_PC7
H2__0__PORT EQU 0
H2__0__SHIFT EQU 7
H2__AG EQU CYREG_PRT0_AG
H2__AMUX EQU CYREG_PRT0_AMUX
H2__BIE EQU CYREG_PRT0_BIE
H2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
H2__BYP EQU CYREG_PRT0_BYP
H2__CTL EQU CYREG_PRT0_CTL
H2__DM0 EQU CYREG_PRT0_DM0
H2__DM1 EQU CYREG_PRT0_DM1
H2__DM2 EQU CYREG_PRT0_DM2
H2__DR EQU CYREG_PRT0_DR
H2__INP_DIS EQU CYREG_PRT0_INP_DIS
H2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
H2__LCD_EN EQU CYREG_PRT0_LCD_EN
H2__MASK EQU 0x80
H2__PORT EQU 0
H2__PRT EQU CYREG_PRT0_PRT
H2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
H2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
H2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
H2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
H2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
H2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
H2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
H2__PS EQU CYREG_PRT0_PS
H2__SHIFT EQU 7
H2__SLW EQU CYREG_PRT0_SLW

/* H3 */
H3__0__MASK EQU 0x40
H3__0__PC EQU CYREG_PRT0_PC6
H3__0__PORT EQU 0
H3__0__SHIFT EQU 6
H3__AG EQU CYREG_PRT0_AG
H3__AMUX EQU CYREG_PRT0_AMUX
H3__BIE EQU CYREG_PRT0_BIE
H3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
H3__BYP EQU CYREG_PRT0_BYP
H3__CTL EQU CYREG_PRT0_CTL
H3__DM0 EQU CYREG_PRT0_DM0
H3__DM1 EQU CYREG_PRT0_DM1
H3__DM2 EQU CYREG_PRT0_DM2
H3__DR EQU CYREG_PRT0_DR
H3__INP_DIS EQU CYREG_PRT0_INP_DIS
H3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
H3__LCD_EN EQU CYREG_PRT0_LCD_EN
H3__MASK EQU 0x40
H3__PORT EQU 0
H3__PRT EQU CYREG_PRT0_PRT
H3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
H3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
H3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
H3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
H3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
H3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
H3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
H3__PS EQU CYREG_PRT0_PS
H3__SHIFT EQU 6
H3__SLW EQU CYREG_PRT0_SLW

/* RO */
RO__0__MASK EQU 0x80
RO__0__PC EQU CYREG_PRT2_PC7
RO__0__PORT EQU 2
RO__0__SHIFT EQU 7
RO__AG EQU CYREG_PRT2_AG
RO__AMUX EQU CYREG_PRT2_AMUX
RO__BIE EQU CYREG_PRT2_BIE
RO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RO__BYP EQU CYREG_PRT2_BYP
RO__CTL EQU CYREG_PRT2_CTL
RO__DM0 EQU CYREG_PRT2_DM0
RO__DM1 EQU CYREG_PRT2_DM1
RO__DM2 EQU CYREG_PRT2_DM2
RO__DR EQU CYREG_PRT2_DR
RO__INP_DIS EQU CYREG_PRT2_INP_DIS
RO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RO__LCD_EN EQU CYREG_PRT2_LCD_EN
RO__MASK EQU 0x80
RO__PORT EQU 2
RO__PRT EQU CYREG_PRT2_PRT
RO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RO__PS EQU CYREG_PRT2_PS
RO__SHIFT EQU 7
RO__SLW EQU CYREG_PRT2_SLW

/* CS1 */
CS1__0__MASK EQU 0x08
CS1__0__PC EQU CYREG_PRT3_PC3
CS1__0__PORT EQU 3
CS1__0__SHIFT EQU 3
CS1__AG EQU CYREG_PRT3_AG
CS1__AMUX EQU CYREG_PRT3_AMUX
CS1__BIE EQU CYREG_PRT3_BIE
CS1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS1__BYP EQU CYREG_PRT3_BYP
CS1__CTL EQU CYREG_PRT3_CTL
CS1__DM0 EQU CYREG_PRT3_DM0
CS1__DM1 EQU CYREG_PRT3_DM1
CS1__DM2 EQU CYREG_PRT3_DM2
CS1__DR EQU CYREG_PRT3_DR
CS1__INP_DIS EQU CYREG_PRT3_INP_DIS
CS1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS1__LCD_EN EQU CYREG_PRT3_LCD_EN
CS1__MASK EQU 0x08
CS1__PORT EQU 3
CS1__PRT EQU CYREG_PRT3_PRT
CS1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS1__PS EQU CYREG_PRT3_PS
CS1__SHIFT EQU 3
CS1__SLW EQU CYREG_PRT3_SLW

/* CS2 */
CS2__0__MASK EQU 0x01
CS2__0__PC EQU CYREG_PRT3_PC0
CS2__0__PORT EQU 3
CS2__0__SHIFT EQU 0
CS2__AG EQU CYREG_PRT3_AG
CS2__AMUX EQU CYREG_PRT3_AMUX
CS2__BIE EQU CYREG_PRT3_BIE
CS2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS2__BYP EQU CYREG_PRT3_BYP
CS2__CTL EQU CYREG_PRT3_CTL
CS2__DM0 EQU CYREG_PRT3_DM0
CS2__DM1 EQU CYREG_PRT3_DM1
CS2__DM2 EQU CYREG_PRT3_DM2
CS2__DR EQU CYREG_PRT3_DR
CS2__INP_DIS EQU CYREG_PRT3_INP_DIS
CS2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS2__LCD_EN EQU CYREG_PRT3_LCD_EN
CS2__MASK EQU 0x01
CS2__PORT EQU 3
CS2__PRT EQU CYREG_PRT3_PRT
CS2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS2__PS EQU CYREG_PRT3_PS
CS2__SHIFT EQU 0
CS2__SLW EQU CYREG_PRT3_SLW

/* CS3 */
CS3__0__MASK EQU 0x04
CS3__0__PC EQU CYREG_PRT3_PC2
CS3__0__PORT EQU 3
CS3__0__SHIFT EQU 2
CS3__AG EQU CYREG_PRT3_AG
CS3__AMUX EQU CYREG_PRT3_AMUX
CS3__BIE EQU CYREG_PRT3_BIE
CS3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS3__BYP EQU CYREG_PRT3_BYP
CS3__CTL EQU CYREG_PRT3_CTL
CS3__DM0 EQU CYREG_PRT3_DM0
CS3__DM1 EQU CYREG_PRT3_DM1
CS3__DM2 EQU CYREG_PRT3_DM2
CS3__DR EQU CYREG_PRT3_DR
CS3__INP_DIS EQU CYREG_PRT3_INP_DIS
CS3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS3__LCD_EN EQU CYREG_PRT3_LCD_EN
CS3__MASK EQU 0x04
CS3__PORT EQU 3
CS3__PRT EQU CYREG_PRT3_PRT
CS3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS3__PS EQU CYREG_PRT3_PS
CS3__SHIFT EQU 2
CS3__SLW EQU CYREG_PRT3_SLW

/* REF */
REF__0__MASK EQU 0x20
REF__0__PC EQU CYREG_PRT3_PC5
REF__0__PORT EQU 3
REF__0__SHIFT EQU 5
REF__AG EQU CYREG_PRT3_AG
REF__AMUX EQU CYREG_PRT3_AMUX
REF__BIE EQU CYREG_PRT3_BIE
REF__BIT_MASK EQU CYREG_PRT3_BIT_MASK
REF__BYP EQU CYREG_PRT3_BYP
REF__CTL EQU CYREG_PRT3_CTL
REF__DM0 EQU CYREG_PRT3_DM0
REF__DM1 EQU CYREG_PRT3_DM1
REF__DM2 EQU CYREG_PRT3_DM2
REF__DR EQU CYREG_PRT3_DR
REF__INP_DIS EQU CYREG_PRT3_INP_DIS
REF__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
REF__LCD_EN EQU CYREG_PRT3_LCD_EN
REF__MASK EQU 0x20
REF__PORT EQU 3
REF__PRT EQU CYREG_PRT3_PRT
REF__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
REF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
REF__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
REF__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
REF__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
REF__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
REF__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
REF__PS EQU CYREG_PRT3_PS
REF__SHIFT EQU 5
REF__SLW EQU CYREG_PRT3_SLW

/* EXP0 */
EXP0__0__MASK EQU 0x04
EXP0__0__PC EQU CYREG_PRT2_PC2
EXP0__0__PORT EQU 2
EXP0__0__SHIFT EQU 2
EXP0__AG EQU CYREG_PRT2_AG
EXP0__AMUX EQU CYREG_PRT2_AMUX
EXP0__BIE EQU CYREG_PRT2_BIE
EXP0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EXP0__BYP EQU CYREG_PRT2_BYP
EXP0__CTL EQU CYREG_PRT2_CTL
EXP0__DM0 EQU CYREG_PRT2_DM0
EXP0__DM1 EQU CYREG_PRT2_DM1
EXP0__DM2 EQU CYREG_PRT2_DM2
EXP0__DR EQU CYREG_PRT2_DR
EXP0__INP_DIS EQU CYREG_PRT2_INP_DIS
EXP0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EXP0__LCD_EN EQU CYREG_PRT2_LCD_EN
EXP0__MASK EQU 0x04
EXP0__PORT EQU 2
EXP0__PRT EQU CYREG_PRT2_PRT
EXP0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EXP0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EXP0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EXP0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EXP0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EXP0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EXP0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EXP0__PS EQU CYREG_PRT2_PS
EXP0__SHIFT EQU 2
EXP0__SLW EQU CYREG_PRT2_SLW

/* EXP1 */
EXP1__0__MASK EQU 0x02
EXP1__0__PC EQU CYREG_PRT2_PC1
EXP1__0__PORT EQU 2
EXP1__0__SHIFT EQU 1
EXP1__AG EQU CYREG_PRT2_AG
EXP1__AMUX EQU CYREG_PRT2_AMUX
EXP1__BIE EQU CYREG_PRT2_BIE
EXP1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EXP1__BYP EQU CYREG_PRT2_BYP
EXP1__CTL EQU CYREG_PRT2_CTL
EXP1__DM0 EQU CYREG_PRT2_DM0
EXP1__DM1 EQU CYREG_PRT2_DM1
EXP1__DM2 EQU CYREG_PRT2_DM2
EXP1__DR EQU CYREG_PRT2_DR
EXP1__INP_DIS EQU CYREG_PRT2_INP_DIS
EXP1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EXP1__LCD_EN EQU CYREG_PRT2_LCD_EN
EXP1__MASK EQU 0x02
EXP1__PORT EQU 2
EXP1__PRT EQU CYREG_PRT2_PRT
EXP1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EXP1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EXP1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EXP1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EXP1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EXP1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EXP1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EXP1__PS EQU CYREG_PRT2_PS
EXP1__SHIFT EQU 1
EXP1__SLW EQU CYREG_PRT2_SLW

/* EXP2 */
EXP2__0__MASK EQU 0x01
EXP2__0__PC EQU CYREG_PRT2_PC0
EXP2__0__PORT EQU 2
EXP2__0__SHIFT EQU 0
EXP2__AG EQU CYREG_PRT2_AG
EXP2__AMUX EQU CYREG_PRT2_AMUX
EXP2__BIE EQU CYREG_PRT2_BIE
EXP2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EXP2__BYP EQU CYREG_PRT2_BYP
EXP2__CTL EQU CYREG_PRT2_CTL
EXP2__DM0 EQU CYREG_PRT2_DM0
EXP2__DM1 EQU CYREG_PRT2_DM1
EXP2__DM2 EQU CYREG_PRT2_DM2
EXP2__DR EQU CYREG_PRT2_DR
EXP2__INP_DIS EQU CYREG_PRT2_INP_DIS
EXP2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EXP2__LCD_EN EQU CYREG_PRT2_LCD_EN
EXP2__MASK EQU 0x01
EXP2__PORT EQU 2
EXP2__PRT EQU CYREG_PRT2_PRT
EXP2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EXP2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EXP2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EXP2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EXP2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EXP2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EXP2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EXP2__PS EQU CYREG_PRT2_PS
EXP2__SHIFT EQU 0
EXP2__SLW EQU CYREG_PRT2_SLW

/* EXP3 */
EXP3__0__MASK EQU 0x20
EXP3__0__PC EQU CYREG_IO_PC_PRT15_PC5
EXP3__0__PORT EQU 15
EXP3__0__SHIFT EQU 5
EXP3__AG EQU CYREG_PRT15_AG
EXP3__AMUX EQU CYREG_PRT15_AMUX
EXP3__BIE EQU CYREG_PRT15_BIE
EXP3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EXP3__BYP EQU CYREG_PRT15_BYP
EXP3__CTL EQU CYREG_PRT15_CTL
EXP3__DM0 EQU CYREG_PRT15_DM0
EXP3__DM1 EQU CYREG_PRT15_DM1
EXP3__DM2 EQU CYREG_PRT15_DM2
EXP3__DR EQU CYREG_PRT15_DR
EXP3__INP_DIS EQU CYREG_PRT15_INP_DIS
EXP3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EXP3__LCD_EN EQU CYREG_PRT15_LCD_EN
EXP3__MASK EQU 0x20
EXP3__PORT EQU 15
EXP3__PRT EQU CYREG_PRT15_PRT
EXP3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EXP3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EXP3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EXP3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EXP3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EXP3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EXP3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EXP3__PS EQU CYREG_PRT15_PS
EXP3__SHIFT EQU 5
EXP3__SLW EQU CYREG_PRT15_SLW

/* EXP4 */
EXP4__0__MASK EQU 0x10
EXP4__0__PC EQU CYREG_IO_PC_PRT15_PC4
EXP4__0__PORT EQU 15
EXP4__0__SHIFT EQU 4
EXP4__AG EQU CYREG_PRT15_AG
EXP4__AMUX EQU CYREG_PRT15_AMUX
EXP4__BIE EQU CYREG_PRT15_BIE
EXP4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EXP4__BYP EQU CYREG_PRT15_BYP
EXP4__CTL EQU CYREG_PRT15_CTL
EXP4__DM0 EQU CYREG_PRT15_DM0
EXP4__DM1 EQU CYREG_PRT15_DM1
EXP4__DM2 EQU CYREG_PRT15_DM2
EXP4__DR EQU CYREG_PRT15_DR
EXP4__INP_DIS EQU CYREG_PRT15_INP_DIS
EXP4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EXP4__LCD_EN EQU CYREG_PRT15_LCD_EN
EXP4__MASK EQU 0x10
EXP4__PORT EQU 15
EXP4__PRT EQU CYREG_PRT15_PRT
EXP4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EXP4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EXP4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EXP4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EXP4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EXP4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EXP4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EXP4__PS EQU CYREG_PRT15_PS
EXP4__SHIFT EQU 4
EXP4__SLW EQU CYREG_PRT15_SLW

/* EXP5 */
EXP5__0__MASK EQU 0x08
EXP5__0__PC EQU CYREG_PRT6_PC3
EXP5__0__PORT EQU 6
EXP5__0__SHIFT EQU 3
EXP5__AG EQU CYREG_PRT6_AG
EXP5__AMUX EQU CYREG_PRT6_AMUX
EXP5__BIE EQU CYREG_PRT6_BIE
EXP5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EXP5__BYP EQU CYREG_PRT6_BYP
EXP5__CTL EQU CYREG_PRT6_CTL
EXP5__DM0 EQU CYREG_PRT6_DM0
EXP5__DM1 EQU CYREG_PRT6_DM1
EXP5__DM2 EQU CYREG_PRT6_DM2
EXP5__DR EQU CYREG_PRT6_DR
EXP5__INP_DIS EQU CYREG_PRT6_INP_DIS
EXP5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EXP5__LCD_EN EQU CYREG_PRT6_LCD_EN
EXP5__MASK EQU 0x08
EXP5__PORT EQU 6
EXP5__PRT EQU CYREG_PRT6_PRT
EXP5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EXP5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EXP5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EXP5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EXP5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EXP5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EXP5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EXP5__PS EQU CYREG_PRT6_PS
EXP5__SHIFT EQU 3
EXP5__SLW EQU CYREG_PRT6_SLW

/* LED0 */
LED0__0__MASK EQU 0x80
LED0__0__PC EQU CYREG_PRT6_PC7
LED0__0__PORT EQU 6
LED0__0__SHIFT EQU 7
LED0__AG EQU CYREG_PRT6_AG
LED0__AMUX EQU CYREG_PRT6_AMUX
LED0__BIE EQU CYREG_PRT6_BIE
LED0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED0__BYP EQU CYREG_PRT6_BYP
LED0__CTL EQU CYREG_PRT6_CTL
LED0__DM0 EQU CYREG_PRT6_DM0
LED0__DM1 EQU CYREG_PRT6_DM1
LED0__DM2 EQU CYREG_PRT6_DM2
LED0__DR EQU CYREG_PRT6_DR
LED0__INP_DIS EQU CYREG_PRT6_INP_DIS
LED0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED0__LCD_EN EQU CYREG_PRT6_LCD_EN
LED0__MASK EQU 0x80
LED0__PORT EQU 6
LED0__PRT EQU CYREG_PRT6_PRT
LED0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED0__PS EQU CYREG_PRT6_PS
LED0__SHIFT EQU 7
LED0__SLW EQU CYREG_PRT6_SLW

/* LED1 */
LED1__0__MASK EQU 0x01
LED1__0__PC EQU CYREG_PRT5_PC0
LED1__0__PORT EQU 5
LED1__0__SHIFT EQU 0
LED1__AG EQU CYREG_PRT5_AG
LED1__AMUX EQU CYREG_PRT5_AMUX
LED1__BIE EQU CYREG_PRT5_BIE
LED1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED1__BYP EQU CYREG_PRT5_BYP
LED1__CTL EQU CYREG_PRT5_CTL
LED1__DM0 EQU CYREG_PRT5_DM0
LED1__DM1 EQU CYREG_PRT5_DM1
LED1__DM2 EQU CYREG_PRT5_DM2
LED1__DR EQU CYREG_PRT5_DR
LED1__INP_DIS EQU CYREG_PRT5_INP_DIS
LED1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT5_LCD_EN
LED1__MASK EQU 0x01
LED1__PORT EQU 5
LED1__PRT EQU CYREG_PRT5_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED1__PS EQU CYREG_PRT5_PS
LED1__SHIFT EQU 0
LED1__SLW EQU CYREG_PRT5_SLW

/* LED2 */
LED2__0__MASK EQU 0x08
LED2__0__PC EQU CYREG_PRT5_PC3
LED2__0__PORT EQU 5
LED2__0__SHIFT EQU 3
LED2__AG EQU CYREG_PRT5_AG
LED2__AMUX EQU CYREG_PRT5_AMUX
LED2__BIE EQU CYREG_PRT5_BIE
LED2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED2__BYP EQU CYREG_PRT5_BYP
LED2__CTL EQU CYREG_PRT5_CTL
LED2__DM0 EQU CYREG_PRT5_DM0
LED2__DM1 EQU CYREG_PRT5_DM1
LED2__DM2 EQU CYREG_PRT5_DM2
LED2__DR EQU CYREG_PRT5_DR
LED2__INP_DIS EQU CYREG_PRT5_INP_DIS
LED2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT5_LCD_EN
LED2__MASK EQU 0x08
LED2__PORT EQU 5
LED2__PRT EQU CYREG_PRT5_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED2__PS EQU CYREG_PRT5_PS
LED2__SHIFT EQU 3
LED2__SLW EQU CYREG_PRT5_SLW

/* MUXO */
MUXO__0__MASK EQU 0x02
MUXO__0__PC EQU CYREG_PRT3_PC1
MUXO__0__PORT EQU 3
MUXO__0__SHIFT EQU 1
MUXO__AG EQU CYREG_PRT3_AG
MUXO__AMUX EQU CYREG_PRT3_AMUX
MUXO__BIE EQU CYREG_PRT3_BIE
MUXO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MUXO__BYP EQU CYREG_PRT3_BYP
MUXO__CTL EQU CYREG_PRT3_CTL
MUXO__DM0 EQU CYREG_PRT3_DM0
MUXO__DM1 EQU CYREG_PRT3_DM1
MUXO__DM2 EQU CYREG_PRT3_DM2
MUXO__DR EQU CYREG_PRT3_DR
MUXO__INP_DIS EQU CYREG_PRT3_INP_DIS
MUXO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MUXO__LCD_EN EQU CYREG_PRT3_LCD_EN
MUXO__MASK EQU 0x02
MUXO__PORT EQU 3
MUXO__PRT EQU CYREG_PRT3_PRT
MUXO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MUXO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MUXO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MUXO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MUXO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MUXO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MUXO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MUXO__PS EQU CYREG_PRT3_PS
MUXO__SHIFT EQU 1
MUXO__SLW EQU CYREG_PRT3_SLW

/* Q1_A */
Q1_A__0__MASK EQU 0x08
Q1_A__0__PC EQU CYREG_PRT4_PC3
Q1_A__0__PORT EQU 4
Q1_A__0__SHIFT EQU 3
Q1_A__AG EQU CYREG_PRT4_AG
Q1_A__AMUX EQU CYREG_PRT4_AMUX
Q1_A__BIE EQU CYREG_PRT4_BIE
Q1_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Q1_A__BYP EQU CYREG_PRT4_BYP
Q1_A__CTL EQU CYREG_PRT4_CTL
Q1_A__DM0 EQU CYREG_PRT4_DM0
Q1_A__DM1 EQU CYREG_PRT4_DM1
Q1_A__DM2 EQU CYREG_PRT4_DM2
Q1_A__DR EQU CYREG_PRT4_DR
Q1_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Q1_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Q1_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Q1_A__MASK EQU 0x08
Q1_A__PORT EQU 4
Q1_A__PRT EQU CYREG_PRT4_PRT
Q1_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Q1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Q1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Q1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Q1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Q1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Q1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Q1_A__PS EQU CYREG_PRT4_PS
Q1_A__SHIFT EQU 3
Q1_A__SLW EQU CYREG_PRT4_SLW

/* Q1_B */
Q1_B__0__MASK EQU 0x10
Q1_B__0__PC EQU CYREG_PRT4_PC4
Q1_B__0__PORT EQU 4
Q1_B__0__SHIFT EQU 4
Q1_B__AG EQU CYREG_PRT4_AG
Q1_B__AMUX EQU CYREG_PRT4_AMUX
Q1_B__BIE EQU CYREG_PRT4_BIE
Q1_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Q1_B__BYP EQU CYREG_PRT4_BYP
Q1_B__CTL EQU CYREG_PRT4_CTL
Q1_B__DM0 EQU CYREG_PRT4_DM0
Q1_B__DM1 EQU CYREG_PRT4_DM1
Q1_B__DM2 EQU CYREG_PRT4_DM2
Q1_B__DR EQU CYREG_PRT4_DR
Q1_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Q1_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Q1_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Q1_B__MASK EQU 0x10
Q1_B__PORT EQU 4
Q1_B__PRT EQU CYREG_PRT4_PRT
Q1_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Q1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Q1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Q1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Q1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Q1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Q1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Q1_B__PS EQU CYREG_PRT4_PS
Q1_B__SHIFT EQU 4
Q1_B__SLW EQU CYREG_PRT4_SLW

/* Q1_I */
Q1_I__0__MASK EQU 0x20
Q1_I__0__PC EQU CYREG_PRT4_PC5
Q1_I__0__PORT EQU 4
Q1_I__0__SHIFT EQU 5
Q1_I__AG EQU CYREG_PRT4_AG
Q1_I__AMUX EQU CYREG_PRT4_AMUX
Q1_I__BIE EQU CYREG_PRT4_BIE
Q1_I__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Q1_I__BYP EQU CYREG_PRT4_BYP
Q1_I__CTL EQU CYREG_PRT4_CTL
Q1_I__DM0 EQU CYREG_PRT4_DM0
Q1_I__DM1 EQU CYREG_PRT4_DM1
Q1_I__DM2 EQU CYREG_PRT4_DM2
Q1_I__DR EQU CYREG_PRT4_DR
Q1_I__INP_DIS EQU CYREG_PRT4_INP_DIS
Q1_I__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Q1_I__LCD_EN EQU CYREG_PRT4_LCD_EN
Q1_I__MASK EQU 0x20
Q1_I__PORT EQU 4
Q1_I__PRT EQU CYREG_PRT4_PRT
Q1_I__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Q1_I__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Q1_I__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Q1_I__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Q1_I__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Q1_I__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Q1_I__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Q1_I__PS EQU CYREG_PRT4_PS
Q1_I__SHIFT EQU 5
Q1_I__SLW EQU CYREG_PRT4_SLW

/* Q2_A */
Q2_A__0__MASK EQU 0x01
Q2_A__0__PC EQU CYREG_PRT6_PC0
Q2_A__0__PORT EQU 6
Q2_A__0__SHIFT EQU 0
Q2_A__AG EQU CYREG_PRT6_AG
Q2_A__AMUX EQU CYREG_PRT6_AMUX
Q2_A__BIE EQU CYREG_PRT6_BIE
Q2_A__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Q2_A__BYP EQU CYREG_PRT6_BYP
Q2_A__CTL EQU CYREG_PRT6_CTL
Q2_A__DM0 EQU CYREG_PRT6_DM0
Q2_A__DM1 EQU CYREG_PRT6_DM1
Q2_A__DM2 EQU CYREG_PRT6_DM2
Q2_A__DR EQU CYREG_PRT6_DR
Q2_A__INP_DIS EQU CYREG_PRT6_INP_DIS
Q2_A__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Q2_A__LCD_EN EQU CYREG_PRT6_LCD_EN
Q2_A__MASK EQU 0x01
Q2_A__PORT EQU 6
Q2_A__PRT EQU CYREG_PRT6_PRT
Q2_A__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Q2_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Q2_A__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Q2_A__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Q2_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Q2_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Q2_A__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Q2_A__PS EQU CYREG_PRT6_PS
Q2_A__SHIFT EQU 0
Q2_A__SLW EQU CYREG_PRT6_SLW

/* Q2_B */
Q2_B__0__MASK EQU 0x02
Q2_B__0__PC EQU CYREG_PRT6_PC1
Q2_B__0__PORT EQU 6
Q2_B__0__SHIFT EQU 1
Q2_B__AG EQU CYREG_PRT6_AG
Q2_B__AMUX EQU CYREG_PRT6_AMUX
Q2_B__BIE EQU CYREG_PRT6_BIE
Q2_B__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Q2_B__BYP EQU CYREG_PRT6_BYP
Q2_B__CTL EQU CYREG_PRT6_CTL
Q2_B__DM0 EQU CYREG_PRT6_DM0
Q2_B__DM1 EQU CYREG_PRT6_DM1
Q2_B__DM2 EQU CYREG_PRT6_DM2
Q2_B__DR EQU CYREG_PRT6_DR
Q2_B__INP_DIS EQU CYREG_PRT6_INP_DIS
Q2_B__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Q2_B__LCD_EN EQU CYREG_PRT6_LCD_EN
Q2_B__MASK EQU 0x02
Q2_B__PORT EQU 6
Q2_B__PRT EQU CYREG_PRT6_PRT
Q2_B__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Q2_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Q2_B__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Q2_B__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Q2_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Q2_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Q2_B__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Q2_B__PS EQU CYREG_PRT6_PS
Q2_B__SHIFT EQU 1
Q2_B__SLW EQU CYREG_PRT6_SLW

/* Q2_I */
Q2_I__0__MASK EQU 0x04
Q2_I__0__PC EQU CYREG_PRT6_PC2
Q2_I__0__PORT EQU 6
Q2_I__0__SHIFT EQU 2
Q2_I__AG EQU CYREG_PRT6_AG
Q2_I__AMUX EQU CYREG_PRT6_AMUX
Q2_I__BIE EQU CYREG_PRT6_BIE
Q2_I__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Q2_I__BYP EQU CYREG_PRT6_BYP
Q2_I__CTL EQU CYREG_PRT6_CTL
Q2_I__DM0 EQU CYREG_PRT6_DM0
Q2_I__DM1 EQU CYREG_PRT6_DM1
Q2_I__DM2 EQU CYREG_PRT6_DM2
Q2_I__DR EQU CYREG_PRT6_DR
Q2_I__INP_DIS EQU CYREG_PRT6_INP_DIS
Q2_I__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Q2_I__LCD_EN EQU CYREG_PRT6_LCD_EN
Q2_I__MASK EQU 0x04
Q2_I__PORT EQU 6
Q2_I__PRT EQU CYREG_PRT6_PRT
Q2_I__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Q2_I__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Q2_I__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Q2_I__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Q2_I__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Q2_I__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Q2_I__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Q2_I__PS EQU CYREG_PRT6_PS
Q2_I__SHIFT EQU 2
Q2_I__SLW EQU CYREG_PRT6_SLW

/* I2C_1_bI2C_UDB */
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB04_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB04_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB04_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB04_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB04_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB04_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
I2C_1_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
I2C_1_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* I2C_1_I2C_IRQ */
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x04
I2C_1_I2C_IRQ__INTC_NUMBER EQU 2
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_1_IntClock */
I2C_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
I2C_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
I2C_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
I2C_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_1_IntClock__INDEX EQU 0x02
I2C_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_1_IntClock__PM_ACT_MSK EQU 0x04
I2C_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_1_IntClock__PM_STBY_MSK EQU 0x04

/* I2C_2_I2C_FF */
I2C_2_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_2_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_2_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_2_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_2_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_2_I2C_FF__D EQU CYREG_I2C_D
I2C_2_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_2_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_2_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_2_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_2_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_2_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_2_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_2_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_2_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_2_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_2_I2C_IRQ */
I2C_2_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_2_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_2_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_2_I2C_IRQ__INTC_NUMBER EQU 15
I2C_2_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_2_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_2_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_2_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PGA_1_SC */
PGA_1_SC__BST EQU CYREG_SC0_BST
PGA_1_SC__CLK EQU CYREG_SC0_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x01
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x01
PGA_1_SC__CR0 EQU CYREG_SC0_CR0
PGA_1_SC__CR1 EQU CYREG_SC0_CR1
PGA_1_SC__CR2 EQU CYREG_SC0_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x01
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x01
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x01
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x01
PGA_1_SC__SW0 EQU CYREG_SC0_SW0
PGA_1_SC__SW10 EQU CYREG_SC0_SW10
PGA_1_SC__SW2 EQU CYREG_SC0_SW2
PGA_1_SC__SW3 EQU CYREG_SC0_SW3
PGA_1_SC__SW4 EQU CYREG_SC0_SW4
PGA_1_SC__SW6 EQU CYREG_SC0_SW6
PGA_1_SC__SW7 EQU CYREG_SC0_SW7
PGA_1_SC__SW8 EQU CYREG_SC0_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x01

/* PWMH1 */
PWMH1__0__MASK EQU 0x08
PWMH1__0__PC EQU CYREG_IO_PC_PRT15_PC3
PWMH1__0__PORT EQU 15
PWMH1__0__SHIFT EQU 3
PWMH1__AG EQU CYREG_PRT15_AG
PWMH1__AMUX EQU CYREG_PRT15_AMUX
PWMH1__BIE EQU CYREG_PRT15_BIE
PWMH1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PWMH1__BYP EQU CYREG_PRT15_BYP
PWMH1__CTL EQU CYREG_PRT15_CTL
PWMH1__DM0 EQU CYREG_PRT15_DM0
PWMH1__DM1 EQU CYREG_PRT15_DM1
PWMH1__DM2 EQU CYREG_PRT15_DM2
PWMH1__DR EQU CYREG_PRT15_DR
PWMH1__INP_DIS EQU CYREG_PRT15_INP_DIS
PWMH1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PWMH1__LCD_EN EQU CYREG_PRT15_LCD_EN
PWMH1__MASK EQU 0x08
PWMH1__PORT EQU 15
PWMH1__PRT EQU CYREG_PRT15_PRT
PWMH1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PWMH1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PWMH1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PWMH1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PWMH1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PWMH1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PWMH1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PWMH1__PS EQU CYREG_PRT15_PS
PWMH1__SHIFT EQU 3
PWMH1__SLW EQU CYREG_PRT15_SLW

/* PWMH2 */
PWMH2__0__MASK EQU 0x20
PWMH2__0__PC EQU CYREG_PRT5_PC5
PWMH2__0__PORT EQU 5
PWMH2__0__SHIFT EQU 5
PWMH2__AG EQU CYREG_PRT5_AG
PWMH2__AMUX EQU CYREG_PRT5_AMUX
PWMH2__BIE EQU CYREG_PRT5_BIE
PWMH2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PWMH2__BYP EQU CYREG_PRT5_BYP
PWMH2__CTL EQU CYREG_PRT5_CTL
PWMH2__DM0 EQU CYREG_PRT5_DM0
PWMH2__DM1 EQU CYREG_PRT5_DM1
PWMH2__DM2 EQU CYREG_PRT5_DM2
PWMH2__DR EQU CYREG_PRT5_DR
PWMH2__INP_DIS EQU CYREG_PRT5_INP_DIS
PWMH2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PWMH2__LCD_EN EQU CYREG_PRT5_LCD_EN
PWMH2__MASK EQU 0x20
PWMH2__PORT EQU 5
PWMH2__PRT EQU CYREG_PRT5_PRT
PWMH2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PWMH2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PWMH2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PWMH2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PWMH2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PWMH2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PWMH2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PWMH2__PS EQU CYREG_PRT5_PS
PWMH2__SHIFT EQU 5
PWMH2__SLW EQU CYREG_PRT5_SLW

/* PWMH3 */
PWMH3__0__MASK EQU 0x80
PWMH3__0__PC EQU CYREG_PRT1_PC7
PWMH3__0__PORT EQU 1
PWMH3__0__SHIFT EQU 7
PWMH3__AG EQU CYREG_PRT1_AG
PWMH3__AMUX EQU CYREG_PRT1_AMUX
PWMH3__BIE EQU CYREG_PRT1_BIE
PWMH3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWMH3__BYP EQU CYREG_PRT1_BYP
PWMH3__CTL EQU CYREG_PRT1_CTL
PWMH3__DM0 EQU CYREG_PRT1_DM0
PWMH3__DM1 EQU CYREG_PRT1_DM1
PWMH3__DM2 EQU CYREG_PRT1_DM2
PWMH3__DR EQU CYREG_PRT1_DR
PWMH3__INP_DIS EQU CYREG_PRT1_INP_DIS
PWMH3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWMH3__LCD_EN EQU CYREG_PRT1_LCD_EN
PWMH3__MASK EQU 0x80
PWMH3__PORT EQU 1
PWMH3__PRT EQU CYREG_PRT1_PRT
PWMH3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWMH3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWMH3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWMH3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWMH3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWMH3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWMH3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWMH3__PS EQU CYREG_PRT1_PS
PWMH3__SHIFT EQU 7
PWMH3__SLW EQU CYREG_PRT1_SLW

/* PWML1 */
PWML1__0__MASK EQU 0x04
PWML1__0__PC EQU CYREG_IO_PC_PRT15_PC2
PWML1__0__PORT EQU 15
PWML1__0__SHIFT EQU 2
PWML1__AG EQU CYREG_PRT15_AG
PWML1__AMUX EQU CYREG_PRT15_AMUX
PWML1__BIE EQU CYREG_PRT15_BIE
PWML1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PWML1__BYP EQU CYREG_PRT15_BYP
PWML1__CTL EQU CYREG_PRT15_CTL
PWML1__DM0 EQU CYREG_PRT15_DM0
PWML1__DM1 EQU CYREG_PRT15_DM1
PWML1__DM2 EQU CYREG_PRT15_DM2
PWML1__DR EQU CYREG_PRT15_DR
PWML1__INP_DIS EQU CYREG_PRT15_INP_DIS
PWML1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PWML1__LCD_EN EQU CYREG_PRT15_LCD_EN
PWML1__MASK EQU 0x04
PWML1__PORT EQU 15
PWML1__PRT EQU CYREG_PRT15_PRT
PWML1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PWML1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PWML1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PWML1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PWML1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PWML1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PWML1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PWML1__PS EQU CYREG_PRT15_PS
PWML1__SHIFT EQU 2
PWML1__SLW EQU CYREG_PRT15_SLW

/* PWML2 */
PWML2__0__MASK EQU 0x10
PWML2__0__PC EQU CYREG_PRT5_PC4
PWML2__0__PORT EQU 5
PWML2__0__SHIFT EQU 4
PWML2__AG EQU CYREG_PRT5_AG
PWML2__AMUX EQU CYREG_PRT5_AMUX
PWML2__BIE EQU CYREG_PRT5_BIE
PWML2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PWML2__BYP EQU CYREG_PRT5_BYP
PWML2__CTL EQU CYREG_PRT5_CTL
PWML2__DM0 EQU CYREG_PRT5_DM0
PWML2__DM1 EQU CYREG_PRT5_DM1
PWML2__DM2 EQU CYREG_PRT5_DM2
PWML2__DR EQU CYREG_PRT5_DR
PWML2__INP_DIS EQU CYREG_PRT5_INP_DIS
PWML2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PWML2__LCD_EN EQU CYREG_PRT5_LCD_EN
PWML2__MASK EQU 0x10
PWML2__PORT EQU 5
PWML2__PRT EQU CYREG_PRT5_PRT
PWML2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PWML2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PWML2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PWML2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PWML2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PWML2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PWML2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PWML2__PS EQU CYREG_PRT5_PS
PWML2__SHIFT EQU 4
PWML2__SLW EQU CYREG_PRT5_SLW

/* PWML3 */
PWML3__0__MASK EQU 0x40
PWML3__0__PC EQU CYREG_PRT1_PC6
PWML3__0__PORT EQU 1
PWML3__0__SHIFT EQU 6
PWML3__AG EQU CYREG_PRT1_AG
PWML3__AMUX EQU CYREG_PRT1_AMUX
PWML3__BIE EQU CYREG_PRT1_BIE
PWML3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWML3__BYP EQU CYREG_PRT1_BYP
PWML3__CTL EQU CYREG_PRT1_CTL
PWML3__DM0 EQU CYREG_PRT1_DM0
PWML3__DM1 EQU CYREG_PRT1_DM1
PWML3__DM2 EQU CYREG_PRT1_DM2
PWML3__DR EQU CYREG_PRT1_DR
PWML3__INP_DIS EQU CYREG_PRT1_INP_DIS
PWML3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWML3__LCD_EN EQU CYREG_PRT1_LCD_EN
PWML3__MASK EQU 0x40
PWML3__PORT EQU 1
PWML3__PRT EQU CYREG_PRT1_PRT
PWML3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWML3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWML3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWML3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWML3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWML3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWML3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWML3__PS EQU CYREG_PRT1_PS
PWML3__SHIFT EQU 6
PWML3__SLW EQU CYREG_PRT1_SLW

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* SCL_1 */
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* AOP_IN */
AOP_IN__0__MASK EQU 0x10
AOP_IN__0__PC EQU CYREG_PRT3_PC4
AOP_IN__0__PORT EQU 3
AOP_IN__0__SHIFT EQU 4
AOP_IN__AG EQU CYREG_PRT3_AG
AOP_IN__AMUX EQU CYREG_PRT3_AMUX
AOP_IN__BIE EQU CYREG_PRT3_BIE
AOP_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AOP_IN__BYP EQU CYREG_PRT3_BYP
AOP_IN__CTL EQU CYREG_PRT3_CTL
AOP_IN__DM0 EQU CYREG_PRT3_DM0
AOP_IN__DM1 EQU CYREG_PRT3_DM1
AOP_IN__DM2 EQU CYREG_PRT3_DM2
AOP_IN__DR EQU CYREG_PRT3_DR
AOP_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
AOP_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AOP_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
AOP_IN__MASK EQU 0x10
AOP_IN__PORT EQU 3
AOP_IN__PRT EQU CYREG_PRT3_PRT
AOP_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AOP_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AOP_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AOP_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AOP_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AOP_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AOP_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AOP_IN__PS EQU CYREG_PRT3_PS
AOP_IN__SHIFT EQU 4
AOP_IN__SLW EQU CYREG_PRT3_SLW

/* NOT_RE */
NOT_RE__0__MASK EQU 0x40
NOT_RE__0__PC EQU CYREG_PRT2_PC6
NOT_RE__0__PORT EQU 2
NOT_RE__0__SHIFT EQU 6
NOT_RE__AG EQU CYREG_PRT2_AG
NOT_RE__AMUX EQU CYREG_PRT2_AMUX
NOT_RE__BIE EQU CYREG_PRT2_BIE
NOT_RE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NOT_RE__BYP EQU CYREG_PRT2_BYP
NOT_RE__CTL EQU CYREG_PRT2_CTL
NOT_RE__DM0 EQU CYREG_PRT2_DM0
NOT_RE__DM1 EQU CYREG_PRT2_DM1
NOT_RE__DM2 EQU CYREG_PRT2_DM2
NOT_RE__DR EQU CYREG_PRT2_DR
NOT_RE__INP_DIS EQU CYREG_PRT2_INP_DIS
NOT_RE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NOT_RE__LCD_EN EQU CYREG_PRT2_LCD_EN
NOT_RE__MASK EQU 0x40
NOT_RE__PORT EQU 2
NOT_RE__PRT EQU CYREG_PRT2_PRT
NOT_RE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NOT_RE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NOT_RE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NOT_RE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NOT_RE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NOT_RE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NOT_RE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NOT_RE__PS EQU CYREG_PRT2_PS
NOT_RE__SHIFT EQU 6
NOT_RE__SLW EQU CYREG_PRT2_SLW

/* UART_2_BUART */
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST

/* UART_2_IntClock */
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x01
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x02
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x02

/* UART_2_RXInternalInterrupt */
UART_2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_2_RXInternalInterrupt__INTC_MASK EQU 0x20
UART_2_RXInternalInterrupt__INTC_NUMBER EQU 5
UART_2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 0
UART_2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_t1 */
isr_t1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_t1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_t1__INTC_MASK EQU 0x400
isr_t1__INTC_NUMBER EQU 10
isr_t1__INTC_PRIOR_NUM EQU 7
isr_t1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_t1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_t1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_t2 */
isr_t2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_t2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_t2__INTC_MASK EQU 0x20000
isr_t2__INTC_NUMBER EQU 17
isr_t2__INTC_PRIOR_NUM EQU 7
isr_t2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_t2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_t2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_t3 */
isr_t3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_t3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_t3__INTC_MASK EQU 0x800
isr_t3__INTC_NUMBER EQU 11
isr_t3__INTC_PRIOR_NUM EQU 3
isr_t3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_t3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_t3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* AOP_OUT */
AOP_OUT__0__MASK EQU 0x40
AOP_OUT__0__PC EQU CYREG_PRT3_PC6
AOP_OUT__0__PORT EQU 3
AOP_OUT__0__SHIFT EQU 6
AOP_OUT__AG EQU CYREG_PRT3_AG
AOP_OUT__AMUX EQU CYREG_PRT3_AMUX
AOP_OUT__BIE EQU CYREG_PRT3_BIE
AOP_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AOP_OUT__BYP EQU CYREG_PRT3_BYP
AOP_OUT__CTL EQU CYREG_PRT3_CTL
AOP_OUT__DM0 EQU CYREG_PRT3_DM0
AOP_OUT__DM1 EQU CYREG_PRT3_DM1
AOP_OUT__DM2 EQU CYREG_PRT3_DM2
AOP_OUT__DR EQU CYREG_PRT3_DR
AOP_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
AOP_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AOP_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
AOP_OUT__MASK EQU 0x40
AOP_OUT__PORT EQU 3
AOP_OUT__PRT EQU CYREG_PRT3_PRT
AOP_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AOP_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AOP_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AOP_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AOP_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AOP_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AOP_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AOP_OUT__PS EQU CYREG_PRT3_PS
AOP_OUT__SHIFT EQU 6
AOP_OUT__SLW EQU CYREG_PRT3_SLW

/* Opamp_1_ABuf */
Opamp_1_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x02
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x02
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Timer_1_TimerUDB */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

/* Timer_2_TimerHW */
Timer_2_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_2_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_2_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_2_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_2_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_2_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_2_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_2_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_2_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_2_TimerHW__PM_ACT_MSK EQU 0x01
Timer_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_2_TimerHW__PM_STBY_MSK EQU 0x01
Timer_2_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_2_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_2_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Timer_3_TimerUDB */
Timer_3_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_3_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Timer_3_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_3_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_3_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_3_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_3_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_3_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Timer_3_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_3_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_3_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_3_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_3_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_3_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_3_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_3_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_3_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_3_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_3_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_3_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_3_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_3_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_3_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_3_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_3_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_3_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_3_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_3_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_3_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_3_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_3_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_3_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC0_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC0_TST

/* isr_pwm */
isr_pwm__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_pwm__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_pwm__INTC_MASK EQU 0x200
isr_pwm__INTC_NUMBER EQU 9
isr_pwm__INTC_PRIOR_NUM EQU 2
isr_pwm__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_pwm__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_pwm__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* EXP6_SDA */
EXP6_SDA__0__MASK EQU 0x20
EXP6_SDA__0__PC EQU CYREG_PRT12_PC5
EXP6_SDA__0__PORT EQU 12
EXP6_SDA__0__SHIFT EQU 5
EXP6_SDA__AG EQU CYREG_PRT12_AG
EXP6_SDA__BIE EQU CYREG_PRT12_BIE
EXP6_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
EXP6_SDA__BYP EQU CYREG_PRT12_BYP
EXP6_SDA__DM0 EQU CYREG_PRT12_DM0
EXP6_SDA__DM1 EQU CYREG_PRT12_DM1
EXP6_SDA__DM2 EQU CYREG_PRT12_DM2
EXP6_SDA__DR EQU CYREG_PRT12_DR
EXP6_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
EXP6_SDA__MASK EQU 0x20
EXP6_SDA__PORT EQU 12
EXP6_SDA__PRT EQU CYREG_PRT12_PRT
EXP6_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
EXP6_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
EXP6_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
EXP6_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
EXP6_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
EXP6_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
EXP6_SDA__PS EQU CYREG_PRT12_PS
EXP6_SDA__SHIFT EQU 5
EXP6_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
EXP6_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
EXP6_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
EXP6_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
EXP6_SDA__SLW EQU CYREG_PRT12_SLW

/* EXP7_SCL */
EXP7_SCL__0__MASK EQU 0x10
EXP7_SCL__0__PC EQU CYREG_PRT12_PC4
EXP7_SCL__0__PORT EQU 12
EXP7_SCL__0__SHIFT EQU 4
EXP7_SCL__AG EQU CYREG_PRT12_AG
EXP7_SCL__BIE EQU CYREG_PRT12_BIE
EXP7_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
EXP7_SCL__BYP EQU CYREG_PRT12_BYP
EXP7_SCL__DM0 EQU CYREG_PRT12_DM0
EXP7_SCL__DM1 EQU CYREG_PRT12_DM1
EXP7_SCL__DM2 EQU CYREG_PRT12_DM2
EXP7_SCL__DR EQU CYREG_PRT12_DR
EXP7_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
EXP7_SCL__MASK EQU 0x10
EXP7_SCL__PORT EQU 12
EXP7_SCL__PRT EQU CYREG_PRT12_PRT
EXP7_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
EXP7_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
EXP7_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
EXP7_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
EXP7_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
EXP7_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
EXP7_SCL__PS EQU CYREG_PRT12_PS
EXP7_SCL__SHIFT EQU 4
EXP7_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
EXP7_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
EXP7_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
EXP7_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
EXP7_SCL__SLW EQU CYREG_PRT12_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* ADC_SAR_2_ADC_SAR */
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_2_IRQ */
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_2_theACLK__INDEX EQU 0x01
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x02

/* CLUTCH_10 */
CLUTCH_10__0__MASK EQU 0x10
CLUTCH_10__0__PC EQU CYREG_PRT1_PC4
CLUTCH_10__0__PORT EQU 1
CLUTCH_10__0__SHIFT EQU 4
CLUTCH_10__AG EQU CYREG_PRT1_AG
CLUTCH_10__AMUX EQU CYREG_PRT1_AMUX
CLUTCH_10__BIE EQU CYREG_PRT1_BIE
CLUTCH_10__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CLUTCH_10__BYP EQU CYREG_PRT1_BYP
CLUTCH_10__CTL EQU CYREG_PRT1_CTL
CLUTCH_10__DM0 EQU CYREG_PRT1_DM0
CLUTCH_10__DM1 EQU CYREG_PRT1_DM1
CLUTCH_10__DM2 EQU CYREG_PRT1_DM2
CLUTCH_10__DR EQU CYREG_PRT1_DR
CLUTCH_10__INP_DIS EQU CYREG_PRT1_INP_DIS
CLUTCH_10__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CLUTCH_10__LCD_EN EQU CYREG_PRT1_LCD_EN
CLUTCH_10__MASK EQU 0x10
CLUTCH_10__PORT EQU 1
CLUTCH_10__PRT EQU CYREG_PRT1_PRT
CLUTCH_10__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CLUTCH_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CLUTCH_10__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CLUTCH_10__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CLUTCH_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CLUTCH_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CLUTCH_10__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CLUTCH_10__PS EQU CYREG_PRT1_PS
CLUTCH_10__SHIFT EQU 4
CLUTCH_10__SLW EQU CYREG_PRT1_SLW

/* CLUTCH_24 */
CLUTCH_24__0__MASK EQU 0x20
CLUTCH_24__0__PC EQU CYREG_PRT1_PC5
CLUTCH_24__0__PORT EQU 1
CLUTCH_24__0__SHIFT EQU 5
CLUTCH_24__AG EQU CYREG_PRT1_AG
CLUTCH_24__AMUX EQU CYREG_PRT1_AMUX
CLUTCH_24__BIE EQU CYREG_PRT1_BIE
CLUTCH_24__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CLUTCH_24__BYP EQU CYREG_PRT1_BYP
CLUTCH_24__CTL EQU CYREG_PRT1_CTL
CLUTCH_24__DM0 EQU CYREG_PRT1_DM0
CLUTCH_24__DM1 EQU CYREG_PRT1_DM1
CLUTCH_24__DM2 EQU CYREG_PRT1_DM2
CLUTCH_24__DR EQU CYREG_PRT1_DR
CLUTCH_24__INP_DIS EQU CYREG_PRT1_INP_DIS
CLUTCH_24__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CLUTCH_24__LCD_EN EQU CYREG_PRT1_LCD_EN
CLUTCH_24__MASK EQU 0x20
CLUTCH_24__PORT EQU 1
CLUTCH_24__PRT EQU CYREG_PRT1_PRT
CLUTCH_24__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CLUTCH_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CLUTCH_24__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CLUTCH_24__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CLUTCH_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CLUTCH_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CLUTCH_24__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CLUTCH_24__PS EQU CYREG_PRT1_PS
CLUTCH_24__SHIFT EQU 5
CLUTCH_24__SLW EQU CYREG_PRT1_SLW

/* QuadDec_1_bQuadDec */
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* QuadDec_1_Cnt16_CounterUDB */
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST

/* QuadDec_1_isr */
QuadDec_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_1_isr__INTC_MASK EQU 0x08
QuadDec_1_isr__INTC_NUMBER EQU 3
QuadDec_1_isr__INTC_PRIOR_NUM EQU 7
QuadDec_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
QuadDec_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* QuadDec_2_bQuadDec */
QuadDec_2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_2_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_2_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* QuadDec_2_Cnt16_CounterUDB */
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_2_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_2_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* QuadDec_2_isr */
QuadDec_2_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_2_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_2_isr__INTC_MASK EQU 0x10
QuadDec_2_isr__INTC_NUMBER EQU 4
QuadDec_2_isr__INTC_PRIOR_NUM EQU 7
QuadDec_2_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
QuadDec_2_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_2_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* STRAIN_VO */
STRAIN_VO__0__MASK EQU 0x20
STRAIN_VO__0__PC EQU CYREG_PRT0_PC5
STRAIN_VO__0__PORT EQU 0
STRAIN_VO__0__SHIFT EQU 5
STRAIN_VO__AG EQU CYREG_PRT0_AG
STRAIN_VO__AMUX EQU CYREG_PRT0_AMUX
STRAIN_VO__BIE EQU CYREG_PRT0_BIE
STRAIN_VO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STRAIN_VO__BYP EQU CYREG_PRT0_BYP
STRAIN_VO__CTL EQU CYREG_PRT0_CTL
STRAIN_VO__DM0 EQU CYREG_PRT0_DM0
STRAIN_VO__DM1 EQU CYREG_PRT0_DM1
STRAIN_VO__DM2 EQU CYREG_PRT0_DM2
STRAIN_VO__DR EQU CYREG_PRT0_DR
STRAIN_VO__INP_DIS EQU CYREG_PRT0_INP_DIS
STRAIN_VO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STRAIN_VO__LCD_EN EQU CYREG_PRT0_LCD_EN
STRAIN_VO__MASK EQU 0x20
STRAIN_VO__PORT EQU 0
STRAIN_VO__PRT EQU CYREG_PRT0_PRT
STRAIN_VO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STRAIN_VO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STRAIN_VO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STRAIN_VO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STRAIN_VO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STRAIN_VO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STRAIN_VO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STRAIN_VO__PS EQU CYREG_PRT0_PS
STRAIN_VO__SHIFT EQU 5
STRAIN_VO__SLW EQU CYREG_PRT0_SLW

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x40
USBUART_1_ep_1__INTC_NUMBER EQU 6
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x80
USBUART_1_ep_2__INTC_NUMBER EQU 7
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x100
USBUART_1_ep_3__INTC_NUMBER EQU 8
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ord_int */
USBUART_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ord_int__INTC_MASK EQU 0x2000000
USBUART_1_ord_int__INTC_NUMBER EQU 25
USBUART_1_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* CLK_100kHz */
CLK_100kHz__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK_100kHz__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK_100kHz__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK_100kHz__CFG2_SRC_SEL_MASK EQU 0x07
CLK_100kHz__INDEX EQU 0x03
CLK_100kHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_100kHz__PM_ACT_MSK EQU 0x08
CLK_100kHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_100kHz__PM_STBY_MSK EQU 0x08

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG2_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG2_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG2_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG2_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x02
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x04
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x04

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00028E3F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
