#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 16 21:31:02 2019
# Process ID: 3576
# Current directory: D:/git/DMA-S2MM-and-MM2S/project/DMA_video
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7972 D:\git\DMA-S2MM-and-MM2S\project\DMA_video\Miz_sys.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S/project/DMA_video/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S/project/DMA_video\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'F:/project/DMA_video' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.upgrade_log', nor could it be found using path 'F:/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 870.023 ; gain = 208.957
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_OV_Sensor_ML_0_2_synth_1]
set_property needs_refresh false [get_runs system_HDMI_FPGA_ML_0_0_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rst_processing_system7_0_50M_0_synth_1]
set_property needs_refresh false [get_runs system_xlconcat_0_0_synth_1]
set_property needs_refresh false [get_runs system_v_vid_in_axi4s_0_0_synth_1]
set_property needs_refresh false [get_runs system_v_axi4s_vid_out_0_0_synth_1]
set_property needs_refresh false [get_runs system_v_tc_0_0_synth_1]
set_property needs_refresh false [get_runs system_clk_wiz_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_xbar_0_synth_1]
set_property needs_refresh false [get_runs system_User_DMA_0_0_synth_1]
set_property needs_refresh false [get_runs system_auto_us_0_synth_1]
set_property needs_refresh false [get_runs system_auto_pc_1_synth_1]
set_property needs_refresh false [get_runs system_auto_pc_0_synth_1]
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 953.563 ; gain = 76.281
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
generate_target all [get_files  D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files -ipstatic_source_dir D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/modelsim} {questa=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/questa} {riviera=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/riviera} {activehdl=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'system' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files -ipstatic_source_dir D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/modelsim} {questa=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/questa} {riviera=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/riviera} {activehdl=D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 16 22:47:13 2019] Launched impl_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/runme.log
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 16 23:47:05 2019] Launched synth_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/synth_1/runme.log
[Wed Jan 16 23:47:05 2019] Launched impl_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/runme.log
file copy -force D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk -hwspec D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249854657
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210249854657.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw
close_project
open_project D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1023.797 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <D:/git/DMA-S2MM-and-MM2S/project/DMA_video/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.777 ; gain = 41.586
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 08:22:44 2019...
