#
# ALU operations
#
.set RES_COUNT, 45

shl r0, elem_num, 3;
mov ra0, unif # vector count
add ra1, r0, unif; # base address
mov ra3, unif; # target address
mov rb0, 16*2*4-4

:next
# setup VPM write
mov r2, vpm_setup(16, 1, v32(0,0))
add vw_setup, r2, elem_num;

add ra1, ra1, 4; mov t0s, ra1
ldtmu0
add ra1, ra1, rb0; mov t0s, ra1
mov r0, r4; ldtmu0
mov r1, r4

fadd vpm, r0, r1 # Y0
fsub vpm, r0, r1
fmin vpm, r0, r1
fmax vpm, r0, r1
fminabs vpm, r0, r1 # Y4
fmaxabs vpm, r0, r1
ftoi vpm, r1
itof vpm, r1
add vpm, r0, r1 # Y8
sub vpm, r0, r1
shr vpm, r0, r1
asr vpm, r0, r1
ror vpm, r0, r1 # Y12
shl vpm, r0, r1
min vpm, r0, r1
max vpm, r0, r1
and vpm, r0, r1 # Y16
or vpm, r0, r1
xor vpm, r0, r1
not vpm, r1
clz vpm, r1 # Y20
fmul vpm, r0, r1
mul24 vpm, r0, r1
v8muld vpm, r0, r1
v8min vpm, r0, r1 # Y24
v8max vpm, r0, r1
v8adds vpm, r0, r1
v8subs vpm, r0, r1
.int 0x009e7040, 0x10020c27 # Anop, Y28
.int 0x099e7040, 0x10020c27 # AddOp 9
.int 0x0a9e7040, 0x10020c27 # AddOp 10
.int 0x0b9e7040, 0x10020c27 # AddOp 11
.int 0x199e7040, 0x10020c27 # AddOp 25, Y32
.int 0x1a9e7040, 0x10020c27 # AddOp 26
.int 0x1b9e7040, 0x10020c27 # AddOp 27
.int 0x1c9e7040, 0x10020c27 # AddOp 28
.int 0x1d9e7040, 0x10020c27 # AddOp 29, Y36
.int 0x009e7001, 0x100049f0 # Mnop
fmul vpm.8abcds, r0, r1
mul24 vpm.8abcds, r0, r1
v8muld vpm.8abcds, r0, r1 # Y40
v8min vpm.8abcds, r0, r1
#v8max vpm.8abcds, r0, r1
v8adds vpm.8abcds, r0, r1
v8subs vpm.8abcds, r0, r1
add ra16.32s, r0, r0
nop
mov vpm, ra16

# dma write
mov r2, 16*4; mov r1, ra3
.rep i, (RES_COUNT-1)/16
mov vw_setup, vdw_setup_1((RES_COUNT-16)*4)
mov vw_setup, vdw_setup_0(16, 16, dma_h32(16*i,0))
add r1, r1, r2; mov vw_addr, r1
mov -, vw_wait
.endr
mov vw_setup, vdw_setup_1(((RES_COUNT-1)&-16)*4)
mov vw_setup, vdw_setup_0(16, ((RES_COUNT-1)&15)+1, dma_h32((RES_COUNT-1)&-16,0))
mov vw_addr, r1

sub.setf ra0, ra0, 1
brr.anynz -, :next
mov r2, RES_COUNT*16*4
add ra3, ra3, r2
mov -, vw_wait


#
# pack modes
#
.set RES_COUNT2, 24

shl r0, elem_num, 2;
mov ra0, unif # vector count
add ra1, r0, unif; # base address
mov ra3, unif; # target address
mov rb0, 16*4

:next2
# setup VPM write
mov r2, vpm_setup(16, 1, v32(0,0))
add vw_setup, r2, elem_num;

add ra1, ra1, rb0; mov t0s, ra1
ldtmu0
mov r0, r4

# MUL ALU pack
nop; mov vpm.8abcds, r0
nop; mov vpm.8as, r0
nop; mov vpm.8bs, r0
nop; mov vpm.8cs, r0
nop; mov vpm.8ds, r0 # Y4
# RA pack
mov ra16, 0xbbbbbbbb
mov ra17, 0xbbbbbbbb
mov ra16.16a, r0
mov ra17.16b, r0
fmin ra16.16a, r0,r0; mov vpm, ra16
fmin ra17.16b, r0,r0; mov vpm, ra17
mov ra16.8abcd, r0;  mov vpm, ra16
mov ra17.8a, r0;     mov vpm, ra17 # Y8
mov ra16.8b, r0;     mov vpm, ra16
mov ra17.8c, r0;     mov vpm, ra17
mov ra16.8d, r0;     mov vpm, ra16
mov ra17.32s, r0;    mov vpm, ra17 # Y12
mov ra16.16as, r0;   mov vpm, ra16
mov ra17.16bs, r0;   mov vpm, ra17
fmin ra16.16as, r0,r0; mov vpm, ra16
fmin ra17.16bs, r0,r0; mov vpm, ra17 # Y16
mov ra16.8abcds, r0; mov vpm, ra16
mov ra17.8as, r0;    mov vpm, ra17
mov ra16.8bs, r0;    mov vpm, ra16
mov ra17.8cs, r0;    mov vpm, ra17 # Y20
mov ra16.8ds, r0;    mov vpm, ra16
mov vpm, ra17
mov vpm, ra16

# dma write
mov r2, 16*4; mov r1, ra3
.rep i, (RES_COUNT2-1)/16
mov vw_setup, vdw_setup_1((RES_COUNT2-16)*4)
mov vw_setup, vdw_setup_0(16, 16, dma_h32(16*i,0))
add r1, r1, r2; mov vw_addr, r1
mov -, vw_wait
.endr
mov vw_setup, vdw_setup_1(((RES_COUNT2-1)&-16)*4)
mov vw_setup, vdw_setup_0(16, ((RES_COUNT2-1)&15)+1, dma_h32((RES_COUNT2-1)&-16,0))
mov vw_addr, r1

sub.setf ra0, ra0, 1
brr.anynz -, :next2
mov r2, RES_COUNT2*16*4
add ra3, ra3, r2
mov -, vw_wait

:end
thrend
mov interrupt, 1;
nop
