/*
 * Copyright (c) 2020, NVIDIA LEOPARDIMAGE CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <t19x-common-modules/tegra194-camera-ar0233-a00.dtsi>

#define CAM1_RST_L	TEGRA194_MAIN_GPIO(S, 5)
#define CAM2_RST_L	TEGRA194_MAIN_GPIO(T, 5)
#define CAM3_RST_L	TEGRA194_MAIN_GPIO(T, 4)
#define CAM4_RST_L	TEGRA194_MAIN_GPIO(T, 3)

/* camera control gpio definitions */

/ {
	i2c@3180000 {
		dsera: max9296@48 {
			compatible = "nvidia,max9296";
			reg = <0x48>;
			csi-mode = "2x4";
			max-src = <2>;
			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
		};
		ser_prim: max9295_prim@62 {
			compatible = "nvidia,max9295";
			reg = <0x62>;
			is-prim-ser;
		};
		ser_a: max9295_a@42 {
			compatible = "nvidia,max9295";
			reg = <0x42>;
			nvidia,gmsl-dser-device = <&dsera>;
		};
		ser_b: max9295_b@60 {
			compatible = "nvidia,max9295";
			reg = <0x60>;
			nvidia,gmsl-dser-device = <&dsera>;
		};
		ar0233_a@1b {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_a>;
			nvidia,gmsl-dser-device = <&dsera>;
		};
		ar0233_b@1c {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_b>;
			nvidia,gmsl-dser-device = <&dsera>;
		};
	};

	i2c@c250000 {
		dserb: max9296@48 {
			compatible = "nvidia,max9296";
			reg = <0x48>;
			csi-mode = "2x4";
			max-src = <2>;
			reset-gpios = <&tegra_main_gpio CAM4_RST_L GPIO_ACTIVE_HIGH>;
		};
		ser_primc: max9295_prim@62 {
			compatible = "nvidia,max9295";
			reg = <0x62>;
			is-prim-ser;
		};
		ser_c: max9295_g@42 {
			compatible = "nvidia,max9295";
			reg = <0x42>;
			nvidia,gmsl-dser-device = <&dserb>;
		};
		ser_d: max9295_h@60 {
			compatible = "nvidia,max9295";
			reg = <0x60>;
			nvidia,gmsl-dser-device = <&dserb>;
		};
		ar0233_c@1b {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_c>;
			nvidia,gmsl-dser-device = <&dserb>;
		};
		ar0233_d@1c {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_d>;
			nvidia,gmsl-dser-device = <&dserb>;
		};	
	};

	i2c@31b0000 {
		dserc: max9296@48 {
			compatible = "nvidia,max9296";
			reg = <0x48>;
			csi-mode = "2x4";
			max-src = <2>;
			reset-gpios = <&tegra_main_gpio CAM3_RST_L GPIO_ACTIVE_HIGH>;
		};
		ser_primb: max9295_prim@62 {
			compatible = "nvidia,max9295";
			reg = <0x62>;
			is-prim-ser;
		};
		ser_e: max9295_e@42 {
			compatible = "nvidia,max9295";
			reg = <0x42>;
			nvidia,gmsl-dser-device = <&dserc>;
		};
		ser_f: max9295_f@60 {
			compatible = "nvidia,max9295";
			reg = <0x60>;
			nvidia,gmsl-dser-device = <&dserc>;
		};
		ar0233_e@1b {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_e>;
			nvidia,gmsl-dser-device = <&dserc>;
		};
		ar0233_f@1c {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_f>;
			nvidia,gmsl-dser-device = <&dserc>;
		};	
	};

	i2c@3190000 {
		dserd: max9296@48 {
			compatible = "nvidia,max9296";
			reg = <0x48>;
			csi-mode = "2x4";
			max-src = <2>;
			reset-gpios = <&tegra_main_gpio CAM2_RST_L GPIO_ACTIVE_HIGH>;
		};
		ser_prima: max9295_prim@62 {
			compatible = "nvidia,max9295";
			reg = <0x62>;
			is-prim-ser;
		};
		ser_g: max9295_g@42 {
			compatible = "nvidia,max9295";
			reg = <0x42>;
			nvidia,gmsl-dser-device = <&dserd>;
		};
		ser_h: max9295_h@60 {
			compatible = "nvidia,max9295";
			reg = <0x60>;
			nvidia,gmsl-dser-device = <&dserd>;
		};
		ar0233_g@1b {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_g>;
			nvidia,gmsl-dser-device = <&dserd>;
		};
		ar0233_h@1c {
			def-addr = <0x10>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			nvidia,gmsl-ser-device = <&ser_h>;
			nvidia,gmsl-dser-device = <&dserd>;
		};	
	};
};
