/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module PS2PacketParserWithDataPath(clk, in, reset, out_bytes, done);
  input clk;
  wire clk;
  input [7:0] in;
  wire [7:0] in;
  input reset;
  wire reset;
  output [23:0] out_bytes;
  reg [23:0] out_bytes;
  output done;
  wire done;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [5:0] _08_;
  wire [2:0] _09_;
  wire [1:0] _10_;
  wire _11_;
  wire [1:0] next_state;
  reg [1:0] state;
  always @(posedge clk)
    if (!_05_) out_bytes[0] <= in[0];
  always @(posedge clk)
    if (!_05_) out_bytes[1] <= in[1];
  always @(posedge clk)
    if (!_05_) out_bytes[2] <= in[2];
  always @(posedge clk)
    if (!_05_) out_bytes[3] <= in[3];
  always @(posedge clk)
    if (!_05_) out_bytes[4] <= in[4];
  always @(posedge clk)
    if (!_05_) out_bytes[5] <= in[5];
  always @(posedge clk)
    if (!_05_) out_bytes[6] <= in[6];
  always @(posedge clk)
    if (!_05_) out_bytes[7] <= in[7];
  always @(posedge clk)
    if (!_06_) out_bytes[8] <= in[0];
  always @(posedge clk)
    if (!_06_) out_bytes[9] <= in[1];
  always @(posedge clk)
    if (!_06_) out_bytes[10] <= in[2];
  always @(posedge clk)
    if (!_06_) out_bytes[11] <= in[3];
  always @(posedge clk)
    if (!_06_) out_bytes[12] <= in[4];
  always @(posedge clk)
    if (!_06_) out_bytes[13] <= in[5];
  always @(posedge clk)
    if (!_06_) out_bytes[14] <= in[6];
  always @(posedge clk)
    if (!_06_) out_bytes[15] <= in[7];
  always @(posedge clk)
    if (_09_[0]) out_bytes[16] <= in[0];
  always @(posedge clk)
    if (_09_[0]) out_bytes[17] <= in[1];
  always @(posedge clk)
    if (_09_[0]) out_bytes[18] <= in[2];
  always @(posedge clk)
    if (_09_[0]) out_bytes[19] <= in[3];
  always @(posedge clk)
    if (_09_[0]) out_bytes[20] <= in[4];
  always @(posedge clk)
    if (_09_[0]) out_bytes[21] <= in[5];
  always @(posedge clk)
    if (_09_[0]) out_bytes[22] <= in[6];
  always @(posedge clk)
    if (_09_[0]) out_bytes[23] <= in[7];
  always @(posedge clk)
    if (reset) state[0] <= 1'h0;
    else state[0] <= next_state[0];
  always @(posedge clk)
    if (reset) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  assign _00_ = ~state[1];
  assign _01_ = ~state[0];
  assign _08_[0] = in[3] & _09_[0];
  assign _09_[0] = done | _07_;
  assign _04_ = _01_ | _00_;
  assign _05_ = state[0] | _00_;
  assign _06_ = _01_ | state[1];
  assign _10_[1] = _08_[2] | _08_[5];
  assign _10_[0] = _08_[0] | _08_[2];
  assign _02_ = _09_[0] | _08_[2];
  assign _11_ = _02_ | _08_[5];
  assign _03_ = state[0] | state[1];
  assign _08_[2] = ~_05_;
  assign _08_[5] = ~_06_;
  assign _07_ = ~_03_;
  assign done = ~_04_;
  assign next_state[0] = _11_ ? _10_[0] : 1'hx;
  assign next_state[1] = _11_ ? _10_[1] : 1'hx;
  assign _09_[2:1] = { _08_[5], _08_[2] };
  assign { _08_[4:3], _08_[1] } = { 1'h0, _08_[2], 1'h0 };
endmodule
