5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd implicit1.vcd -o implicit1.cdd -v implicit1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" implicit1.v 1 22 1
2 1 6 c000c 1 1 4 0 0 a
2 2 6 b000b 1 1b 20008 1 0 1 34 1002
2 3 6 70007 0 1 400 0 0 d
2 4 6 7000c 1 35 f00a 2 3
2 5 7 f000f 2 1 c 0 0 c
2 6 7 b000b 1 1 4 0 0 b
2 7 7 b000f 2 8 200c4 5 6 1 34 1102
2 8 7 70007 0 1 400 0 0 a
2 9 7 7000f 1 35 f006 7 8
1 d 3 30007 1 0 0 0 1 33 2
1 b 4 30007 1 0 0 0 1 33 2
1 c 4 3000a 1 0 0 0 1 33 102
1 a 6 5000c 1 0 0 0 1 33 2
4 4 4 4
4 9 9 9
3 1 main.$u0 "main.$u0" implicit1.v 0 20 1
