\BOOKMARK [1][-]{section.1}{Caracterizaci\363n de Amplificadores Operacionales}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Introducci\363n}{section.1}% 2
\BOOKMARK [1][-]{section.2}{Medici\363n de Bias}{}% 3
\BOOKMARK [2][-]{subsection.2.1}{Corriente de Bias y Tensi\363n de Offset}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.2}{An\341lisis del Circuito}{section.2}% 5
\BOOKMARK [3][-]{subsubsection.2.2.1}{Circuito de Realimentaci\363n}{subsection.2.2}% 6
\BOOKMARK [3][-]{subsubsection.2.2.2}{Funcionamiento del Circuito}{subsection.2.2}% 7
\BOOKMARK [2][-]{subsection.2.3}{Estudio de Resultados}{section.2}% 8
\BOOKMARK [2][-]{subsection.2.4}{Evaluaci\363n del Circuito}{section.2}% 9
\BOOKMARK [3][-]{subsubsection.2.4.1}{Capacitor en Uso}{subsection.2.4}% 10
\BOOKMARK [3][-]{subsubsection.2.4.2}{Estabilidad del Circuito}{subsection.2.4}% 11
\BOOKMARK [3][-]{subsubsection.2.4.3}{Configuraciones}{subsection.2.4}% 12
\BOOKMARK [1][-]{section.3}{Circuito Integradores y Derivadores}{}% 13
\BOOKMARK [2][-]{subsection.3.1}{Consideraciones generales}{section.3}% 14
\BOOKMARK [2][-]{subsection.3.2}{Circuito Derivador}{section.3}% 15
\BOOKMARK [3][-]{subsubsection.3.2.1}{Respuesta en frecuencia}{subsection.3.2}% 16
\BOOKMARK [3][-]{subsubsection.3.2.2}{Impedancia de entrada}{subsection.3.2}% 17
\BOOKMARK [3][-]{subsubsection.3.2.3}{Respuesta ante una senoidal}{subsection.3.2}% 18
\BOOKMARK [3][-]{subsubsection.3.2.4}{Compensaci\363n}{subsection.3.2}% 19
\BOOKMARK [2][-]{subsection.3.3}{Circuito Integrador}{section.3}% 20
\BOOKMARK [3][-]{subsubsection.3.3.1}{Introducci\363n}{subsection.3.3}% 21
\BOOKMARK [3][-]{subsubsection.3.3.2}{An\341lisis de la Transferencia del Circuito Integrador - OPAMP ideal}{subsection.3.3}% 22
\BOOKMARK [3][-]{subsubsection.3.3.3}{An\341lisis de la Transferencia del Circuito Integrador - OPAMP con Avol finito}{subsection.3.3}% 23
\BOOKMARK [3][-]{subsubsection.3.3.4}{An\341lisis de la Transferencia del Circuito Integrador - OPAMP con Avol\(w\)}{subsection.3.3}% 24
\BOOKMARK [3][-]{subsubsection.3.3.5}{An\341lisis de Entrada Senoidal al circuito integrador}{subsection.3.3}% 25
\BOOKMARK [3][-]{subsubsection.3.3.6}{An\341lisis de Entrada Cuadrada al Circuito Integrador}{subsection.3.3}% 26
\BOOKMARK [3][-]{subsubsection.3.3.7}{An\341lisis de Impedancia de Entrada al Circuito Integrador}{subsection.3.3}% 27
\BOOKMARK [3][-]{subsubsection.3.3.8}{Compensaci\363n/Limitaci\363n del Circuito Integrador con una R adicional}{subsection.3.3}% 28
\BOOKMARK [3][-]{subsubsection.3.3.9}{Respuesta en Frecuencia del sistema integrador compensado}{subsection.3.3}% 29
\BOOKMARK [3][-]{subsubsection.3.3.10}{An\341lisis de Entrada Cuadrada al Circuito Integrador Compensado}{subsection.3.3}% 30
\BOOKMARK [3][-]{subsubsection.3.3.11}{An\341lisis de Impedancia de Entrada al Circuito Integrador compensado}{subsection.3.3}% 31
\BOOKMARK [3][-]{subsubsection.3.3.12}{Conclusi\363n}{subsection.3.3}% 32
\BOOKMARK [1][-]{section.4}{Circuito de Aplicaci\363n}{}% 33
\BOOKMARK [2][-]{subsection.4.1}{Funcionamiento del LM35}{section.4}% 34
\BOOKMARK [2][-]{subsection.4.2}{Implementaci\363n en rango de 35\260C y 45\260C}{section.4}% 35
\BOOKMARK [2][-]{subsection.4.3}{Limitaci\363n de tensi\363n en la salida}{section.4}% 36
\BOOKMARK [2][-]{subsection.4.4}{Hoja de datos del circuito implementado}{section.4}% 37
