
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-twitter-30K-2.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3671720 heartbeat IPC: 2.72352 cumulative IPC: 2.72352 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7326115 heartbeat IPC: 2.73643 cumulative IPC: 2.72996 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11001025 heartbeat IPC: 2.72115 cumulative IPC: 2.72702 (Simulation time: 0 hr 1 min 41 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14690584 heartbeat IPC: 2.71035 cumulative IPC: 2.72283 (Simulation time: 0 hr 2 min 15 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14690584 (Simulation time: 0 hr 2 min 15 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 262974191 heartbeat IPC: 0.0402765 cumulative IPC: 0.0402765 (Simulation time: 0 hr 14 min 40 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 498855851 heartbeat IPC: 0.0423941 cumulative IPC: 0.0413082 (Simulation time: 0 hr 26 min 29 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 744650906 heartbeat IPC: 0.0406843 cumulative IPC: 0.0410981 (Simulation time: 0 hr 38 min 47 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 983128606 heartbeat IPC: 0.0419326 cumulative IPC: 0.0413036 (Simulation time: 0 hr 50 min 40 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 1208915338 heartbeat IPC: 0.0442896 cumulative IPC: 0.0418682 (Simulation time: 1 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 1424844976 heartbeat IPC: 0.0463114 cumulative IPC: 0.0425485 (Simulation time: 1 hr 12 min 43 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 1659988391 heartbeat IPC: 0.0425272 cumulative IPC: 0.0425455 (Simulation time: 1 hr 24 min 33 sec) HHeartbeat CPU 0 instructions: 120000000 cycles: 1903164835 heartbeat IPC: 0.0411224 cumulative IPC: 0.0423622 (Simulation time: 1 hr 36 min 40 sec) HHeartbeat CPU 0 instructions: 130000001 cycles: 2130941501 heartbeat IPC: 0.0439027 cumulative IPC: 0.042528 (Simulation time: 1 hr 48 min 4 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 2371472206 heartbeat IPC: 0.0415747 cumulative IPC: 0.0424307 (Simulation time: 2 hr 0 min 4 sec) 
Finished CPU 0 instructions: 100000003 cycles: 2356781645 cumulative IPC: 0.0424307 (Simulation time: 2 hr 0 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0424307 instructions: 100000003 cycles: 2356781645
cpu0_DTLB TOTAL     ACCESS:   35772453  HIT:   20346974  MISS:   15425479
cpu0_DTLB LOAD      ACCESS:   34490623  HIT:   19128943  MISS:   15361680
cpu0_DTLB RFO       ACCESS:    1281830  HIT:    1218031  MISS:      63799
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.765 cycles
cpu0_DTLB MSHR FULL EVENTS: 6 MSHR MERGE EVENTS: 84266
cpu0_ITLB TOTAL     ACCESS:    4585780  HIT:    4585780  MISS:          0
cpu0_ITLB LOAD      ACCESS:    4585780  HIT:    4585780  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   15425480  HIT:    3461760  MISS:   11963720
cpu0_STLB LOAD      ACCESS:   15361681  HIT:    3399700  MISS:   11961981
cpu0_STLB RFO       ACCESS:      63799  HIT:      62060  MISS:       1739
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.42789 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   45184137  HIT:   29835333  MISS:   15348804
cpu0_L1D LOAD      ACCESS:   31799692  HIT:   16579836  MISS:   15219856
cpu0_L1D RFO       ACCESS:    1425896  HIT:    1376849  MISS:      49047
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   11958549  HIT:   11878648  MISS:      79901
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 155.702 cycles
cpu0_L1D MSHR FULL EVENTS: 1863 MSHR MERGE EVENTS: 1563132
cpu0_L2C TOTAL     ACCESS:   15447316  HIT:    2775894  MISS:   12671422
cpu0_L2C LOAD      ACCESS:   15219856  HIT:    2588271  MISS:   12631585
cpu0_L2C RFO       ACCESS:      49047  HIT:      10635  MISS:      38412
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      98512  HIT:      98512  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      79901  HIT:      78476  MISS:       1425
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 176.275 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   12763203  HIT:     721533  MISS:   12039311
LLC LOAD      ACCESS:   12631585  HIT:     626934  MISS:   12004651
LLC RFO       ACCESS:      38412  HIT:       4978  MISS:      33434
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      91781  HIT:      89422  MISS:       2359
LLC TRANSLATION ACCESS:       1425  HIT:        199  MISS:       1226
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 164.428 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     177672  ROW_BUFFER_MISS:   11861636
 DBUS AVG_CONGESTED_CYCLE:    3.50973
 WQ ROW_BUFFER_HIT:      88377  ROW_BUFFER_MISS:       3377  FULL:          0

Summary: DRAM events
Added_to_RQ : 12039308
Added_to_WQ : 91754
Merged_WQ_READ : 3
 DBUS congested total cycle: 4360061
 DBUS delay total cycle: 2082797203

CPU 0 Branch Prediction Accuracy: 93.7945% MPKI: 11.0922 Average ROB Occupancy at Mispredict: 330.467
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 11.0922
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

 0

