INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_4/project_4.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector_n
INFO: [VRFC 10-311] analyzing module edge_detector_p
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/project_4/project_4.srcs/sim_1/new/tb_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_edge_detector
INFO: [VRFC 10-311] analyzing module tb_ring_counter
