// Seed: 4202965484
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  assign id_2[1 : 1] = 1;
endmodule
`timescale 1ps / 1ps
`define pp_3 0
