{
  "name": "FPGA block memories generated by Xilinx Vivado",
  "installs_commented_out": [
    {
      "path": "tsmc28",
      "base var": "TSMC_INSTALL_DIR"
    }
  ],
  "libraries": [
    {
      "liberty file": "tsmc28/IP/tcbn28hpmbwp35_111a/TSMCHOME/digital/Back_End/Front_End/timing_power_noise/NLDM/tcbn28hpmbwp35_111a/tcbn28hpmbwp35tt0p9v25c.lib",
      "verilog file": "tsmc28/IP/tcbn28hpmbwp35_111a/TSMCHOME/digital/Front_End/verilog/tcbn28hpmbwp35_111a/tcbn28hpmbwp35.v",
      "milkyway lib in dir": "tsmc28/IP/tcbn28hpmbwp35_111a/TSMCHOME/digital/Back_End/milkyway/tcbn28hpmbwp35_111a/cell_frame_HVH_0d5_0/tcbn28hpmbwp35/lib",
      "milkyway techfile": "tsmc28/IP/tcbn28hpmbwp35_111a/TSMCHOME/digital/Back_End/milkyway/tcbn28hpmbwp35_111a/techfiles/HVH_0d5_0/tsmcn28_10lm7X2ZUTRDL.tf",
      "ccs library file": "tsmc28/IP/tcbn28hpmbwp35_111a/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn28hpmbwp35_111a/tcbn28hpmbwp35tt0p9v25c_ccs.db",
      "itf files": {
        "min cap": "tsmc28/packages/T-N28-CL-BL-062-B1/1p10m_7x2z/rcbest/cln28hpm_1p10m+alrdl_7x2z_rcbest.itf",
        "max cap": "tsmc28/packages/T-N28-CL-BL-062-B1/1p10m_7x2z/rcworst/cln28hpm_1p10m+alrdl_7x2z_rcworst.itf"
      },
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "0.9 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "family": "blk_mem_gen_stubs",
      "_comment": "Wrapper modules wrapping pre-generated Xilinx Block RAMs. TODO: replace these with actual generated RAMs",
      "provide script": "src/tools/technology/vivado-srams",
      "depend script": "src/tools/technology/tsmc28hpm-generate_mc_deps"
    }
  ]
}
