Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.99 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.99 secs
 
--> Reading design: TestePantalla.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TestePantalla.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TestePantalla"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TestePantalla
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Contador100us2.v" in library work
Compiling verilog file "ShiftRightReg.v" in library work
Module <Contador100us2> compiled
Compiling verilog file "NewFSM_rx_ps2.v" in library work
Module <ShiftRightReg> compiled
Compiling verilog file "FSM_tx_ps2.v" in library work
Module <NewFSM_rx_ps2> compiled
Compiling verilog file "Contador100us.v" in library work
Module <FSM_tx_ps2> compiled
Compiling verilog file "Subber.v" in library work
Module <Contador100us> compiled
Compiling verilog file "RxRxRx.v" in library work
Module <Subber> compiled
Compiling verilog file "ROMCONT.v" in library work
Module <RxRxRx> compiled
Compiling verilog file "Reg8bits.v" in library work
Module <ROMCONT> compiled
Compiling verilog file "Reg5bits.v" in library work
Module <Reg8bits> compiled
Compiling verilog file "Reg3bits.v" in library work
Module <Reg5bits> compiled
Compiling verilog file "Reg1bitTogRstSet.v" in library work
Module <Reg3bits> compiled
Compiling verilog file "Reg11bitsDespRightEnaDown.v" in library work
Module <Reg1bitTogRstSet> compiled
Compiling verilog file "Reg10bitsDespRightEnaDown.v" in library work
Module <Reg11bitsDespRightEnaDown> compiled
Compiling verilog file "Reg10bits.v" in library work
Module <Reg10bitsDespRightEnaDown> compiled
Compiling verilog file "PS2_Tx.v" in library work
Module <Reg10bits> compiled
Compiling verilog file "FiltroRuido8bits.v" in library work
Module <PS2_Tx> compiled
Compiling verilog file "FFD.v" in library work
Module <FiltroRuido8bits> compiled
Compiling verilog file "CuentaBitsEnvio.v" in library work
Module <FFD> compiled
Compiling verilog file "ContadorDown50uEnaDown2.v" in library work
Module <CuentaBitsEnvio> compiled
Compiling verilog file "ContadorDown50uEnaDown.v" in library work
Module <ContadorDown50uEnaDown2> compiled
Compiling verilog file "ContadorDown11EnaDown.v" in library work
Module <ContadorDown50uEnaDown> compiled
Compiling verilog file "ContadorDown10EnaDown.v" in library work
Module <ContadorDown11EnaDown> compiled
Compiling verilog file "Contador4bits.v" in library work
Module <ContadorDown10EnaDown> compiled
Compiling verilog file "RegistrosTemporalesMouse.v" in library work
Module <Contador4bits> compiled
Compiling verilog file "PosicionCursor.v" in library work
Module <RegistrosTemporalesMouse> compiled
Compiling verilog file "FSMPS2MOUSE2.v" in library work
Module <PosicionCursor> compiled
Compiling verilog file "FSMPS2MOUSE.v" in library work
Module <FSMPS2MOUSE2> compiled
Compiling verilog file "ControlPS2Replica.v" in library work
Module <FSMPS2MOUSE> compiled
Compiling verilog file "Buffer1bit.v" in library work
Module <ControlPS2Replica> compiled
Compiling verilog file "PS2MOUSE.v" in library work
Module <Buffer1bit> compiled
Compiling verilog file "MouseHandler.v" in library work
Module <PS2MOUSE> compiled
Compiling verilog file "TestePantalla.v" in library work
Module <MouseHandler> compiled
Module <TestePantalla> compiled
No errors in compilation
Analysis of file <"TestePantalla.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TestePantalla> in library <work>.

Analyzing hierarchy for module <MouseHandler> in library <work>.

Analyzing hierarchy for module <PS2MOUSE> in library <work>.

Analyzing hierarchy for module <ControlPS2Replica> in library <work>.

Analyzing hierarchy for module <RegistrosTemporalesMouse> in library <work>.

Analyzing hierarchy for module <PosicionCursor> in library <work>.

Analyzing hierarchy for module <Buffer1bit> in library <work>.

Analyzing hierarchy for module <FSMPS2MOUSE> in library <work> with parameters.
	T0 = "0000"
	T1 = "0001"
	T10 = "1010"
	T11 = "1011"
	T12 = "1100"
	T13 = "1101"
	T14 = "1110"
	T15 = "1111"
	T2 = "0010"
	T3 = "0011"
	T4 = "0100"
	T5 = "0101"
	T6 = "0110"
	T7 = "0111"
	T8 = "1000"
	T9 = "1001"

Analyzing hierarchy for module <FSMPS2MOUSE2> in library <work> with parameters.
	T0 = "000"
	T1 = "001"
	T2 = "010"
	T3 = "011"
	T4 = "100"
	T5 = "101"
	T6 = "110"
	T7 = "111"

Analyzing hierarchy for module <CuentaBitsEnvio> in library <work>.

Analyzing hierarchy for module <FiltroRuido8bits> in library <work>.

Analyzing hierarchy for module <PS2_Tx> in library <work>.

Analyzing hierarchy for module <RxRxRx> in library <work>.

Analyzing hierarchy for module <FFD> in library <work>.

Analyzing hierarchy for module <Contador4bits> in library <work>.

Analyzing hierarchy for module <Reg8bits> in library <work>.

Analyzing hierarchy for module <Reg5bits> in library <work>.

Analyzing hierarchy for module <Reg10bits> in library <work>.

Analyzing hierarchy for module <Reg3bits> in library <work>.

Analyzing hierarchy for module <Subber> in library <work> with parameters.
	ADDER_WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <Reg1bitTogRstSet> in library <work>.

Analyzing hierarchy for module <Reg10bitsDespRightEnaDown> in library <work>.

Analyzing hierarchy for module <ContadorDown50uEnaDown> in library <work>.

Analyzing hierarchy for module <ContadorDown10EnaDown> in library <work>.

Analyzing hierarchy for module <ROMCONT> in library <work>.

Analyzing hierarchy for module <Reg11bitsDespRightEnaDown> in library <work>.

Analyzing hierarchy for module <ContadorDown50uEnaDown2> in library <work>.

Analyzing hierarchy for module <ContadorDown11EnaDown> in library <work>.

Analyzing hierarchy for module <Contador100us> in library <work>.

Analyzing hierarchy for module <FSM_tx_ps2> in library <work> with parameters.
	S0 = "00"
	S1 = "01"
	S2 = "10"
	S3 = "11"

Analyzing hierarchy for module <NewFSM_rx_ps2> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "011"
	S4 = "100"
	S5 = "101"
	S6 = "110"
	S7 = "111"

Analyzing hierarchy for module <ShiftRightReg> in library <work>.

Analyzing hierarchy for module <Contador100us2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TestePantalla>.
Module <TestePantalla> is correct for synthesis.
 
Analyzing module <MouseHandler> in library <work>.
Module <MouseHandler> is correct for synthesis.
 
Analyzing module <ControlPS2Replica> in library <work>.
Module <ControlPS2Replica> is correct for synthesis.
 
Analyzing module <CuentaBitsEnvio> in library <work>.
Module <CuentaBitsEnvio> is correct for synthesis.
 
Analyzing module <FiltroRuido8bits> in library <work>.
Module <FiltroRuido8bits> is correct for synthesis.
 
Analyzing module <PS2_Tx> in library <work>.
Module <PS2_Tx> is correct for synthesis.
 
Analyzing module <Contador100us> in library <work>.
Module <Contador100us> is correct for synthesis.
 
Analyzing module <FSM_tx_ps2> in library <work>.
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
	S3 = 2'b11
Module <FSM_tx_ps2> is correct for synthesis.
 
Analyzing module <Contador100us2> in library <work>.
Module <Contador100us2> is correct for synthesis.
 
Analyzing module <RxRxRx> in library <work>.
Module <RxRxRx> is correct for synthesis.
 
Analyzing module <NewFSM_rx_ps2> in library <work>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3 = 3'b011
	S4 = 3'b100
	S5 = 3'b101
	S6 = 3'b110
	S7 = 3'b111
Module <NewFSM_rx_ps2> is correct for synthesis.
 
Analyzing module <ShiftRightReg> in library <work>.
Module <ShiftRightReg> is correct for synthesis.
 
Analyzing module <FFD> in library <work>.
Module <FFD> is correct for synthesis.
 
Analyzing module <RegistrosTemporalesMouse> in library <work>.
Module <RegistrosTemporalesMouse> is correct for synthesis.
 
Analyzing module <Contador4bits> in library <work>.
Module <Contador4bits> is correct for synthesis.
 
Analyzing module <Reg8bits> in library <work>.
Module <Reg8bits> is correct for synthesis.
 
Analyzing module <Reg5bits> in library <work>.
Module <Reg5bits> is correct for synthesis.
 
Analyzing module <PosicionCursor> in library <work>.
Module <PosicionCursor> is correct for synthesis.
 
Analyzing module <Reg10bits> in library <work>.
Module <Reg10bits> is correct for synthesis.
 
Analyzing module <Reg3bits> in library <work>.
Module <Reg3bits> is correct for synthesis.
 
Analyzing module <Subber> in library <work>.
	ADDER_WIDTH = 32'sb00000000000000000000000000001010
Module <Subber> is correct for synthesis.
 
Analyzing module <PS2MOUSE> in library <work>.
Module <PS2MOUSE> is correct for synthesis.
 
Analyzing module <Buffer1bit> in library <work>.
Module <Buffer1bit> is correct for synthesis.
 
Analyzing module <FSMPS2MOUSE> in library <work>.
	T0 = 4'b0000
	T1 = 4'b0001
	T10 = 4'b1010
	T11 = 4'b1011
	T12 = 4'b1100
	T13 = 4'b1101
	T14 = 4'b1110
	T15 = 4'b1111
	T2 = 4'b0010
	T3 = 4'b0011
	T4 = 4'b0100
	T5 = 4'b0101
	T6 = 4'b0110
	T7 = 4'b0111
	T8 = 4'b1000
	T9 = 4'b1001
Module <FSMPS2MOUSE> is correct for synthesis.
 
Analyzing module <Reg1bitTogRstSet> in library <work>.
Module <Reg1bitTogRstSet> is correct for synthesis.
 
Analyzing module <Reg10bitsDespRightEnaDown> in library <work>.
Module <Reg10bitsDespRightEnaDown> is correct for synthesis.
 
Analyzing module <ContadorDown50uEnaDown> in library <work>.
Module <ContadorDown50uEnaDown> is correct for synthesis.
 
Analyzing module <ContadorDown10EnaDown> in library <work>.
Module <ContadorDown10EnaDown> is correct for synthesis.
 
Analyzing module <FSMPS2MOUSE2> in library <work>.
	T0 = 3'b000
	T1 = 3'b001
	T2 = 3'b010
	T3 = 3'b011
	T4 = 3'b100
	T5 = 3'b101
	T6 = 3'b110
	T7 = 3'b111
Module <FSMPS2MOUSE2> is correct for synthesis.
 
Analyzing module <ROMCONT> in library <work>.
Module <ROMCONT> is correct for synthesis.
 
Analyzing module <Reg11bitsDespRightEnaDown> in library <work>.
Module <Reg11bitsDespRightEnaDown> is correct for synthesis.
 
Analyzing module <ContadorDown50uEnaDown2> in library <work>.
Module <ContadorDown50uEnaDown2> is correct for synthesis.
 
Analyzing module <ContadorDown11EnaDown> in library <work>.
Module <ContadorDown11EnaDown> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CuentaBitsEnvio>.
    Related source file is "CuentaBitsEnvio.v".
    Found 4-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <CuentaBitsEnvio> synthesized.


Synthesizing Unit <FiltroRuido8bits>.
    Related source file is "FiltroRuido8bits.v".
    Found 1-bit register for signal <edge_c>.
    Found 8-bit register for signal <filter_reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <FiltroRuido8bits> synthesized.


Synthesizing Unit <FFD>.
    Related source file is "FFD.v".
    Found 1-bit register for signal <dataout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFD> synthesized.


Synthesizing Unit <Contador100us>.
    Related source file is "Contador100us.v".
    Found 13-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Contador100us> synthesized.


Synthesizing Unit <Contador100us2>.
    Related source file is "Contador100us2.v".
    Found 16-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Contador100us2> synthesized.


Synthesizing Unit <NewFSM_rx_ps2>.
    Related source file is "NewFSM_rx_ps2.v".
    Found finite state machine <FSM_0> for signal <E_Presente>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <NewFSM_rx_ps2> synthesized.


Synthesizing Unit <ShiftRightReg>.
    Related source file is "ShiftRightReg.v".
    Found 8-bit register for signal <Dataout>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ShiftRightReg> synthesized.


Synthesizing Unit <Contador4bits>.
    Related source file is "Contador4bits.v".
    Found 2-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
Unit <Contador4bits> synthesized.


Synthesizing Unit <Reg8bits>.
    Related source file is "Reg8bits.v".
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Reg8bits> synthesized.


Synthesizing Unit <Reg5bits>.
    Related source file is "Reg5bits.v".
    Found 5-bit register for signal <DataOut>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Reg5bits> synthesized.


Synthesizing Unit <Reg10bits>.
    Related source file is "Reg10bits.v".
    Found 10-bit register for signal <DataOut>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Reg10bits> synthesized.


Synthesizing Unit <Reg3bits>.
    Related source file is "Reg3bits.v".
    Found 3-bit register for signal <DataOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Reg3bits> synthesized.


Synthesizing Unit <Subber>.
    Related source file is "Subber.v".
    Found 10-bit subtractor for signal <Sum>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Subber> synthesized.


Synthesizing Unit <Buffer1bit>.
    Related source file is "Buffer1bit.v".
    Found 1-bit tristate buffer for signal <R>.
    Summary:
	inferred   1 Tristate(s).
Unit <Buffer1bit> synthesized.


Synthesizing Unit <Reg1bitTogRstSet>.
    Related source file is "Reg1bitTogRstSet.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg1bitTogRstSet> synthesized.


Synthesizing Unit <Reg10bitsDespRightEnaDown>.
    Related source file is "Reg10bitsDespRightEnaDown.v".
    Found 10-bit register for signal <R>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Reg10bitsDespRightEnaDown> synthesized.


Synthesizing Unit <ContadorDown50uEnaDown>.
    Related source file is "ContadorDown50uEnaDown.v".
    Found 12-bit down counter for signal <R>.
    Summary:
	inferred   1 Counter(s).
Unit <ContadorDown50uEnaDown> synthesized.


Synthesizing Unit <ContadorDown10EnaDown>.
    Related source file is "ContadorDown10EnaDown.v".
    Found 4-bit down counter for signal <R>.
    Summary:
	inferred   1 Counter(s).
Unit <ContadorDown10EnaDown> synthesized.


Synthesizing Unit <ROMCONT>.
    Related source file is "ROMCONT.v".
    Found 8x8-bit ROM for signal <OUT>.
    Found 3-bit up counter for signal <C>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <ROMCONT> synthesized.


Synthesizing Unit <Reg11bitsDespRightEnaDown>.
    Related source file is "Reg11bitsDespRightEnaDown.v".
    Found 1-bit xor8 for signal <P$xor0000> created at line 9.
    Found 11-bit register for signal <R>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Reg11bitsDespRightEnaDown> synthesized.


Synthesizing Unit <ContadorDown50uEnaDown2>.
    Related source file is "ContadorDown50uEnaDown2.v".
    Found 14-bit down counter for signal <R>.
    Summary:
	inferred   1 Counter(s).
Unit <ContadorDown50uEnaDown2> synthesized.


Synthesizing Unit <ContadorDown11EnaDown>.
    Related source file is "ContadorDown11EnaDown.v".
    Found 4-bit down counter for signal <R>.
    Summary:
	inferred   1 Counter(s).
Unit <ContadorDown11EnaDown> synthesized.


Synthesizing Unit <RegistrosTemporalesMouse>.
    Related source file is "RegistrosTemporalesMouse.v".
    Found 1-bit register for signal <rst1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RegistrosTemporalesMouse> synthesized.


Synthesizing Unit <PosicionCursor>.
    Related source file is "PosicionCursor.v".
Unit <PosicionCursor> synthesized.


Synthesizing Unit <RxRxRx>.
    Related source file is "RxRxRx.v".
Unit <RxRxRx> synthesized.


Synthesizing Unit <FSM_tx_ps2>.
    Related source file is "FSM_tx_ps2.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <E_Presente> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <E_Presente> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <E_Presente>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2_c>.
    Found 1-bit tristate buffer for signal <ps2_d>.
    Found 10-bit register for signal <RegOut>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <FSM_tx_ps2> synthesized.


Synthesizing Unit <FSMPS2MOUSE>.
    Related source file is "FSMPS2MOUSE.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <PRE> of Case statement line 107 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <PRE> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <PRE>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 30                                             |
    | Inputs             | 5                                              |
    | Outputs            | 23                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMPS2MOUSE> synthesized.


Synthesizing Unit <FSMPS2MOUSE2>.
    Related source file is "FSMPS2MOUSE2.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <PRE> of Case statement line 66 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <PRE> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1799 - State 111 is never reached in FSM <PRE>.
    Found finite state machine <FSM_3> for signal <PRE>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMPS2MOUSE2> synthesized.


Synthesizing Unit <PS2MOUSE>.
    Related source file is "PS2MOUSE.v".
Unit <PS2MOUSE> synthesized.


Synthesizing Unit <PS2_Tx>.
    Related source file is "PS2_Tx.v".
Unit <PS2_Tx> synthesized.


Synthesizing Unit <ControlPS2Replica>.
    Related source file is "ControlPS2Replica.v".
Unit <ControlPS2Replica> synthesized.


Synthesizing Unit <MouseHandler>.
    Related source file is "MouseHandler.v".
Unit <MouseHandler> synthesized.


Synthesizing Unit <TestePantalla>.
    Related source file is "TestePantalla.v".
Unit <TestePantalla> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 2
# Counters                                             : 9
 12-bit down counter                                   : 1
 13-bit up counter                                     : 1
 14-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 4
 10-bit register                                       : 4
 11-bit register                                       : 1
 3-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 4
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <MM/FSMENV/PRE/FSM> on signal <PRE[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
 111   | unreached
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <MM/FSMREC/PRE/FSM> on signal <PRE[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000000000100
 0011  | 0000000000010000
 0100  | 0000000000100000
 0101  | 0000000001000000
 0110  | 0000000010000000
 0111  | 0000000100000000
 1000  | 0000001000000000
 1001  | 0000010000000000
 1010  | 0000100000000000
 1011  | 0001000000000000
 1100  | 0010000000000000
 1101  | 0100000000000000
 1110  | 1000000000000000
 1111  | 0000000000001000
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <CM/Control/Envio/FSM/E_Presente/FSM> on signal <E_Presente[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CM/Control/FSMBLABLA/FSM/E_Presente/FSM> on signal <E_Presente[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 2
# Counters                                             : 9
 12-bit down counter                                   : 1
 13-bit up counter                                     : 1
 14-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
# Registers                                            : 95
 Flip-Flops                                            : 95
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit TestePantalla: 2 internal tristates are replaced by logic (pull-up yes): N10, N9.
WARNING:Xst:2040 - Unit TestePantalla: 2 multi-source signals are replaced by logic (pull-up yes): PS2CLK_MLTSRCEDGE, PS2DATA_MLTSRCEDGE.

Optimizing unit <TestePantalla> ...

Optimizing unit <FiltroRuido8bits> ...

Optimizing unit <ShiftRightReg> ...

Optimizing unit <Reg8bits> ...

Optimizing unit <Reg10bits> ...

Optimizing unit <Reg10bitsDespRightEnaDown> ...

Optimizing unit <Reg11bitsDespRightEnaDown> ...

Optimizing unit <FSMPS2MOUSE> ...

Optimizing unit <FSMPS2MOUSE2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TestePantalla, actual ratio is 3.
FlipFlop MM/FSMENV/PRE_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 196
 Flip-Flops                                            : 196

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TestePantalla.ngr
Top Level Output File Name         : TestePantalla
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 427
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 29
#      LUT2                        : 62
#      LUT3                        : 43
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 87
#      LUT4_D                      : 10
#      LUT4_L                      : 7
#      MUXCY                       : 69
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 75
# FlipFlops/Latches                : 196
#      FDC                         : 34
#      FDC_1                       : 9
#      FDCE                        : 58
#      FDCE_1                      : 29
#      FDE_1                       : 11
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 2
#      FDR_1                       : 1
#      FDRE                        : 22
#      FDRE_1                      : 11
#      FDRS                        : 1
#      FDSE                        : 15
#      FDSE_1                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 1
#      OBUF                        : 33
#      OBUFT                       : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      172  out of   4656     3%  
 Number of Slice Flip Flops:            196  out of   9312     2%  
 Number of 4 input LUTs:                277  out of   9312     2%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    232    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 196   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------+-----------------------------------------+-------+
Control Signal                                                  | Buffer(FF name)                         | Load  |
----------------------------------------------------------------+-----------------------------------------+-------+
RST                                                             | IBUF                                    | 97    |
CM/Control/Envio/FSM/rstc(CM/Control/Envio/FSM/rstc1:O)         | NONE(CM/Control/Envio/FSM/CC/cuenta_0)  | 16    |
CM/Control/Envio/Segundos/Loco(CM/Control/Envio/Segundos/Loco:O)| NONE(CM/Control/Envio/Segundos/cuenta_0)| 13    |
CM/Control/RESET(CM/Control/RESET1:O)                           | NONE(CM/Control/Trama/cuenta_0)         | 4     |
CM/RegTemp/rst2(CM/RegTemp/rst21:O)                             | NONE(CM/RegTemp/GOGO/cuenta_0)          | 2     |
----------------------------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.766ns (Maximum Frequency: 78.333MHz)
   Minimum input arrival time before clock: 5.715ns
   Maximum output required time after clock: 9.980ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 12.766ns (frequency: 78.333MHz)
  Total number of paths / destination ports: 3212 / 378
-------------------------------------------------------------------------
Delay:               6.383ns (Levels of Logic = 4)
  Source:            MM/FSMENV/PRE_FSM_FFd2_1 (FF)
  Destination:       CM/Control/FSMBLABLA/Shift/Dataout_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: MM/FSMENV/PRE_FSM_FFd2_1 to CM/Control/FSMBLABLA/Shift/Dataout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.120  MM/FSMENV/PRE_FSM_FFd2_1 (MM/FSMENV/PRE_FSM_FFd2_1)
     LUT3:I2->O            1   0.704   0.424  MM/FSMENV/ENABD_SW0 (N28)
     LUT4_D:I3->O          6   0.704   0.673  MM/FSMENV/ENABD (MM/ENABCE)
     LUT4:I3->O            2   0.704   0.451  N9LogicTrst31 (N20)
     LUT4:I3->O            5   0.704   0.000  N9LogicTrst14 (PS2DATA_OBUFT)
     FDCE_1:D                  0.308          CM/Control/FSMBLABLA/Shift/Dataout_7
    ----------------------------------------
    Total                      6.383ns (3.715ns logic, 2.668ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              5.715ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       MM/FSMENV/REGD/R_0 (FF)
  Destination Clock: CLK falling

  Data Path: RST to MM/FSMENV/REGD/R_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           122   1.218   1.466  RST_IBUF (RST_IBUF)
     LUT3_D:I0->LO         1   0.704   0.135  MM/FSMENV/_or00001 (N711)
     LUT3:I2->O           11   0.704   0.933  MM/FSMENV/REGD/R_not00011 (MM/FSMENV/REGD/R_not0001)
     FDE_1:CE                  0.555          MM/FSMENV/REGD/R_0
    ----------------------------------------
    Total                      5.715ns (3.181ns logic, 2.534ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 127 / 35
-------------------------------------------------------------------------
Offset:              9.980ns (Levels of Logic = 5)
  Source:            MM/FSMENV/PRE_FSM_FFd2_1 (FF)
  Destination:       PS2DATA (PAD)
  Source Clock:      CLK rising

  Data Path: MM/FSMENV/PRE_FSM_FFd2_1 to PS2DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.120  MM/FSMENV/PRE_FSM_FFd2_1 (MM/FSMENV/PRE_FSM_FFd2_1)
     LUT3:I2->O            1   0.704   0.424  MM/FSMENV/ENABD_SW0 (N28)
     LUT4_D:I3->O          6   0.704   0.673  MM/FSMENV/ENABD (MM/ENABCE)
     LUT4:I3->O            2   0.704   0.451  N9LogicTrst31 (N20)
     LUT4:I3->O            5   0.704   0.633  N9LogicTrst14 (PS2DATA_OBUFT)
     OBUFT:I->O                3.272          PS2DATA_OBUFT (PS2DATA)
    ----------------------------------------
    Total                      9.980ns (6.679ns logic, 3.301ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.36 secs
 
--> 

Total memory usage is 284876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

