<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="traffic_light.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/traffic_light_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/traffic_light_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="traffic_light.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="traffic_light.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="traffic_light.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="traffic_light.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="traffic_light.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="traffic_light.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="traffic_light.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="traffic_light.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="traffic_light.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="traffic_light.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="traffic_light.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="traffic_light.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="traffic_light.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="traffic_light.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="traffic_light.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="traffic_light.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="traffic_light.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="traffic_light.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="traffic_light.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="traffic_light.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="traffic_light.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="traffic_light.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="traffic_light.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="traffic_light_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="traffic_light_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="traffic_light_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="traffic_light_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="traffic_light_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="traffic_light_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="traffic_light_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="traffic_light_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="traffic_light_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="traffic_light_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="traffic_light_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="traffic_light_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="traffic_light_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="traffic_light_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="traffic_light_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1757232185" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1757232185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757232185" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="575114632415293377" xil_pn:start_ts="1757232185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757232185" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2837905242425672566" xil_pn:start_ts="1757232185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757232185" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1757232185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757232185" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2995489942882758845" xil_pn:start_ts="1757232185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757232185" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1757232185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757232185" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6449364534574390316" xil_pn:start_ts="1757232185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757234522" xil_pn:in_ck="-7422433270184860698" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8279933835883944409" xil_pn:start_ts="1757234504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="traffic_light.lso"/>
      <outfile xil_pn:name="traffic_light.ngc"/>
      <outfile xil_pn:name="traffic_light.ngr"/>
      <outfile xil_pn:name="traffic_light.prj"/>
      <outfile xil_pn:name="traffic_light.stx"/>
      <outfile xil_pn:name="traffic_light.syr"/>
      <outfile xil_pn:name="traffic_light.xst"/>
      <outfile xil_pn:name="traffic_light_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1757235142" xil_pn:in_ck="-7422433270184861950" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7241836350347955566" xil_pn:start_ts="1757235142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757235166" xil_pn:in_ck="6334561041832300606" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8820299479841552853" xil_pn:start_ts="1757235153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="traffic_light.bld"/>
      <outfile xil_pn:name="traffic_light.ngd"/>
      <outfile xil_pn:name="traffic_light_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1757235189" xil_pn:in_ck="-9220834657945816481" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4756088955047530681" xil_pn:start_ts="1757235166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="traffic_light.pcf"/>
      <outfile xil_pn:name="traffic_light_map.map"/>
      <outfile xil_pn:name="traffic_light_map.mrp"/>
      <outfile xil_pn:name="traffic_light_map.ncd"/>
      <outfile xil_pn:name="traffic_light_map.ngm"/>
      <outfile xil_pn:name="traffic_light_map.xrpt"/>
      <outfile xil_pn:name="traffic_light_summary.xml"/>
      <outfile xil_pn:name="traffic_light_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1757235223" xil_pn:in_ck="-1396296286877418600" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1757235189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="traffic_light.ncd"/>
      <outfile xil_pn:name="traffic_light.pad"/>
      <outfile xil_pn:name="traffic_light.par"/>
      <outfile xil_pn:name="traffic_light.ptwx"/>
      <outfile xil_pn:name="traffic_light.unroutes"/>
      <outfile xil_pn:name="traffic_light.xpi"/>
      <outfile xil_pn:name="traffic_light_pad.csv"/>
      <outfile xil_pn:name="traffic_light_pad.txt"/>
      <outfile xil_pn:name="traffic_light_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1757384137" xil_pn:in_ck="-7422433270184869575" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1757384121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="traffic_light.bgn"/>
      <outfile xil_pn:name="traffic_light.bit"/>
      <outfile xil_pn:name="traffic_light.drc"/>
      <outfile xil_pn:name="traffic_light.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1757386311" xil_pn:in_ck="-7422433270184882429" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1757386309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1757235261" xil_pn:in_ck="-7422433270184869575" xil_pn:name="TRAN_XPower_spartan6" xil_pn:prop_ck="1949643303204221642" xil_pn:start_ts="1757235261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757235223" xil_pn:in_ck="-3497194468994590373" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1757235210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="traffic_light.twr"/>
      <outfile xil_pn:name="traffic_light.twx"/>
    </transform>
    <transform xil_pn:end_ts="1757235148" xil_pn:in_ck="-7422433270184869444" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-1201191331517934134" xil_pn:start_ts="1757235142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/traffic_light_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/traffic_light_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
