# ðŸ‘‹ Hi, I'm Sreevatsa Kolachana

Welcome to my GitHub portfolio! Iâ€™m currently pursuing my Masterâ€™s in Computer Engineering at NC State University, specializing in **ASIC/SoC Design**, **Design Verification**, **Physical Design**, and **Silicon Engineering**.

I'm passionate about building efficient and scalable hardware systems â€” from RTL design and verification to physical implementation and post-layout analysis. My work spans across the **front-end and back-end VLSI flow**, blending logic design, architectural thinking, verification coverage, and layout optimization to deliver high-performance digital systems.

---

## ðŸ”§ Areas of Interest

- **ASIC & SoC Design** â€“ RTL development, system-level integration, and functional correctness
- **Design Verification** â€“ UVM-based environments, constrained random testing, coverage metrics
- **Physical Design** â€“ Floorplanning, placement & routing, timing closure, and parasitic-aware optimization
- **Silicon Systems** â€“ Power/performance/area (PPA) trade-offs, signal integrity, and post-layout simulation
- **Computer Architecture** â€“ Pipelining, multi-core architectures, cache hierarchies, and memory systems

---

## ðŸ“‚ Featured Projects

- [**128-bit Synchronous SRAM design at 3nm node**](./projects/sram-design.md)  
  Ultra-high-speed SRAM design using GAAFET technology with full custom layout and post-layout simulation.

- [**Implementation of Transformer Self-attention mechanism for NLP applications using Verilog HDL**](./projects/transformer-verilog.md)  
  Implemented a Verilog-based accelerator for NLP attention mechanisms using fixed-point computation and matrix multipliers.

- [**Functional Verification of I2C Multi-Bus Controller using System Verilog**](./projects/i2c-verification.md)  
  Developed a layered SystemVerilog testbench for verifying an I2C master with Wishbone interface.
  
- [**Cache Hierarchy Simulator**](./projects/cache-sim.md)  
  Simulated and optimized a two-level cache system with stream buffers and prefetching, analyzing access time and miss rate.

- [**Branch Predictor Simulator**](./projects/branch-predictor.md)  
  Designed dynamic prediction strategies (bimodal, gshare, hybrid) and evaluated misprediction rates using real benchmarks.
  

---

## ðŸ“« Contact

- ðŸ“ Raleigh, NC, USA  
- ðŸ“§ [sreevatsa721@gmail.com](mailto:sreevatsa721@gmail.com)  
- ðŸ”— [LinkedIn](https://linkedin.com/in/sreevatsa-kolachana)

Feel free to explore my work, and letâ€™s connect if youâ€™re working on something exciting in the world of digital design, verification, or silicon tape-out!

---

> *"Stay Hungry. Stay Foolish." â€“ Steve Jobs*

