
AMIT_project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000080  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000049c  2**0
                  ALLOC, LOAD, DATA
  2 .comment      0000002f  00000000  00000000  0000049c  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 00000046  00000000  00000000  000004cb  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000e0  00000000  00000000  00000511  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001825  00000000  00000000  000005f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000008d9  00000000  00000000  00001e16  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000008d2  00000000  00000000  000026ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000140  00000000  00000000  00002fc4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000001e1  00000000  00000000  00003104  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000005da  00000000  00000000  000032e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c0  00000000  00000000  000038bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00000416  00000416  0000048a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00003980  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.H7sgment_init 0000000a  000003ec  000003ec  00000460  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.H7segment_write_number 0000004c  000002ae  000002ae  00000322  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.H7segment_Enable_left 00000008  000003f6  000003f6  0000046a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.H7segment_Disable_left 00000008  000003fe  000003fe  00000472  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.H7segment_Enable_right 00000008  00000406  00000406  0000047a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.H7segment_Disable_right 00000008  0000040e  0000040e  00000482  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.H7segment_operation 00000094  0000021a  0000021a  0000028e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.PB_init 00000004  0000041a  0000041a  0000048e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.main    0000019a  00000080  00000080  000000f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.init_ADC 0000001a  00000398  00000398  0000040c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.ADC_read 00000030  000002fa  000002fa  0000036e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.MEEPROM_write 00000018  000003b2  000003b2  00000426  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.libgcc.div 00000028  0000032a  0000032a  0000039e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.libgcc  0000000c  000003e0  000003e0  00000454  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.libgcc.mul 0000001e  0000037a  0000037a  000003ee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.libgcc.div 00000028  00000352  00000352  000003c6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.__dummy_fini 00000002  00000422  00000422  00000496  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.__dummy_funcs_on_exit 00000002  00000424  00000424  00000498  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.__dummy_simulator_exit 00000002  00000426  00000426  0000049a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.exit    00000016  000003ca  000003ca  0000043e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text._Exit   00000004  0000041e  0000041e  00000492  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
   8:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
   c:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  10:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  14:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  18:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  1c:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  20:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  24:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  28:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  2c:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  30:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  34:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  38:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  3c:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  40:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  44:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  48:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  4c:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  50:	0c 94 0b 02 	jmp	0x416	; 0x416 <__bad_interrupt>
  54:	5f 01       	movw	r10, r30
  56:	62 01       	movw	r12, r4
  58:	65 01       	movw	r12, r10
  5a:	68 01       	movw	r12, r16
  5c:	6b 01       	movw	r12, r22
  5e:	6e 01       	movw	r12, r28
  60:	71 01       	movw	r14, r2
  62:	74 01       	movw	r14, r8
  64:	77 01       	movw	r14, r14
  66:	7a 01       	movw	r14, r20

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf e5       	ldi	r28, 0x5F	; 95
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 40 00 	call	0x80	; 0x80 <_etext>
  78:	0c 94 e5 01 	jmp	0x3ca	; 0x3ca <exit>

0000007c <_exit>:
  7c:	f8 94       	cli

0000007e <__stop_program>:
  7e:	ff cf       	rjmp	.-2      	; 0x7e <__stop_program>

Disassembly of section .text:

00000416 <__bad_interrupt>:
 416:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.H7sgment_init:

000003ec <H7sgment_init>:
#include <avr/io.h>
#include <avr/delay.h>

void H7sgment_init()
{
	DDRD = 0b00001111;
 3ec:	8f e0       	ldi	r24, 0x0F	; 15
 3ee:	81 bb       	out	0x11, r24	; 17
	DDRB = 0xff;
 3f0:	8f ef       	ldi	r24, 0xFF	; 255
 3f2:	87 bb       	out	0x17, r24	; 23
 3f4:	08 95       	ret

Disassembly of section .text.H7segment_write_number:

000002ae <H7segment_write_number>:
}
void H7segment_write_number(int number)
{
	switch (number)
 2ae:	8a 30       	cpi	r24, 0x0A	; 10
 2b0:	91 05       	cpc	r25, r1
 2b2:	10 f5       	brcc	.+68     	; 0x2f8 <H7segment_write_number+0x4a>
 2b4:	fc 01       	movw	r30, r24
 2b6:	e6 5d       	subi	r30, 0xD6	; 214
 2b8:	ff 4f       	sbci	r31, 0xFF	; 255
 2ba:	0c 94 f0 01 	jmp	0x3e0	; 0x3e0 <__tablejump2__>
	{
		case 0:
		PORTD = 0b00111111;
 2be:	8f e3       	ldi	r24, 0x3F	; 63
 2c0:	82 bb       	out	0x12, r24	; 18
		break;
 2c2:	08 95       	ret
		
		case 1:
		PORTD = 0b00000110;
 2c4:	86 e0       	ldi	r24, 0x06	; 6
 2c6:	82 bb       	out	0x12, r24	; 18
		break;
 2c8:	08 95       	ret
		
		case 2:
		PORTD = 0b11011011;
 2ca:	8b ed       	ldi	r24, 0xDB	; 219
 2cc:	82 bb       	out	0x12, r24	; 18
		break;
 2ce:	08 95       	ret
		
		case 3:
		PORTD = 0b11001111;
 2d0:	8f ec       	ldi	r24, 0xCF	; 207
 2d2:	82 bb       	out	0x12, r24	; 18
		break;
 2d4:	08 95       	ret
		
		case 4:
		PORTD = 0b01100110;
 2d6:	86 e6       	ldi	r24, 0x66	; 102
 2d8:	82 bb       	out	0x12, r24	; 18
		break;
 2da:	08 95       	ret
		
		case 5:
		PORTD = 0b01101101;
 2dc:	8d e6       	ldi	r24, 0x6D	; 109
 2de:	82 bb       	out	0x12, r24	; 18
		break;
 2e0:	08 95       	ret
		
		case 6:
		PORTD = 0b01111101;
 2e2:	8d e7       	ldi	r24, 0x7D	; 125
 2e4:	82 bb       	out	0x12, r24	; 18
		break;
 2e6:	08 95       	ret
		
		case 7:
		PORTD = 0b00000111;
 2e8:	87 e0       	ldi	r24, 0x07	; 7
 2ea:	82 bb       	out	0x12, r24	; 18
		break;
 2ec:	08 95       	ret
		
		case 8:
		PORTD = 0b01111111;
 2ee:	8f e7       	ldi	r24, 0x7F	; 127
 2f0:	82 bb       	out	0x12, r24	; 18
		break;
 2f2:	08 95       	ret
		
		case 9:
		PORTD = 0b01100111;
 2f4:	87 e6       	ldi	r24, 0x67	; 103
 2f6:	82 bb       	out	0x12, r24	; 18
 2f8:	08 95       	ret

Disassembly of section .text.H7segment_Enable_left:

000003f6 <H7segment_Enable_left>:
		break;	
	}
}

void H7segment_Enable_left()
{PORTB &= ~(1<<6);}
 3f6:	88 b3       	in	r24, 0x18	; 24
 3f8:	8f 7b       	andi	r24, 0xBF	; 191
 3fa:	88 bb       	out	0x18, r24	; 24
 3fc:	08 95       	ret

Disassembly of section .text.H7segment_Disable_left:

000003fe <H7segment_Disable_left>:
	
void H7segment_Disable_left()
{PORTB |= (1<<6);}
 3fe:	88 b3       	in	r24, 0x18	; 24
 400:	80 64       	ori	r24, 0x40	; 64
 402:	88 bb       	out	0x18, r24	; 24
 404:	08 95       	ret

Disassembly of section .text.H7segment_Enable_right:

00000406 <H7segment_Enable_right>:
	
void H7segment_Enable_right()
{PORTB &= ~(1<<7);}
 406:	88 b3       	in	r24, 0x18	; 24
 408:	8f 77       	andi	r24, 0x7F	; 127
 40a:	88 bb       	out	0x18, r24	; 24
 40c:	08 95       	ret

Disassembly of section .text.H7segment_Disable_right:

0000040e <H7segment_Disable_right>:
	
void H7segment_Disable_right()
{PORTB |= (1<<7);}
 40e:	88 b3       	in	r24, 0x18	; 24
 410:	80 68       	ori	r24, 0x80	; 128
 412:	88 bb       	out	0x18, r24	; 24
 414:	08 95       	ret

Disassembly of section .text.H7segment_operation:

0000021a <H7segment_operation>:
	
void H7segment_operation(uint16_t number)
{
 21a:	cf 93       	push	r28
 21c:	df 93       	push	r29
 21e:	ac 01       	movw	r20, r24
	int right_num;
	int left_num;
		right_num = number%10;
 220:	9c 01       	movw	r18, r24
 222:	ad ec       	ldi	r26, 0xCD	; 205
 224:	bc ec       	ldi	r27, 0xCC	; 204
 226:	0e 94 bd 01 	call	0x37a	; 0x37a <__umulhisi3>
 22a:	ec 01       	movw	r28, r24
 22c:	d6 95       	lsr	r29
 22e:	c7 95       	ror	r28
 230:	d6 95       	lsr	r29
 232:	c7 95       	ror	r28
 234:	d6 95       	lsr	r29
 236:	c7 95       	ror	r28
 238:	ce 01       	movw	r24, r28
 23a:	88 0f       	add	r24, r24
 23c:	99 1f       	adc	r25, r25
 23e:	cc 0f       	add	r28, r28
 240:	dd 1f       	adc	r29, r29
 242:	cc 0f       	add	r28, r28
 244:	dd 1f       	adc	r29, r29
 246:	cc 0f       	add	r28, r28
 248:	dd 1f       	adc	r29, r29
 24a:	c8 0f       	add	r28, r24
 24c:	d9 1f       	adc	r29, r25
 24e:	ca 01       	movw	r24, r20
 250:	8c 1b       	sub	r24, r28
 252:	9d 0b       	sbc	r25, r29
 254:	ec 01       	movw	r28, r24
		left_num = number/10;
 256:	0e 94 bd 01 	call	0x37a	; 0x37a <__umulhisi3>
		H7segment_write_number(left_num);
 25a:	96 95       	lsr	r25
 25c:	87 95       	ror	r24
 25e:	96 95       	lsr	r25
 260:	87 95       	ror	r24
 262:	96 95       	lsr	r25
 264:	87 95       	ror	r24
 266:	0e 94 57 01 	call	0x2ae	; 0x2ae <H7segment_write_number>
		H7segment_Enable_left();
 26a:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <H7segment_Enable_left>
		H7segment_Disable_right();
 26e:	0e 94 07 02 	call	0x40e	; 0x40e <H7segment_Disable_right>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 272:	83 ec       	ldi	r24, 0xC3	; 195
 274:	99 e0       	ldi	r25, 0x09	; 9
 276:	01 97       	sbiw	r24, 0x01	; 1
 278:	f1 f7       	brne	.-4      	; 0x276 <H7segment_operation+0x5c>
 27a:	00 c0       	rjmp	.+0      	; 0x27c <H7segment_operation+0x62>
 27c:	00 00       	nop
		_delay_ms(10);
		H7segment_Disable_left();
 27e:	0e 94 ff 01 	call	0x3fe	; 0x3fe <H7segment_Disable_left>
		H7segment_Disable_right();
 282:	0e 94 07 02 	call	0x40e	; 0x40e <H7segment_Disable_right>
		H7segment_write_number(right_num);
 286:	ce 01       	movw	r24, r28
 288:	0e 94 57 01 	call	0x2ae	; 0x2ae <H7segment_write_number>
		H7segment_Enable_right();
 28c:	0e 94 03 02 	call	0x406	; 0x406 <H7segment_Enable_right>
		H7segment_Disable_left();
 290:	0e 94 ff 01 	call	0x3fe	; 0x3fe <H7segment_Disable_left>
 294:	83 ec       	ldi	r24, 0xC3	; 195
 296:	99 e0       	ldi	r25, 0x09	; 9
 298:	01 97       	sbiw	r24, 0x01	; 1
 29a:	f1 f7       	brne	.-4      	; 0x298 <H7segment_operation+0x7e>
 29c:	00 c0       	rjmp	.+0      	; 0x29e <H7segment_operation+0x84>
 29e:	00 00       	nop
		_delay_ms(10);
		H7segment_Disable_right();
 2a0:	0e 94 07 02 	call	0x40e	; 0x40e <H7segment_Disable_right>
        H7segment_Disable_left();		
 2a4:	0e 94 ff 01 	call	0x3fe	; 0x3fe <H7segment_Disable_left>
}
 2a8:	df 91       	pop	r29
 2aa:	cf 91       	pop	r28
 2ac:	08 95       	ret

Disassembly of section .text.PB_init:

0000041a <PB_init>:
#include <avr/delay.h>


void PB_init()
{
	DDRC = 0b00000000;
 41a:	14 ba       	out	0x14, r1	; 20
 41c:	08 95       	ret

Disassembly of section .text.main:

00000080 <main>:
#include "MCAL/MEEPROM/MEEPROM-interface.h"


int main(void)
{
	DDRA &= ~(1<<0);
  80:	8a b3       	in	r24, 0x1a	; 26
  82:	8e 7f       	andi	r24, 0xFE	; 254
  84:	8a bb       	out	0x1a, r24	; 26
	DDRB = 0xff;
  86:	8f ef       	ldi	r24, 0xFF	; 255
  88:	87 bb       	out	0x17, r24	; 23
	char first_num;
	char sec_num;
	int right_n;
	int left_n;
	
	PB_init();
  8a:	0e 94 0d 02 	call	0x41a	; 0x41a <PB_init>
    init_ADC();
  8e:	0e 94 cc 01 	call	0x398	; 0x398 <init_ADC>
	H7sgment_init(); 
  92:	0e 94 f6 01 	call	0x3ec	; 0x3ec <H7sgment_init>
	int button = 0;
	int flag;
	double voltage;
	double temperature;
	int _temperature;
	int average_cel =0;
  96:	a1 2c       	mov	r10, r1
  98:	b1 2c       	mov	r11, r1
int main(void)
{
	DDRA &= ~(1<<0);
	DDRB = 0xff;
	int temp = 60;
	int button = 0;
  9a:	e1 2c       	mov	r14, r1
  9c:	f1 2c       	mov	r15, r1

int main(void)
{
	DDRA &= ~(1<<0);
	DDRB = 0xff;
	int temp = 60;
  9e:	0c e3       	ldi	r16, 0x3C	; 60
  a0:	10 e0       	ldi	r17, 0x00	; 0
    init_ADC();
	H7sgment_init(); 
    while(1)
    {
		
			if (PINC&(1<<2))
  a2:	9a 9b       	sbis	0x13, 2	; 19
  a4:	07 c0       	rjmp	.+14     	; 0xb4 <main+0x34>
			{
				while(PINC&(1<<2));
  a6:	9a 99       	sbic	0x13, 2	; 19
  a8:	fe cf       	rjmp	.-4      	; 0xa6 <main+0x26>
				button =1;
				flag =0;
  aa:	c1 2c       	mov	r12, r1
  ac:	d1 2c       	mov	r13, r1
    {
		
			if (PINC&(1<<2))
			{
				while(PINC&(1<<2));
				button =1;
  ae:	ee 24       	eor	r14, r14
  b0:	e3 94       	inc	r14
  b2:	f1 2c       	mov	r15, r1
				flag =0;
			}
		if ((flag == 0) & (button ==1))
  b4:	91 e0       	ldi	r25, 0x01	; 1
  b6:	c1 14       	cp	r12, r1
  b8:	d1 04       	cpc	r13, r1
  ba:	09 f0       	breq	.+2      	; 0xbe <main+0x3e>
  bc:	90 e0       	ldi	r25, 0x00	; 0
  be:	81 e0       	ldi	r24, 0x01	; 1
  c0:	21 e0       	ldi	r18, 0x01	; 1
  c2:	e2 16       	cp	r14, r18
  c4:	f1 04       	cpc	r15, r1
  c6:	09 f0       	breq	.+2      	; 0xca <main+0x4a>
  c8:	80 e0       	ldi	r24, 0x00	; 0
  ca:	89 23       	and	r24, r25
  cc:	09 f5       	brne	.+66     	; 0x110 <main+0x90>
  ce:	e9 cf       	rjmp	.-46     	; 0xa2 <main+0x22>
		
		{
	
			for (int i=0; i<10 ;i++)
			{
				voltage = (ADC_read(0)/2)*76;
  d0:	80 e0       	ldi	r24, 0x00	; 0
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	0e 94 7d 01 	call	0x2fa	; 0x2fa <ADC_read>
  d8:	99 23       	and	r25, r25
  da:	0c f4       	brge	.+2      	; 0xde <main+0x5e>
  dc:	01 96       	adiw	r24, 0x01	; 1
  de:	9c 01       	movw	r18, r24
  e0:	35 95       	asr	r19
  e2:	27 95       	ror	r18
  e4:	4c e4       	ldi	r20, 0x4C	; 76
  e6:	42 9f       	mul	r20, r18
  e8:	c0 01       	movw	r24, r0
  ea:	43 9f       	mul	r20, r19
  ec:	90 0d       	add	r25, r0
  ee:	11 24       	eor	r1, r1
				_temperature = (((int)voltage)/84)-1;
  f0:	64 e5       	ldi	r22, 0x54	; 84
  f2:	70 e0       	ldi	r23, 0x00	; 0
  f4:	0e 94 95 01 	call	0x32a	; 0x32a <__divmodhi4>
  f8:	61 50       	subi	r22, 0x01	; 1
  fa:	71 09       	sbc	r23, r1
				average_cel += _temperature;
  fc:	a6 0e       	add	r10, r22
  fe:	b7 1e       	adc	r11, r23
 100:	89 e6       	ldi	r24, 0x69	; 105
 102:	98 e1       	ldi	r25, 0x18	; 24
 104:	01 97       	sbiw	r24, 0x01	; 1
 106:	f1 f7       	brne	.-4      	; 0x104 <main+0x84>
 108:	00 c0       	rjmp	.+0      	; 0x10a <main+0x8a>
 10a:	00 00       	nop
			}
		if ((flag == 0) & (button ==1))
		
		{
	
			for (int i=0; i<10 ;i++)
 10c:	21 96       	adiw	r28, 0x01	; 1
 10e:	02 c0       	rjmp	.+4      	; 0x114 <main+0x94>
 110:	c0 e0       	ldi	r28, 0x00	; 0
 112:	d0 e0       	ldi	r29, 0x00	; 0
 114:	ca 30       	cpi	r28, 0x0A	; 10
 116:	d1 05       	cpc	r29, r1
 118:	dc f2       	brlt	.-74     	; 0xd0 <main+0x50>
				voltage = (ADC_read(0)/2)*76;
				_temperature = (((int)voltage)/84)-1;
				average_cel += _temperature;
				_delay_ms(25);
			}
			average_cel /=10;
 11a:	c5 01       	movw	r24, r10
 11c:	6a e0       	ldi	r22, 0x0A	; 10
 11e:	70 e0       	ldi	r23, 0x00	; 0
 120:	0e 94 95 01 	call	0x32a	; 0x32a <__divmodhi4>
 124:	86 2f       	mov	r24, r22
 126:	97 2f       	mov	r25, r23
 128:	a6 2e       	mov	r10, r22
 12a:	b7 2e       	mov	r11, r23
			H7segment_operation(average_cel);
 12c:	0e 94 0d 01 	call	0x21a	; 0x21a <H7segment_operation>
			
			if ((PINC&(1<<0))|(PINC&(1<<1)))
 130:	93 b3       	in	r25, 0x13	; 19
 132:	83 b3       	in	r24, 0x13	; 19
 134:	91 70       	andi	r25, 0x01	; 1
 136:	82 70       	andi	r24, 0x02	; 2
 138:	89 2b       	or	r24, r25
 13a:	41 f1       	breq	.+80     	; 0x18c <main+0x10c>
			{
				if(PINC & (1<<0))
 13c:	98 9b       	sbis	0x13, 0	; 19
 13e:	05 c0       	rjmp	.+10     	; 0x14a <main+0xca>
				{
					while( PINC&(1<<0));
 140:	98 99       	sbic	0x13, 0	; 19
 142:	fe cf       	rjmp	.-4      	; 0x140 <main+0xc0>
					temp+=5;
 144:	0b 5f       	subi	r16, 0xFB	; 251
 146:	1f 4f       	sbci	r17, 0xFF	; 255
 148:	06 c0       	rjmp	.+12     	; 0x156 <main+0xd6>
				}
				else if(PINC&(1<<1))
 14a:	99 9b       	sbis	0x13, 1	; 19
 14c:	04 c0       	rjmp	.+8      	; 0x156 <main+0xd6>
				{
					while(PINC&(1<<1));
 14e:	99 99       	sbic	0x13, 1	; 19
 150:	fe cf       	rjmp	.-4      	; 0x14e <main+0xce>
					temp -=5;
 152:	05 50       	subi	r16, 0x05	; 5
 154:	11 09       	sbc	r17, r1
				}
				if ((temp>=35)&&(temp<=75))
 156:	90 2e       	mov	r9, r16
 158:	81 2e       	mov	r8, r17
 15a:	c8 01       	movw	r24, r16
 15c:	83 97       	sbiw	r24, 0x23	; 35
 15e:	89 97       	sbiw	r24, 0x29	; 41
 160:	80 f0       	brcs	.+32     	; 0x182 <main+0x102>
 162:	14 c0       	rjmp	.+40     	; 0x18c <main+0x10c>
				{
					for(int i=0 ; i<5 ; i++)
					{
						H7segment_operation(temp);
 164:	89 2d       	mov	r24, r9
 166:	98 2d       	mov	r25, r8
 168:	0e 94 0d 01 	call	0x21a	; 0x21a <H7segment_operation>
 16c:	9f e3       	ldi	r25, 0x3F	; 63
 16e:	2d e0       	ldi	r18, 0x0D	; 13
 170:	83 e0       	ldi	r24, 0x03	; 3
 172:	91 50       	subi	r25, 0x01	; 1
 174:	20 40       	sbci	r18, 0x00	; 0
 176:	80 40       	sbci	r24, 0x00	; 0
 178:	e1 f7       	brne	.-8      	; 0x172 <main+0xf2>
 17a:	00 c0       	rjmp	.+0      	; 0x17c <main+0xfc>
 17c:	00 00       	nop
					while(PINC&(1<<1));
					temp -=5;
				}
				if ((temp>=35)&&(temp<=75))
				{
					for(int i=0 ; i<5 ; i++)
 17e:	21 96       	adiw	r28, 0x01	; 1
 180:	02 c0       	rjmp	.+4      	; 0x186 <main+0x106>
 182:	c0 e0       	ldi	r28, 0x00	; 0
 184:	d0 e0       	ldi	r29, 0x00	; 0
 186:	c5 30       	cpi	r28, 0x05	; 5
 188:	d1 05       	cpc	r29, r1
 18a:	64 f3       	brlt	.-40     	; 0x164 <main+0xe4>
						_delay_ms(1000);            //1000
				}
			}
				}
			
			if (average_cel < temp-5)
 18c:	c8 01       	movw	r24, r16
 18e:	05 97       	sbiw	r24, 0x05	; 5
 190:	a8 16       	cp	r10, r24
 192:	b9 06       	cpc	r11, r25
 194:	8c f4       	brge	.+34     	; 0x1b8 <main+0x138>
			{
				PORTB |= (1<<0);
 196:	88 b3       	in	r24, 0x18	; 24
 198:	81 60       	ori	r24, 0x01	; 1
 19a:	88 bb       	out	0x18, r24	; 24
				PORTB &= ~(1<<2); 
 19c:	88 b3       	in	r24, 0x18	; 24
 19e:	8b 7f       	andi	r24, 0xFB	; 251
 1a0:	88 bb       	out	0x18, r24	; 24
				PORTB ^= (1<<1);
 1a2:	98 b3       	in	r25, 0x18	; 24
 1a4:	82 e0       	ldi	r24, 0x02	; 2
 1a6:	89 27       	eor	r24, r25
 1a8:	88 bb       	out	0x18, r24	; 24
 1aa:	89 e6       	ldi	r24, 0x69	; 105
 1ac:	98 e1       	ldi	r25, 0x18	; 24
 1ae:	01 97       	sbiw	r24, 0x01	; 1
 1b0:	f1 f7       	brne	.-4      	; 0x1ae <main+0x12e>
 1b2:	00 c0       	rjmp	.+0      	; 0x1b4 <main+0x134>
 1b4:	00 00       	nop
 1b6:	15 c0       	rjmp	.+42     	; 0x1e2 <main+0x162>
				_delay_ms(25);     //1000
				                 
			}
			else if (average_cel==temp)
 1b8:	0a 15       	cp	r16, r10
 1ba:	1b 05       	cpc	r17, r11
 1bc:	21 f4       	brne	.+8      	; 0x1c6 <main+0x146>
			{
				PORTB &= ~(1<<1);
 1be:	88 b3       	in	r24, 0x18	; 24
 1c0:	8d 7f       	andi	r24, 0xFD	; 253
 1c2:	88 bb       	out	0x18, r24	; 24
 1c4:	0e c0       	rjmp	.+28     	; 0x1e2 <main+0x162>
			}
			else if (average_cel > temp+5)
 1c6:	c8 01       	movw	r24, r16
 1c8:	05 96       	adiw	r24, 0x05	; 5
 1ca:	8a 15       	cp	r24, r10
 1cc:	9b 05       	cpc	r25, r11
 1ce:	4c f4       	brge	.+18     	; 0x1e2 <main+0x162>
			{
				PORTB &= ~(1<<0);
 1d0:	88 b3       	in	r24, 0x18	; 24
 1d2:	8e 7f       	andi	r24, 0xFE	; 254
 1d4:	88 bb       	out	0x18, r24	; 24
				PORTB |= (1<<2);
 1d6:	88 b3       	in	r24, 0x18	; 24
 1d8:	84 60       	ori	r24, 0x04	; 4
 1da:	88 bb       	out	0x18, r24	; 24
				PORTB |= (1<<1);
 1dc:	88 b3       	in	r24, 0x18	; 24
 1de:	82 60       	ori	r24, 0x02	; 2
 1e0:	88 bb       	out	0x18, r24	; 24
			}
						//first_num = MEEPROM_read(0x00) - '0';
						//sec_num = MEEPROM_read(0x01) - '0';
						//temp = (first_num * 10) + sec_num;
			if ((PINC&(1<<2)))
 1e2:	9a 9b       	sbis	0x13, 2	; 19
 1e4:	5e cf       	rjmp	.-324    	; 0xa2 <main+0x22>
			{
				while(PINC&(1<<2));
 1e6:	9a 99       	sbic	0x13, 2	; 19
 1e8:	fe cf       	rjmp	.-4      	; 0x1e6 <main+0x166>
				DDRD = 0x00;
 1ea:	11 ba       	out	0x11, r1	; 17
				button = 0;
				flag = 1;
				
					right_n = temp%10;
 1ec:	c8 01       	movw	r24, r16
 1ee:	6a e0       	ldi	r22, 0x0A	; 10
 1f0:	70 e0       	ldi	r23, 0x00	; 0
 1f2:	0e 94 95 01 	call	0x32a	; 0x32a <__divmodhi4>
 1f6:	c8 2f       	mov	r28, r24
					left_n = temp/10;
				MEEPROM_write(0x00 ,(left_n+'0'));
 1f8:	60 5d       	subi	r22, 0xD0	; 208
 1fa:	80 e0       	ldi	r24, 0x00	; 0
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <MEEPROM_write>
				MEEPROM_write(0x01 ,(right_n+'0'));
 202:	60 e3       	ldi	r22, 0x30	; 48
 204:	6c 0f       	add	r22, r28
 206:	81 e0       	ldi	r24, 0x01	; 1
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <MEEPROM_write>
			if ((PINC&(1<<2)))
			{
				while(PINC&(1<<2));
				DDRD = 0x00;
				button = 0;
				flag = 1;
 20e:	cc 24       	eor	r12, r12
 210:	c3 94       	inc	r12
 212:	d1 2c       	mov	r13, r1
						//temp = (first_num * 10) + sec_num;
			if ((PINC&(1<<2)))
			{
				while(PINC&(1<<2));
				DDRD = 0x00;
				button = 0;
 214:	e1 2c       	mov	r14, r1
 216:	f1 2c       	mov	r15, r1
 218:	44 cf       	rjmp	.-376    	; 0xa2 <main+0x22>

Disassembly of section .text.init_ADC:

00000398 <init_ADC>:
#include <stdlib.h>
#include "MADC_interface.h"

void init_ADC(void)
{
	ADMUX  |= (1<<REFS0);   //voltage reference from internal (REFS1(bit no. 7) ,, REFS0(bit no. 6))
 398:	87 b1       	in	r24, 0x07	; 7
 39a:	80 64       	ori	r24, 0x40	; 64
 39c:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1<<ADEN);    // turn on ADC (bit no. 7)
 39e:	86 b1       	in	r24, 0x06	; 6
 3a0:	80 68       	ori	r24, 0x80	; 128
 3a2:	86 b9       	out	0x06, r24	; 6
	ADCSRA |= (1<<ADSC);
 3a4:	86 b1       	in	r24, 0x06	; 6
 3a6:	80 64       	ori	r24, 0x40	; 64
 3a8:	86 b9       	out	0x06, r24	; 6
	ADCSRA |= ((1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0));  //8MHZ/128 = 62,500HZ the ADC reference clock
 3aa:	86 b1       	in	r24, 0x06	; 6
 3ac:	87 60       	ori	r24, 0x07	; 7
 3ae:	86 b9       	out	0x06, r24	; 6
 3b0:	08 95       	ret

Disassembly of section .text.ADC_read:

000002fa <ADC_read>:
}
uint16_t ADC_read(int channel)
{
	int Ain;
	int Ainlow;
	ADMUX &= 0xF0;                    // clear the older channel that was read
 2fa:	97 b1       	in	r25, 0x07	; 7
 2fc:	90 7f       	andi	r25, 0xF0	; 240
 2fe:	97 b9       	out	0x07, r25	; 7
	ADMUX |= channel;                // Defines the new ADC channel to be read
 300:	97 b1       	in	r25, 0x07	; 7
 302:	89 2b       	or	r24, r25
 304:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1<<ADSC);            //start a new conversion (single conversion)
 306:	86 b1       	in	r24, 0x06	; 6
 308:	80 64       	ori	r24, 0x40	; 64
 30a:	86 b9       	out	0x06, r24	; 6
	while((ADCSRA&(1<<ADSC))==1);   //wait until the conversion is done
 30c:	86 b1       	in	r24, 0x06	; 6
 30e:	83 ec       	ldi	r24, 0xC3	; 195
 310:	99 e0       	ldi	r25, 0x09	; 9
 312:	01 97       	sbiw	r24, 0x01	; 1
 314:	f1 f7       	brne	.-4      	; 0x312 <ADC_read+0x18>
 316:	00 c0       	rjmp	.+0      	; 0x318 <ADC_read+0x1e>
 318:	00 00       	nop
	_delay_ms(10);
	Ainlow = (int) ADCL;
 31a:	24 b1       	in	r18, 0x04	; 4
	Ain = (int)ADCH*256;
 31c:	85 b1       	in	r24, 0x05	; 5
 31e:	90 e0       	ldi	r25, 0x00	; 0
 320:	98 2f       	mov	r25, r24
 322:	88 27       	eor	r24, r24
	Ain = Ain + Ainlow;
	return Ain;
	
}
 324:	82 0f       	add	r24, r18
 326:	91 1d       	adc	r25, r1
 328:	08 95       	ret

Disassembly of section .text.MEEPROM_write:

000003b2 <MEEPROM_write>:
#include <avr/delay.h>


void MEEPROM_write(unsigned int EAddress , unsigned char Data)
{
	while (EECR & (1<<EEWE));
 3b2:	e1 99       	sbic	0x1c, 1	; 28
 3b4:	fe cf       	rjmp	.-4      	; 0x3b2 <MEEPROM_write>
	
	EEAR = EAddress;
 3b6:	9f bb       	out	0x1f, r25	; 31
 3b8:	8e bb       	out	0x1e, r24	; 30
	EEDR = Data;
 3ba:	6d bb       	out	0x1d, r22	; 29
	
	EECR |= (1<<EEMWE);
 3bc:	8c b3       	in	r24, 0x1c	; 28
 3be:	84 60       	ori	r24, 0x04	; 4
 3c0:	8c bb       	out	0x1c, r24	; 28
	EECR |= (EEWE);
 3c2:	8c b3       	in	r24, 0x1c	; 28
 3c4:	81 60       	ori	r24, 0x01	; 1
 3c6:	8c bb       	out	0x1c, r24	; 28
 3c8:	08 95       	ret

Disassembly of section .text.libgcc.div:

0000032a <__divmodhi4>:
 32a:	97 fb       	bst	r25, 7
 32c:	07 2e       	mov	r0, r23
 32e:	16 f4       	brtc	.+4      	; 0x334 <__divmodhi4+0xa>
 330:	00 94       	com	r0
 332:	07 d0       	rcall	.+14     	; 0x342 <__divmodhi4_neg1>
 334:	77 fd       	sbrc	r23, 7
 336:	09 d0       	rcall	.+18     	; 0x34a <__divmodhi4_neg2>
 338:	0e 94 a9 01 	call	0x352	; 0x352 <__udivmodhi4>
 33c:	07 fc       	sbrc	r0, 7
 33e:	05 d0       	rcall	.+10     	; 0x34a <__divmodhi4_neg2>
 340:	3e f4       	brtc	.+14     	; 0x350 <__divmodhi4_exit>

00000342 <__divmodhi4_neg1>:
 342:	90 95       	com	r25
 344:	81 95       	neg	r24
 346:	9f 4f       	sbci	r25, 0xFF	; 255
 348:	08 95       	ret

0000034a <__divmodhi4_neg2>:
 34a:	70 95       	com	r23
 34c:	61 95       	neg	r22
 34e:	7f 4f       	sbci	r23, 0xFF	; 255

00000350 <__divmodhi4_exit>:
 350:	08 95       	ret

Disassembly of section .text.libgcc:

000003e0 <__tablejump2__>:
 3e0:	ee 0f       	add	r30, r30
 3e2:	ff 1f       	adc	r31, r31
 3e4:	05 90       	lpm	r0, Z+
 3e6:	f4 91       	lpm	r31, Z
 3e8:	e0 2d       	mov	r30, r0
 3ea:	09 94       	ijmp

Disassembly of section .text.libgcc.mul:

0000037a <__umulhisi3>:
 37a:	a2 9f       	mul	r26, r18
 37c:	b0 01       	movw	r22, r0
 37e:	b3 9f       	mul	r27, r19
 380:	c0 01       	movw	r24, r0
 382:	a3 9f       	mul	r26, r19
 384:	70 0d       	add	r23, r0
 386:	81 1d       	adc	r24, r1
 388:	11 24       	eor	r1, r1
 38a:	91 1d       	adc	r25, r1
 38c:	b2 9f       	mul	r27, r18
 38e:	70 0d       	add	r23, r0
 390:	81 1d       	adc	r24, r1
 392:	11 24       	eor	r1, r1
 394:	91 1d       	adc	r25, r1
 396:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000352 <__udivmodhi4>:
 352:	aa 1b       	sub	r26, r26
 354:	bb 1b       	sub	r27, r27
 356:	51 e1       	ldi	r21, 0x11	; 17
 358:	07 c0       	rjmp	.+14     	; 0x368 <__udivmodhi4_ep>

0000035a <__udivmodhi4_loop>:
 35a:	aa 1f       	adc	r26, r26
 35c:	bb 1f       	adc	r27, r27
 35e:	a6 17       	cp	r26, r22
 360:	b7 07       	cpc	r27, r23
 362:	10 f0       	brcs	.+4      	; 0x368 <__udivmodhi4_ep>
 364:	a6 1b       	sub	r26, r22
 366:	b7 0b       	sbc	r27, r23

00000368 <__udivmodhi4_ep>:
 368:	88 1f       	adc	r24, r24
 36a:	99 1f       	adc	r25, r25
 36c:	5a 95       	dec	r21
 36e:	a9 f7       	brne	.-22     	; 0x35a <__udivmodhi4_loop>
 370:	80 95       	com	r24
 372:	90 95       	com	r25
 374:	bc 01       	movw	r22, r24
 376:	cd 01       	movw	r24, r26
 378:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00000422 <_fini>:
 422:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000424 <__funcs_on_exit>:
 424:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000426 <__simulator_exit>:
 426:	08 95       	ret

Disassembly of section .text.exit:

000003ca <exit>:
 3ca:	ec 01       	movw	r28, r24
 3cc:	0e 94 12 02 	call	0x424	; 0x424 <__funcs_on_exit>
 3d0:	0e 94 11 02 	call	0x422	; 0x422 <_fini>
 3d4:	ce 01       	movw	r24, r28
 3d6:	0e 94 13 02 	call	0x426	; 0x426 <__simulator_exit>
 3da:	ce 01       	movw	r24, r28
 3dc:	0e 94 0f 02 	call	0x41e	; 0x41e <_Exit>

Disassembly of section .text._Exit:

0000041e <_Exit>:
 41e:	0e 94 3e 00 	call	0x7c	; 0x7c <_exit>
