###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:54:48 2025
#  Design:            axis_sa
#  Command:           report_timing -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.setup.timing.rpt"
###############################################################
Path 1: MET (0.000 ns) Recovery Check with Pin ro_reg[3][6][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.003        0.122

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.732
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.000

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.288    1.732  
  ro_reg[3][6][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.000 ns) Recovery Check with Pin ro_reg[3][6][15]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][15]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.003        0.122

           Recovery:-    0.146
        Uncertainty:-    0.125
      Required Time:=    1.732
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.000

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.287    1.732  
  ro_reg[3][6][15]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.002 ns) Recovery Check with Pin ro_reg[3][6][14]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][14]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.002

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.287    1.731  
  ro_reg[3][6][14]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.731  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.002 ns) Recovery Check with Pin ro_reg[3][6][11]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][11]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.108
              Slack:=    0.002

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.286    1.731  
  ro_reg[3][6][11]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.731  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.002 ns) Recovery Check with Pin ro_reg[3][6][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.108
              Slack:=    0.002

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.286    1.731  
  ro_reg[3][6][8]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.731  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.002 ns) Recovery Check with Pin ro_reg[3][6][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.108
              Slack:=    0.002

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.286    1.731  
  ro_reg[3][6][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.731  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.002 ns) Recovery Check with Pin ro_reg[3][6][13]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][13]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.108
              Slack:=    0.002

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.286    1.730  
  ro_reg[3][6][13]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.730  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.003 ns) Recovery Check with Pin ro_reg[3][6][5]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][5]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.731
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.003

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.284    1.729  
  ro_reg[3][6][5]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.003 ns) Recovery Check with Pin ro_reg[3][6][4]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][4]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.732
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.003

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.284    1.728  
  ro_reg[3][6][4]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.728  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.003 ns) Recovery Check with Pin ro_reg[3][6][7]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][7]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.732
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.003

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.285    1.729  
  ro_reg[3][6][7]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.003 ns) Recovery Check with Pin ro_reg[3][6][6]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][6]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.732
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.003

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.284    1.728  
  ro_reg[3][6][6]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.728  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.004 ns) Recovery Check with Pin ro_reg[3][6][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.004

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.285    1.729  
  ro_reg[3][6][9]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.004 ns) Recovery Check with Pin ro_reg[3][6][3]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][3]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.144
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.004

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.285    1.729  
  ro_reg[3][6][3]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.006 ns) Recovery Check with Pin ro_reg[3][5][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.732
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.006

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.281    1.726  
  ro_reg[3][5][8]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.726  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.006 ns) Recovery Check with Pin ro_reg[3][5][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.732
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.006

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.281    1.726  
  ro_reg[3][5][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.726  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.007 ns) Recovery Check with Pin ro_reg[3][5][11]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][11]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.734
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.104
              Slack:=    0.007

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.282    1.726  
  ro_reg[3][5][11]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.726  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.008 ns) Recovery Check with Pin ro_reg[3][5][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.008

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.281    1.725  
  ro_reg[3][5][9]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.725  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.008 ns) Recovery Check with Pin ro_reg[3][5][13]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][13]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.734
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.008

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.281    1.725  
  ro_reg[3][5][13]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.725  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.008 ns) Recovery Check with Pin ro_reg[3][5][14]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][14]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.734
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.008

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.281    1.725  
  ro_reg[3][5][14]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.725  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.009 ns) Recovery Check with Pin ro_reg[3][5][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.009

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.281    1.725  
  ro_reg[3][5][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.725  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.009 ns) Recovery Check with Pin ro_reg[3][5][15]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][5][15]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.102
              Slack:=    0.009

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.280    1.724  
  ro_reg[3][5][15]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.724  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.010 ns) Recovery Check with Pin ro_reg[3][6][2]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][2]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.148
        Uncertainty:-    0.125
      Required Time:=    1.733
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.101
              Slack:=    0.010

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.279    1.724  
  ro_reg[3][6][2]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.724  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.014 ns) Recovery Check with Pin ro_reg[3][6][1]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][1]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.147
        Uncertainty:-    0.125
      Required Time:=    1.735
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.098
              Slack:=    0.014

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.276    1.721  
  ro_reg[3][6][1]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.721  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.014 ns) Setup Check with Pin ro_reg[2][3][7]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.084

              Setup:-    0.077
        Uncertainty:-    0.125
      Required Time:=    1.799
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.202
              Slack:=    0.014

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.585    1.464  
  g42118/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.093    1.557  
  cts_opt_inst_FE_PHC2014_n_2383/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.332   0.228    1.785  
  ro_reg[2][3][7]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.083   0.000    1.785  
#---------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.014 ns) Recovery Check with Pin ro_reg[3][6][0]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][6][0]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.147
        Uncertainty:-    0.125
      Required Time:=    1.735
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.098
              Slack:=    0.014

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35           75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35          57  0.503   0.276    1.720  
  ro_reg[3][6][0]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.720  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.021 ns) Setup Check with Pin ro_reg[2][3][3]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.003        0.084

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.205
              Slack:=    0.021

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.590    1.469  
  g42122/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.060    1.530  
  cts_opt_inst_FE_PHC1629_n_2379/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.286   0.259    1.788  
  ro_reg[2][3][3]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.788  
#---------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.022 ns) Setup Check with Pin ro_reg[2][3][5]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.084

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.204
              Slack:=    0.022

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.587    1.467  
  g42120/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.061    1.528  
  cts_opt_inst_FE_PHC1623_n_2381/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.287   0.259    1.787  
  ro_reg[2][3][5]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.054   0.000    1.787  
#---------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.024 ns) Setup Check with Pin ro_reg[2][3][4]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.084

              Setup:-    0.070
        Uncertainty:-    0.125
      Required Time:=    1.808
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.201
              Slack:=    0.024

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.589    1.468  
  g42121/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.057    1.525  
  cts_opt_inst_FE_PHC1594_n_2380/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.281   0.259    1.784  
  ro_reg[2][3][4]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.057   0.000    1.784  
#---------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.025 ns) Setup Check with Pin ro_reg[3][2][1]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.084

              Setup:-    0.069
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.200
              Slack:=    0.025

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.593    1.472  
  g42092/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.054    1.526  
  cts_opt_inst_FE_PHC1528_n_2409/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.277   0.257    1.784  
  ro_reg[3][2][1]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.055   0.000    1.784  
#---------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.030 ns) Recovery Check with Pin retime_s1_128_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_128_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.000        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.714
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.062
              Slack:=    0.030

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.278    1.684  
  retime_s1_128_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.684  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.032 ns) Recovery Check with Pin retime_s4_183_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s4_183_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.166
        Uncertainty:-    0.125
      Required Time:=    1.715
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.060
              Slack:=    0.032

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.277    1.683  
  retime_s4_183_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.683  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.032 ns) Recovery Check with Pin retime_s1_78_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_78_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.166
        Uncertainty:-    0.125
      Required Time:=    1.715
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.060
              Slack:=    0.032

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.277    1.683  
  retime_s1_78_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.683  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.032 ns) Setup Check with Pin ro_reg[2][3][0]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.084

              Setup:-    0.068
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.194
              Slack:=    0.032

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.591    1.470  
  g42125/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.053    1.523  
  cts_opt_inst_FE_PHC1546_n_2376/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.276   0.255    1.778  
  ro_reg[2][3][0]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.052   0.000    1.778  
#---------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.033 ns) Recovery Check with Pin retime_s3_354_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_354_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.122

           Recovery:-    0.168
        Uncertainty:-    0.125
      Required Time:=    1.710
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.055
              Slack:=    0.033

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.271    1.677  
  retime_s3_354_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.677  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.034 ns) Recovery Check with Pin retime_s1_97_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_97_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.715
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.059
              Slack:=    0.034

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.275    1.681  
  retime_s1_97_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.681  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.034 ns) Recovery Check with Pin retime_s3_340_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_340_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.716
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.059
              Slack:=    0.034

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.276    1.681  
  retime_s3_340_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.681  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.035 ns) Recovery Check with Pin retime_s2_172_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_172_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.716
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.059
              Slack:=    0.035

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.276    1.681  
  retime_s2_172_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.681  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.035 ns) Recovery Check with Pin retime_s3_328_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_328_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.716
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.059
              Slack:=    0.035

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.275    1.681  
  retime_s3_328_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.681  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.035 ns) Recovery Check with Pin retime_s1_76_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_76_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.716
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.058
              Slack:=    0.035

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.275    1.681  
  retime_s1_76_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.681  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.035 ns) Recovery Check with Pin retime_s1_80_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_80_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.715
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.058
              Slack:=    0.035

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.274    1.680  
  retime_s1_80_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.680  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.035 ns) Recovery Check with Pin retime_s1_43_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_43_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.161
        Uncertainty:-    0.125
      Required Time:=    1.715
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.058
              Slack:=    0.035

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           60  0.197   0.275    1.680  
  retime_s1_43_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.680  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.036 ns) Setup Check with Pin ro_reg[2][3][6]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][6]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.084

              Setup:-    0.074
        Uncertainty:-    0.125
      Required Time:=    1.802
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.182
              Slack:=    0.036

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.586    1.465  
  g42119/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.081    1.546  
  cts_opt_inst_FE_PHC2012_n_2382/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.316   0.220    1.766  
  ro_reg[2][3][6]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.074   0.000    1.766  
#---------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][6]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][6]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.287    1.732  
  ro_reg[3][7][6]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][9]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][9]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.003        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.779
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.110
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.288    1.732  
  ro_reg[3][7][9]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][3]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][3]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.287    1.732  
  ro_reg[3][7][3]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][4]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][4]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.287    1.732  
  ro_reg[3][7][4]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][5]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][5]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.287    1.732  
  ro_reg[3][7][5]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][7]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][7]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.003        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.779
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.110
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.288    1.732  
  ro_reg[3][7][7]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.003        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.779
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.110
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.288    1.732  
  ro_reg[3][7][8]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.047 ns) Recovery Check with Pin retime_s9_23_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_23_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.003        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.779
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.288    1.732  
  retime_s9_23_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.732  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 51: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][2]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][2]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.287    1.731  
  ro_reg[3][7][2]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.731  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 52: MET (0.047 ns) Recovery Check with Pin ro_reg[3][7][1]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][1]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.109
              Slack:=    0.047

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.287    1.731  
  ro_reg[3][7][1]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.731  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 53: MET (0.048 ns) Recovery Check with Pin ro_reg[3][7][0]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][7][0]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.108
              Slack:=    0.048

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.286    1.730  
  ro_reg[3][7][0]/R                                                              -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.730  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 54: MET (0.048 ns) Recovery Check with Pin retime_s8_34_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_34_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.048

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.730  
  retime_s8_34_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.730  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 55: MET (0.048 ns) Recovery Check with Pin retime_s8_33_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_33_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.048

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.730  
  retime_s8_33_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.730  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 56: MET (0.049 ns) Recovery Check with Pin retime_s9_20_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_20_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.729  
  retime_s9_20_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 57: MET (0.049 ns) Recovery Check with Pin retime_s9_22_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_22_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.729  
  retime_s9_22_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 58: MET (0.049 ns) Recovery Check with Pin retime_s8_31_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_31_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.777
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.284    1.728  
  retime_s8_31_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.728  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 59: MET (0.049 ns) Recovery Check with Pin retime_s9_21_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_21_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.729  
  retime_s9_21_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 60: MET (0.049 ns) Recovery Check with Pin retime_s9_28_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_28_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.729  
  retime_s9_28_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 61: MET (0.049 ns) Recovery Check with Pin retime_s8_32_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_32_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.777
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.284    1.728  
  retime_s8_32_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.728  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 62: MET (0.049 ns) Recovery Check with Pin retime_s9_27_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_27_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.107
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.729  
  retime_s9_27_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 63: MET (0.049 ns) Recovery Check with Pin retime_s9_30_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_30_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.729  
  retime_s9_30_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 64: MET (0.049 ns) Recovery Check with Pin retime_s9_45_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s9_45_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.002        0.122

           Recovery:-    0.099
        Uncertainty:-    0.125
      Required Time:=    1.778
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.106
              Slack:=    0.049

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.285    1.729  
  retime_s9_45_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.729  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 65: MET (0.050 ns) Setup Check with Pin ro_reg[2][3][1]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][1]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.084

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.812
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.178
              Slack:=    0.050

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.590    1.470  
  g42124/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.042    1.512  
  cts_opt_inst_FE_PHC1478_n_2377/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.262   0.249    1.761  
  ro_reg[2][3][1]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.048   0.000    1.761  
#---------------------------------------------------------------------------------------------------------------------
Path 66: MET (0.052 ns) Setup Check with Pin ro_reg[3][2][0]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][0]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.084

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.811
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.176
              Slack:=    0.052

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.592    1.472  
  g42093/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.039    1.511  
  cts_opt_inst_FE_PHC1441_n_2408/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.259   0.248    1.759  
  ro_reg[3][2][0]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.047   0.000    1.759  
#---------------------------------------------------------------------------------------------------------------------
Path 67: MET (0.054 ns) Recovery Check with Pin retime_s8_24_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_24_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.780
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.054

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.281    1.726  
  retime_s8_24_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.726  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 68: MET (0.054 ns) Recovery Check with Pin retime_s8_38_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_38_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.780
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.054

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.281    1.726  
  retime_s8_38_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.726  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 69: MET (0.054 ns) Recovery Check with Pin retime_s7_33_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s7_33_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.780
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.054

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.281    1.726  
  retime_s7_33_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.726  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 70: MET (0.055 ns) Setup Check with Pin ro_reg[3][2][3]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][3]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.150 (P)    0.000 (I)
            Arrival:=    1.994        0.084

              Setup:-    0.061
        Uncertainty:-    0.125
      Required Time:=    1.809
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.170
              Slack:=    0.055

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.595    1.474  
  g42089/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.038    1.512  
  cts_opt_inst_FE_PHC1368_n_2412/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.257   0.242    1.754  
  ro_reg[3][2][3]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.038   0.000    1.754  
#---------------------------------------------------------------------------------------------------------------------
Path 71: MET (0.056 ns) Recovery Check with Pin retime_s8_30_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_30_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.056

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.281    1.725  
  retime_s8_30_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.725  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 72: MET (0.056 ns) Recovery Check with Pin retime_s7_34_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s7_34_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.103
              Slack:=    0.056

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.281    1.725  
  retime_s7_34_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.725  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 73: MET (0.056 ns) Recovery Check with Pin retime_s8_29_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_29_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.102
              Slack:=    0.056

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.280    1.725  
  retime_s8_29_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.725  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 74: MET (0.057 ns) Recovery Check with Pin retime_s8_28_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_28_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.102
              Slack:=    0.057

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.280    1.724  
  retime_s8_28_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.724  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 75: MET (0.057 ns) Recovery Check with Pin retime_s8_25_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_25_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.781
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.101
              Slack:=    0.057

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.280    1.724  
  retime_s8_25_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.724  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 76: MET (0.060 ns) Recovery Check with Pin retime_s8_27_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_27_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.782
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.099
              Slack:=    0.060

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.277    1.722  
  retime_s8_27_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.722  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 77: MET (0.061 ns) Recovery Check with Pin retime_s8_23_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_23_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.782
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.099
              Slack:=    0.061

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.277    1.721  
  retime_s8_23_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.721  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 78: MET (0.061 ns) Recovery Check with Pin retime_s8_26_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s8_26_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.100
        Uncertainty:-    0.125
      Required Time:=    1.782
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.099
              Slack:=    0.061

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.215    0.856  
  place_opt_inst_FE_OFC67_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          31  0.385   0.236    1.093  
  cts_opt_inst_FE_OFC139_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUF_X1M_A9PP140ZTUL_C35          75  0.316   0.352    1.444  
  cts_opt_inst_FE_OFC124_place_opt_net_FE_OFN23_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     BUFH_X1M_A9PP140ZTUL_C35         57  0.503   0.277    1.721  
  retime_s8_26_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      57  0.371   0.000    1.721  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 79: MET (0.063 ns) Setup Check with Pin ro_reg[2][3][8]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][3][8]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.084

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.158
              Slack:=    0.063

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.584    1.464  
  g42117/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.060   0.069    1.533  
  cts_opt_inst_FE_PHC1615_n_2384/Y  -      A->Y     F     DLY4_X0P5M_A9PP140ZTUL_C35         1  0.298   0.209    1.742  
  ro_reg[2][3][8]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.063   0.000    1.742  
#---------------------------------------------------------------------------------------------------------------------
Path 80: MET (0.063 ns) Setup Check with Pin ro_reg[0][5][9]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][9]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.157 (P)    0.000 (I)
            Arrival:=    2.001        0.084

              Setup:-    0.071
        Uncertainty:-    0.125
      Required Time:=    1.805
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.158
              Slack:=    0.063

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.553    1.433  
  g42142/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.058   0.050    1.482  
  cts_opt_inst_FE_PHC1674_n_2359/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         2  0.271   0.260    1.742  
  ro_reg[0][5][9]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       2  0.064   0.000    1.742  
#---------------------------------------------------------------------------------------------------------------------
Path 81: MET (0.070 ns) Recovery Check with Pin ro_reg[2][1][13]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][13]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.011
              Slack:=    0.070

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.290    1.634  
  ro_reg[2][1][13]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.634  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 82: MET (0.070 ns) Recovery Check with Pin ro_reg[1][2][8]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[1][2][8]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.159 (P)    0.000 (I)
            Arrival:=    2.004        0.122

           Recovery:-    0.181
        Uncertainty:-    0.125
      Required Time:=    1.697
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.005
              Slack:=    0.070

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.283    1.627  
  ro_reg[1][2][8]/R                                                              -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.627  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 83: MET (0.071 ns) Recovery Check with Pin ro_reg[2][1][14]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][14]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.010
              Slack:=    0.071

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.289    1.632  
  ro_reg[2][1][14]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.632  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 84: MET (0.071 ns) Recovery Check with Pin retime_s5_133_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s5_133_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.010
              Slack:=    0.071

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.289    1.632  
  retime_s5_133_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.632  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 85: MET (0.072 ns) Recovery Check with Pin ro_reg[2][1][11]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][11]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.010
              Slack:=    0.072

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.288    1.632  
  ro_reg[2][1][11]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.632  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 86: MET (0.072 ns) Recovery Check with Pin ro_reg[2][1][12]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][1][12]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.009
              Slack:=    0.072

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.288    1.632  
  ro_reg[2][1][12]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.632  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 87: MET (0.072 ns) Setup Check with Pin ro_reg[3][2][15]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][15]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.080
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.160 (P)    0.000 (I)
            Arrival:=    2.005        0.080

              Setup:-    0.065
        Uncertainty:-    0.125
      Required Time:=    1.815
       Launch Clock:=    0.080
        Input Delay:+    0.500
          Data Path:+    1.163
              Slack:=    0.072

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.162   0.003    0.584  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.162   0.096    0.680  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.116   0.153    0.833  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.223   0.502    1.334  
  g42078/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.856   0.170    1.504  
  cts_opt_inst_FE_PHC1581_n_2423/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.242   0.239    1.743  
  ro_reg[3][2][15]/D                -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.040   0.000    1.743  
#---------------------------------------------------------------------------------------------------------------------
Path 88: MET (0.072 ns) Recovery Check with Pin ro_reg[2][2][10]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) ro_reg[2][2][10]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.162 (P)    0.000 (I)
            Arrival:=    2.007        0.122

           Recovery:-    0.180
        Uncertainty:-    0.125
      Required Time:=    1.702
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.007
              Slack:=    0.072

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.286    1.630  
  ro_reg[2][2][10]/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.630  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 89: MET (0.074 ns) Setup Check with Pin ro_reg[3][2][5]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][5]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.080
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.150 (P)    0.000 (I)
            Arrival:=    1.994        0.080

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.080
        Input Delay:+    0.500
          Data Path:+    1.155
              Slack:=    0.074

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.162   0.003    0.584  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.162   0.096    0.680  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.116   0.153    0.833  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.223   0.501    1.333  
  g42088/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.856   0.168    1.501  
  cts_opt_inst_FE_PHC1349_n_2413/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.237   0.234    1.735  
  ro_reg[3][2][5]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.034   0.000    1.735  
#---------------------------------------------------------------------------------------------------------------------
Path 90: MET (0.077 ns) Setup Check with Pin ro_reg[0][5][4]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[0][5][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.084
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.158 (P)    0.000 (I)
            Arrival:=    2.003        0.084

              Setup:-    0.067
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.084
        Input Delay:+    0.500
          Data Path:+    1.150
              Slack:=    0.077

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  R     (arrival)                          2  0.168   0.003    0.587  
  g39821__6783/Y                    -      A->Y     F     NAND2_X1A_A9PP140ZTUL_C35          2  0.168   0.087    0.674  
  g45875/Y                          -      A->Y     R     INV_X1M_A9PP140ZTUL_C35           23  0.132   0.205    0.879  
  g45108/Y                          -      A->Y     R     OR2_X0P5B_A9PP140ZTUL_C35         64  0.294   0.556    1.436  
  g42137/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  1.059   0.047    1.482  
  cts_opt_inst_FE_PHC1593_n_2364/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.267   0.251    1.734  
  ro_reg[0][5][4]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.049   0.000    1.734  
#---------------------------------------------------------------------------------------------------------------------
Path 91: MET (0.077 ns) Recovery Check with Pin retime_s3_345_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_345_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.005
              Slack:=    0.077

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.284    1.627  
  retime_s3_345_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.627  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 92: MET (0.077 ns) Recovery Check with Pin retime_s1_74_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_74_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.122

           Recovery:-    0.113
        Uncertainty:-    0.125
      Required Time:=    1.762
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.063
              Slack:=    0.077

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.197   0.280    1.685  
  retime_s1_74_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.685  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 93: MET (0.077 ns) Recovery Check with Pin retime_s1_158_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_158_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.155 (P)    0.000 (I)
            Arrival:=    2.000        0.122

           Recovery:-    0.113
        Uncertainty:-    0.125
      Required Time:=    1.762
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.063
              Slack:=    0.077

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.197   0.280    1.685  
  retime_s1_158_reg/R                                                            -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.685  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 94: MET (0.078 ns) Recovery Check with Pin retime_s1_29_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_29_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.705
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.005
              Slack:=    0.078

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.283    1.627  
  retime_s1_29_reg/R                                                             -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.627  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 95: MET (0.078 ns) Recovery Check with Pin retime_s4_177_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s4_177_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.006        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.705
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.005
              Slack:=    0.078

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.283    1.627  
  retime_s4_177_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.627  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 96: MET (0.078 ns) Recovery Check with Pin retime_s2_151_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s2_151_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.078

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.282    1.626  
  retime_s2_151_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.626  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 97: MET (0.079 ns) Setup Check with Pin ro_reg[3][2][4]/CK->D
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (F) m_ready
              Clock: (R) CLK
           Endpoint: (F) ro_reg[3][2][4]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.080
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.150 (P)    0.000 (I)
            Arrival:=    1.994        0.080

              Setup:-    0.060
        Uncertainty:-    0.125
      Required Time:=    1.810
       Launch Clock:=    0.080
        Input Delay:+    0.500
          Data Path:+    1.151
              Slack:=    0.079

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  m_ready                           -      m_ready  F     (arrival)                          2  0.162   0.003    0.584  
  g39821__6783/Y                    -      A->Y     R     NAND2_X1A_A9PP140ZTUL_C35          2  0.162   0.096    0.680  
  g45875/Y                          -      A->Y     F     INV_X1M_A9PP140ZTUL_C35           23  0.116   0.153    0.833  
  g45108/Y                          -      A->Y     F     OR2_X0P5B_A9PP140ZTUL_C35         64  0.223   0.501    1.333  
  g42090/Y                          -      S0->Y    F     MXIT2_X1M_A9PP140ZTUL_C35          1  0.856   0.165    1.498  
  cts_opt_inst_FE_PHC1328_n_2411/Y  -      A->Y     F     DLY6_X0P5M_A9PP140ZTUL_C35         1  0.230   0.233    1.731  
  ro_reg[3][2][4]/D                 -      D        F     DFFRPQNA_X1M_A9PP140ZTUL_C35       1  0.035   0.000    1.731  
#---------------------------------------------------------------------------------------------------------------------
Path 98: MET (0.079 ns) Recovery Check with Pin retime_s3_322_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s3_322_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.161 (P)    0.000 (I)
            Arrival:=    2.005        0.122

           Recovery:-    0.176
        Uncertainty:-    0.125
      Required Time:=    1.704
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.003
              Slack:=    0.079

#---------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                          Fanout  Trans   Delay  Arrival  
#                                                                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                         12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35            1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35           22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           72  0.385   0.385    1.243  
  place_opt_inst_FE_OFC80_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35            3  0.554   0.101    1.344  
  place_opt_inst_FE_OFC87_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           63  0.152   0.282    1.626  
  retime_s3_322_reg/R                                                            -      R     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      63  0.442   0.000    1.626  
#---------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 99: MET (0.080 ns) Recovery Check with Pin retime_s1_39_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_39_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.111
        Uncertainty:-    0.125
      Required Time:=    1.765
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.062
              Slack:=    0.080

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.197   0.279    1.685  
  retime_s1_39_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.685  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
Path 100: MET (0.080 ns) Recovery Check with Pin retime_s1_75_reg/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) rstn
              Clock: (R) CLK
           Endpoint: (F) retime_s1_75_reg/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    2.000        0.000
         Drv Adjust:+    0.000        0.122
        Src Latency:+   -0.156        0.000
        Net Latency:+    0.156 (P)    0.000 (I)
            Arrival:=    2.001        0.122

           Recovery:-    0.111
        Uncertainty:-    0.125
      Required Time:=    1.765
       Launch Clock:=    0.122
        Input Delay:+    0.500
          Data Path:+    1.062
              Slack:=    0.080

#--------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                   Flags  Arc   Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------
  rstn                                                                           -      rstn  R     (arrival)                        12  0.252   0.008    0.630  
  g45879/Y                                                                       -      A->Y  F     INV_X1M_A9PP140ZTUL_C35           1  0.252   0.012    0.642  
  place_opt_inst_FE_OFC94_MR_3__MC_6__MUL_mul_15_35_n_0/Y                        -      A->Y  R     INV_X1M_A9PP140ZTUL_C35          22  0.053   0.216    0.858  
  place_opt_inst_FE_OFC64_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          72  0.385   0.402    1.260  
  place_opt_inst_FE_OFC81_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  R     INV_X1B_A9PP140ZTUL_C35           4  0.555   0.146    1.406  
  place_opt_inst_FE_OFC91_place_opt_net_FE_OFN0_MR_3__MC_6__MUL_mul_15_35_n_0/Y  -      A->Y  F     INV_X1M_A9PP140ZTUL_C35          60  0.197   0.279    1.685  
  retime_s1_75_reg/R                                                             -      R     F     DFFRPQA_X1M_A9PP140ZTUL_C35      60  0.409   0.000    1.685  
#--------------------------------------------------------------------------------------------------------------------------------------------------------------

