

================================================================
== Vivado HLS Report for 'kernel_jacobi_1d_imper'
================================================================
* Date:           Tue Aug  7 14:09:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       classique
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.288|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  36992901|  36992901|  36992901|  36992901|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  36992900|  36992900|    369929|          -|          -|   100|    no    |
        | + Loop 1.1  |    349930|    349930|        35|          -|          -|  9998|    no    |
        | + Loop 1.2  |     19996|     19996|         2|          -|          -|  9998|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	38  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	3  / true
38 --> 
	39  / (!exitcond)
	2  / (exitcond)
39 --> 
	38  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tsteps) nounwind, !map !19"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !25"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x double]* %A) nounwind, !map !29"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x double]* %B) nounwind, !map !35"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @kernel_jacobi_1d_imp) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.06ns)   --->   "br label %.loopexit" [classique/jacobi-1d-imper.cpp:48]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%t = phi i7 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 46 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i7 %t, -28" [classique/jacobi-1d-imper.cpp:48]   --->   Operation 47 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.37ns)   --->   "%t_1 = add i7 %t, 1" [classique/jacobi-1d-imper.cpp:48]   --->   Operation 49 'add' 't_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader3.preheader" [classique/jacobi-1d-imper.cpp:48]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.06ns)   --->   "br label %.preheader3" [classique/jacobi-1d-imper.cpp:50]   --->   Operation 51 'br' <Predicate = (!exitcond2)> <Delay = 1.06>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [classique/jacobi-1d-imper.cpp:57]   --->   Operation 52 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i14 [ %i_1, %1 ], [ 1, %.preheader3.preheader ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i14 %i, -6385" [classique/jacobi-1d-imper.cpp:50]   --->   Operation 54 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9998, i64 9998, i64 9998) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %1" [classique/jacobi-1d-imper.cpp:50]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.46ns)   --->   "%tmp = add i14 %i, -1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 57 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = zext i14 %tmp to i64" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 58 'zext' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x double]* %A, i64 0, i64 %tmp_1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 59 'getelementptr' 'A_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 60 'load' 'A_load' <Predicate = (!exitcond1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = zext i14 %i to i64" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 61 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x double]* %A, i64 0, i64 %tmp_2" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 62 'getelementptr' 'A_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 63 'load' 'A_load_1' <Predicate = (!exitcond1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>
ST_3 : Operation 64 [1/1] (1.06ns)   --->   "br label %.preheader" [classique/jacobi-1d-imper.cpp:52]   --->   Operation 64 'br' <Predicate = (exitcond1)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 65 [1/2] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 65 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>
ST_4 : Operation 66 [1/2] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 66 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 67 [5/5] (6.91ns)   --->   "%tmp_3 = fadd double %A_load, %A_load_1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 67 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 68 [4/5] (6.91ns)   --->   "%tmp_3 = fadd double %A_load, %A_load_1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 68 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 69 [3/5] (6.91ns)   --->   "%tmp_3 = fadd double %A_load, %A_load_1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 69 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 70 [2/5] (6.91ns)   --->   "%tmp_3 = fadd double %A_load, %A_load_1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 70 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (1.46ns)   --->   "%i_1 = add i14 %i, 1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 71 'add' 'i_1' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5 = zext i14 %i_1 to i64" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 72 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [10000 x double]* %A, i64 0, i64 %tmp_5" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 73 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 74 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 75 [1/5] (6.91ns)   --->   "%tmp_3 = fadd double %A_load, %A_load_1" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 75 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/2] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 76 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 77 [5/5] (6.91ns)   --->   "%tmp_6 = fadd double %tmp_3, %A_load_2" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 77 'dadd' 'tmp_6' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 78 [4/5] (6.91ns)   --->   "%tmp_6 = fadd double %tmp_3, %A_load_2" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 78 'dadd' 'tmp_6' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 79 [3/5] (6.91ns)   --->   "%tmp_6 = fadd double %tmp_3, %A_load_2" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 79 'dadd' 'tmp_6' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 80 [2/5] (6.91ns)   --->   "%tmp_6 = fadd double %tmp_3, %A_load_2" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 80 'dadd' 'tmp_6' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 81 [1/5] (6.91ns)   --->   "%tmp_6 = fadd double %tmp_3, %A_load_2" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 81 'dadd' 'tmp_6' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 82 [22/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 82 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 83 [21/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 83 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 84 [20/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 84 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 85 [19/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 85 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 86 [18/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 86 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 87 [17/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 87 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 88 [16/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 88 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 89 [15/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 89 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 90 [14/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 90 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 91 [13/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 91 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 92 [12/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 92 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 93 [11/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 93 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 94 [10/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 94 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 95 [9/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 95 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 96 [8/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 96 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 97 [7/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 97 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 98 [6/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 98 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 99 [5/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 99 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.28>
ST_33 : Operation 100 [4/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 100 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 101 [3/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 101 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.28>
ST_35 : Operation 102 [2/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 102 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.28>
ST_36 : Operation 103 [1/22] (7.28ns)   --->   "%tmp_7 = fdiv double %tmp_6, 3.000000e+00" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 103 'ddiv' 'tmp_7' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.66>
ST_37 : Operation 104 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x double]* %B, i64 0, i64 %tmp_2" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 104 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 105 [1/1] (2.66ns)   --->   "store double %tmp_7, double* %B_addr, align 8" [classique/jacobi-1d-imper.cpp:51]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>
ST_37 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader3" [classique/jacobi-1d-imper.cpp:50]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 3> <Delay = 2.66>
ST_38 : Operation 107 [1/1] (0.00ns)   --->   "%j = phi i14 [ %j_1, %2 ], [ 1, %.preheader.preheader ]"   --->   Operation 107 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 108 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i14 %j, -6385" [classique/jacobi-1d-imper.cpp:52]   --->   Operation 108 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 109 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9998, i64 9998, i64 9998) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %2" [classique/jacobi-1d-imper.cpp:52]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_9 = zext i14 %j to i64" [classique/jacobi-1d-imper.cpp:53]   --->   Operation 111 'zext' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_38 : Operation 112 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x double]* %B, i64 0, i64 %tmp_9" [classique/jacobi-1d-imper.cpp:53]   --->   Operation 112 'getelementptr' 'B_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_38 : Operation 113 [2/2] (2.66ns)   --->   "%B_load = load double* %B_addr_1, align 8" [classique/jacobi-1d-imper.cpp:53]   --->   Operation 113 'load' 'B_load' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>
ST_38 : Operation 114 [1/1] (1.46ns)   --->   "%j_1 = add i14 %j, 1" [classique/jacobi-1d-imper.cpp:52]   --->   Operation 114 'add' 'j_1' <Predicate = (!exitcond)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 115 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 115 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 39 <SV = 4> <Delay = 5.32>
ST_39 : Operation 116 [1/2] (2.66ns)   --->   "%B_load = load double* %B_addr_1, align 8" [classique/jacobi-1d-imper.cpp:53]   --->   Operation 116 'load' 'B_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [10000 x double]* %A, i64 0, i64 %tmp_9" [classique/jacobi-1d-imper.cpp:53]   --->   Operation 117 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 118 [1/1] (2.66ns)   --->   "store double %B_load, double* %A_addr_3, align 8" [classique/jacobi-1d-imper.cpp:53]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10000> <RAM>
ST_39 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [classique/jacobi-1d-imper.cpp:52]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tsteps]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_40  (specbitsmap      ) [ 0000000000000000000000000000000000000000]
StgValue_41  (specbitsmap      ) [ 0000000000000000000000000000000000000000]
StgValue_42  (specbitsmap      ) [ 0000000000000000000000000000000000000000]
StgValue_43  (specbitsmap      ) [ 0000000000000000000000000000000000000000]
StgValue_44  (spectopmodule    ) [ 0000000000000000000000000000000000000000]
StgValue_45  (br               ) [ 0111111111111111111111111111111111111111]
t            (phi              ) [ 0010000000000000000000000000000000000000]
exitcond2    (icmp             ) [ 0011111111111111111111111111111111111111]
empty        (speclooptripcount) [ 0000000000000000000000000000000000000000]
t_1          (add              ) [ 0111111111111111111111111111111111111111]
StgValue_50  (br               ) [ 0000000000000000000000000000000000000000]
StgValue_51  (br               ) [ 0011111111111111111111111111111111111111]
StgValue_52  (ret              ) [ 0000000000000000000000000000000000000000]
i            (phi              ) [ 0001111110000000000000000000000000000000]
exitcond1    (icmp             ) [ 0011111111111111111111111111111111111111]
empty_2      (speclooptripcount) [ 0000000000000000000000000000000000000000]
StgValue_56  (br               ) [ 0000000000000000000000000000000000000000]
tmp          (add              ) [ 0000000000000000000000000000000000000000]
tmp_1        (zext             ) [ 0000000000000000000000000000000000000000]
A_addr       (getelementptr    ) [ 0000100000000000000000000000000000000000]
tmp_2        (zext             ) [ 0000111111111111111111111111111111111100]
A_addr_1     (getelementptr    ) [ 0000100000000000000000000000000000000000]
StgValue_64  (br               ) [ 0011111111111111111111111111111111111111]
A_load       (load             ) [ 0000011111000000000000000000000000000000]
A_load_1     (load             ) [ 0000011111000000000000000000000000000000]
i_1          (add              ) [ 0011000001111111111111111111111111111111]
tmp_5        (zext             ) [ 0000000000000000000000000000000000000000]
A_addr_2     (getelementptr    ) [ 0000000001000000000000000000000000000000]
tmp_3        (dadd             ) [ 0000000000111110000000000000000000000000]
A_load_2     (load             ) [ 0000000000111110000000000000000000000000]
tmp_6        (dadd             ) [ 0000000000000001111111111111111111111000]
tmp_7        (ddiv             ) [ 0000000000000000000000000000000000000100]
B_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000]
StgValue_105 (store            ) [ 0000000000000000000000000000000000000000]
StgValue_106 (br               ) [ 0011111111111111111111111111111111111111]
j            (phi              ) [ 0000000000000000000000000000000000000010]
exitcond     (icmp             ) [ 0011111111111111111111111111111111111111]
empty_3      (speclooptripcount) [ 0000000000000000000000000000000000000000]
StgValue_110 (br               ) [ 0000000000000000000000000000000000000000]
tmp_9        (zext             ) [ 0000000000000000000000000000000000000001]
B_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000001]
j_1          (add              ) [ 0011111111111111111111111111111111111111]
StgValue_115 (br               ) [ 0111111111111111111111111111111111111111]
B_load       (load             ) [ 0000000000000000000000000000000000000000]
A_addr_3     (getelementptr    ) [ 0000000000000000000000000000000000000000]
StgValue_118 (store            ) [ 0000000000000000000000000000000000000000]
StgValue_119 (br               ) [ 0011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tsteps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsteps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_jacobi_1d_imp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="A_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="14" slack="0"/>
<pin id="40" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="14" slack="0"/>
<pin id="45" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="14" slack="0"/>
<pin id="57" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="64" slack="1"/>
<pin id="59" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 A_load_1/3 A_load_2/8 StgValue_118/39 "/>
</bind>
</comp>

<comp id="49" class="1004" name="A_addr_1_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="14" slack="0"/>
<pin id="53" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="A_addr_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="14" slack="0"/>
<pin id="65" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/8 "/>
</bind>
</comp>

<comp id="69" class="1004" name="B_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="14" slack="34"/>
<pin id="73" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/37 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="14" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="1"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_105/37 B_load/38 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/38 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_addr_3_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="1"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/39 "/>
</bind>
</comp>

<comp id="99" class="1005" name="t_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="1"/>
<pin id="101" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="t_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="1"/>
<pin id="112" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="1"/>
<pin id="124" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/38 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_3/5 tmp_6/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="142" class="1005" name="reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load A_load_2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="exitcond2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="t_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="exitcond1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="0" index="1" bw="14" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="5"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="exitcond_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="0"/>
<pin id="201" dir="0" index="1" bw="14" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/38 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_9_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/38 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/38 "/>
</bind>
</comp>

<comp id="219" class="1005" name="t_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="A_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="1"/>
<pin id="229" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="34"/>
<pin id="234" dir="1" index="1" bw="64" slack="34"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="A_addr_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="A_load_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="1"/>
<pin id="249" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="A_addr_2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_7_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_9_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="270" class="1005" name="B_addr_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="1"/>
<pin id="272" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="j_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="0"/>
<pin id="277" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="32" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="49" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="76" pin="3"/><net_sink comp="43" pin=4"/></net>

<net id="98"><net_src comp="90" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="43" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="151"><net_src comp="133" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="158"><net_src comp="103" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="103" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="114" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="114" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="186"><net_src comp="114" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="192"><net_src comp="110" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="203"><net_src comp="126" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="126" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="214"><net_src comp="126" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="160" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="230"><net_src comp="36" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="235"><net_src comp="183" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="240"><net_src comp="49" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="245"><net_src comp="43" pin="7"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="250"><net_src comp="188" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="255"><net_src comp="61" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="260"><net_src comp="137" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="268"><net_src comp="205" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="273"><net_src comp="82" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="278"><net_src comp="210" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {39 }
	Port: B | {37 }
 - Input state : 
	Port: kernel_jacobi_1d_imper : A | {3 4 8 9 }
	Port: kernel_jacobi_1d_imper : B | {38 39 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		t_1 : 1
		StgValue_50 : 2
	State 3
		exitcond1 : 1
		StgValue_56 : 2
		tmp : 1
		tmp_1 : 2
		A_addr : 3
		A_load : 4
		tmp_2 : 1
		A_addr_1 : 2
		A_load_1 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_5 : 1
		A_addr_2 : 2
		A_load_2 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		StgValue_105 : 1
	State 38
		exitcond : 1
		StgValue_110 : 2
		tmp_9 : 1
		B_addr_1 : 2
		B_load : 3
		j_1 : 1
	State 39
		StgValue_118 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   ddiv   |    grp_fu_137    |    0    |   2248  |   3242  |
|----------|------------------|---------|---------|---------|
|   dadd   |    grp_fu_133    |    3    |   445   |   781   |
|----------|------------------|---------|---------|---------|
|          |    t_1_fu_160    |    0    |    0    |    15   |
|    add   |    tmp_fu_172    |    0    |    0    |    21   |
|          |    i_1_fu_188    |    0    |    0    |    21   |
|          |    j_1_fu_210    |    0    |    0    |    21   |
|----------|------------------|---------|---------|---------|
|          | exitcond2_fu_154 |    0    |    0    |    11   |
|   icmp   | exitcond1_fu_166 |    0    |    0    |    13   |
|          |  exitcond_fu_199 |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|          |   tmp_1_fu_178   |    0    |    0    |    0    |
|   zext   |   tmp_2_fu_183   |    0    |    0    |    0    |
|          |   tmp_5_fu_194   |    0    |    0    |    0    |
|          |   tmp_9_fu_205   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |   2693  |   4138  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|A_addr_1_reg_237|   14   |
|A_addr_2_reg_252|   14   |
| A_addr_reg_227 |   14   |
|A_load_1_reg_242|   64   |
|B_addr_1_reg_270|   14   |
|   i_1_reg_247  |   14   |
|    i_reg_110   |   14   |
|   j_1_reg_275  |   14   |
|    j_reg_122   |   14   |
|     reg_142    |   64   |
|     reg_148    |   64   |
|   t_1_reg_219  |    7   |
|    t_reg_99    |    7   |
|  tmp_2_reg_232 |   64   |
|  tmp_7_reg_257 |   64   |
|  tmp_9_reg_265 |   64   |
+----------------+--------+
|      Total     |   510  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_43 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_76 |  p0  |   3  |  14  |   42   ||    15   |
|     i_reg_110    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_133    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_133    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   382  ||   6.64  ||    78   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  2693  |  4138  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   78   |
|  Register |    -   |    -   |   510  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |  3203  |  4216  |
+-----------+--------+--------+--------+--------+
