
---------- Begin Simulation Statistics ----------
final_tick                                78656180500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138087                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706712                       # Number of bytes of host memory used
host_op_rate                                   246779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   760.25                       # Real time elapsed on the host
host_tick_rate                              103460484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   104980944                       # Number of instructions simulated
sim_ops                                     187614686                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078656                       # Number of seconds simulated
sim_ticks                                 78656180500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 130509169                       # number of cc regfile reads
system.cpu.cc_regfile_writes                127413282                       # number of cc regfile writes
system.cpu.committedInsts                   104980944                       # Number of Instructions Simulated
system.cpu.committedOps                     187614686                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.498485                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.498485                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     38993                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22506                       # number of floating regfile writes
system.cpu.idleCycles                         1465768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4067971                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 42294432                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.979314                       # Inst execution rate
system.cpu.iew.exec_refs                     30418637                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11990545                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23415591                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              29838122                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                435                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15388041                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           401695999                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              18428092                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2675149                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             311370483                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    956                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7816                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4064427                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10883                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            252                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13577                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        4054394                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 332105831                       # num instructions consuming a value
system.cpu.iew.wb_count                     311055423                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.701015                       # average fanout of values written-back
system.cpu.iew.wb_producers                 232811162                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.977311                       # insts written-back per cycle
system.cpu.iew.wb_sent                      311112349                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                347208896                       # number of integer regfile reads
system.cpu.int_regfile_writes               256795169                       # number of integer regfile writes
system.cpu.ipc                               0.667341                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.667341                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             15733      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             281576132     89.66%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   81      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3040      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2433      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 776      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1487      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4864      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4240      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2577      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                760      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              30      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             16      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20394541      6.49%     96.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12022693      3.83%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10030      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6199      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              314045632                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45373                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               81229                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30679                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80075                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    77422009                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.246531                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                77323187     99.87%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     19      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     817      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2107      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   741      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1005      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    293      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    60      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   15      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  74186      0.10%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12997      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2490      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4067      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              391406535                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          899756879                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    311024744                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         615697476                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  401695439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 314045632                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 560                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       214081306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          38478241                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             81                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    207848143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     155846594                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.015095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.636584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            58382682     37.46%     37.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2515736      1.61%     39.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3127759      2.01%     41.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            62077353     39.83%     80.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            29677698     19.04%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               60833      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4383      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 136      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       155846594                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.996319                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4839                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2130                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             29838122                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15388041                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1523299173                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    347                       # number of misc regfile writes
system.cpu.numCycles                        157312362                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           39121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        319162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                93625102                       # Number of BP lookups
system.cpu.branchPred.condPredicted          50371977                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4697261                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             55733682                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                52047302                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.385723                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    7952                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        18745692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           18735512                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10180                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted      4051481                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       195357341                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4063925                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    128509692                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.459926                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.034928                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        68847874     53.57%     53.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4258336      3.31%     56.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        23213114     18.06%     74.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        21633731     16.83%     91.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           58125      0.05%     91.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4042069      3.15%     94.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           13413      0.01%     94.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           38634      0.03%     95.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6404396      4.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    128509692                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            104980944                       # Number of instructions committed
system.cpu.commit.opsCommitted              187614686                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    18327625                       # Number of memory references committed
system.cpu.commit.loads                      14189660                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   28277775                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21617                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187598173                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4252                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6568      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    169266699     90.22%     90.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           42      0.00%     90.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          946      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2404      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2786      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2280      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     14184747      7.56%     97.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4132747      2.20%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4913      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5218      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    187614686                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6404396                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     22078175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22078175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22078175                       # number of overall hits
system.cpu.dcache.overall_hits::total        22078175                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       320693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         320693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       320693                       # number of overall misses
system.cpu.dcache.overall_misses::total        320693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12467525953                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12467525953                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12467525953                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12467525953                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22398868                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22398868                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22398868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22398868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38876.825977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38876.825977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38876.825977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38876.825977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1924398                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           33662                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.168261                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51495                       # number of writebacks
system.cpu.dcache.writebacks::total             51495                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       268166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       268166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       268166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       268166                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52527                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2267938453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2267938453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2267938453                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2267938453                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002345                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002345                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43176.622556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43176.622556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43176.622556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43176.622556                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51495                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17941987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17941987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       318909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12356043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12356043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     18260896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18260896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38744.731256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38744.731256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       268155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       268155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2158699000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2158699000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42532.588564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42532.588564                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4136188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4136188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111482453                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111482453                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4137972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4137972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62490.164238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62490.164238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109239453                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109239453                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61612.776650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61612.776650                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.193203                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22130711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            421.384851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.193203                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          701                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44850255                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44850255                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 18053502                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30651887                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  91967725                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              11109053                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4064427                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             43556435                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                637871                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              458649345                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              44963470                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    18270330                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    11990554                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1488                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           452                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6085533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      330948863                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    93625102                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           70790766                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     145055488                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 9396752                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  701                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6407                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 139341028                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 90364                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          155846594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.705464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.182378                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 23288296     14.94%     14.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7612790      4.88%     19.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1491221      0.96%     20.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 35471369     22.76%     43.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 40682827     26.10%     69.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  6701867      4.30%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 20403366     13.09%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 19745032     12.67%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   449826      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            155846594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.595154                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.103769                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    139228480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139228480                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139228480                       # number of overall hits
system.cpu.icache.overall_hits::total       139228480                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       112547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         112547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       112547                       # number of overall misses
system.cpu.icache.overall_misses::total        112547                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3265496499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3265496499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3265496499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3265496499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139341027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139341027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139341027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139341027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000808                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000808                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000808                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000808                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29014.513928                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29014.513928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29014.513928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29014.513928                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          265                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    37.857143                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       107312                       # number of writebacks
system.cpu.icache.writebacks::total            107312                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4719                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4719                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4719                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4719                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       107828                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       107828                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       107828                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       107828                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3116432499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3116432499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3116432499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3116432499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000774                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000774                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000774                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000774                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28901.885401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28901.885401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28901.885401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28901.885401                       # average overall mshr miss latency
system.cpu.icache.replacements                 107312                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139228480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139228480                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       112547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        112547                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3265496499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3265496499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139341027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139341027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000808                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000808                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29014.513928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29014.513928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       107828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       107828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3116432499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3116432499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28901.885401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28901.885401                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.759920                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139336308                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            107828                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1292.208962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.759920                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278789882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278789882                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139341828                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1149                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        7893                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                15648462                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   31                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 252                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               11250076                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  33178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  78656180500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4064427                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 33783216                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25141657                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8035                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  87330856                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5518403                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              420703572                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              18924017                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                169767                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2890530                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 116653                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             785                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           505849380                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   821516511                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                477032686                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77258                       # Number of floating rename lookups
system.cpu.rename.committedMaps             235495742                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                270353629                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     414                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 378                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15547101                       # count of insts added to the skid buffer
system.cpu.rob.reads                        505073852                       # The number of ROB reads
system.cpu.rob.writes                       793285068                       # The number of ROB writes
system.cpu.thread_0.numInsts                104980944                       # Number of Instructions committed
system.cpu.thread_0.numOps                  187614686                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     73737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     28151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000475717750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4236                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4236                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              270294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              69596                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158804                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160338                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158804                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 112287                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 85067                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      11.343248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.155418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.735764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4217     99.55%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16      0.38%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4236                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.402975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.365707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.137856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1507     35.58%     35.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      2.24%     37.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2171     51.25%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              370      8.73%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      1.72%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.38%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4236                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 7186368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10261632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10163456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    130.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   78656175000                       # Total gap between requests
system.mem_ctrls.avgGap                     246461.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1273600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1801664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4718016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16191988.880009243265                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22905561.756841216236                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59982775.288713641465                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst       107819                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        52519                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       158804                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    661379750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    857716250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1980507544750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst      6134.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     16331.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12471395.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      6900416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3361216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10261632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      6900416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      6900416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1065792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1065792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst       107819                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        52519                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         160338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        16653                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         16653                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     87728847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     42733018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        130461865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     87728847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     87728847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     13550010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        13550010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     13550010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     87728847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     42733018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       144011875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                48051                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               73719                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        19934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        17658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          768                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               618139750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             240255000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1519096000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12864.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31614.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36581                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              59563                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        25615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   304.176771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   183.654122                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   318.511661                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8801     34.36%     34.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6637     25.91%     60.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3039     11.86%     72.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1666      6.50%     78.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          875      3.42%     82.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          748      2.92%     84.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          578      2.26%     87.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          829      3.24%     90.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2442      9.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        25615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3075264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4718016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               39.097551                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.982775                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.77                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       116760420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62036865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      236633880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     260911260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6208478640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8735316690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22847917440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   38468055195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   489.065893                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59315022250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2626260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16714898250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        66209220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        35172060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106450260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     123901920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6208478640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8637227670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22930518720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   38107958490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   484.487783                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59519669000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2626260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16510251500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             158580                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16653                       # Transaction distribution
system.membus.trans_dist::WritebackClean       142154                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1767                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1767                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         107828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port       322959                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total       322959                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       156541                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total       156541                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 479500                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port     13768384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total     13768384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      6656896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total      6656896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20425280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                9                       # Total snoops (count)
system.membus.snoopTraffic                        576                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160355                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000137                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011712                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160333     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160355                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  78656180500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1043710000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          545063250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy          271583500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
