<?xml version="1.0" encoding="UTF-8" standalone="no"?><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" contentStyleType="text/css" height="416px" preserveAspectRatio="none" style="width:1497px;height:416px;background:#FFFFFF;" version="1.1" viewBox="0 0 1497 416" width="1497px" zoomAndPan="magnify"><defs/><g><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="59" x="10" y="188.8906"/><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="39" x="20" y="211.8857">MMU</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="116" x="119" y="76.2969"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="96" x="129" y="99.292">a HARDWARE</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="306" x="285" y="20"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="286" x="295" y="42.9951">Sits between the CPU core and memory</text><path d="M235,94.4453 L245,94.4453 C260,94.4453 260,38.1484 275,38.1484 L285,38.1484 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="322" x="285" y="76.2969"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="302" x="295" y="99.292">Most often part of the physical CPU itself.</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="273" x="660" y="99.292">On ARM, it's part of the licensed core.</text><path d="M607,94.4453 L617,94.4453 C632,94.4453 632,94.4453 647,94.4453 L657,94.4453 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M235,94.4453 L245,94.4453 C260,94.4453 260,94.4453 275,94.4453 L285,94.4453 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="265" x="285" y="132.5938"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="245" x="295" y="155.5889">Separate from the RAM controller</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="263" x="603" y="155.5889">DDR controller is a separate IP block</text><path d="M550,150.7422 L560,150.7422 C575,150.7422 575,150.7422 590,150.7422 L600,150.7422 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M235,94.4453 L245,94.4453 C260,94.4453 260,150.7422 275,150.7422 L285,150.7422 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M69,207.0391 L79,207.0391 C94,207.0391 94,94.4453 109,94.4453 L119,94.4453 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="519" x="119" y="273.3359"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="499" x="129" y="296.3311">Transparently handles all memory access from Load/Store instuctions</text><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="477" x="688" y="188.8906"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="353" x="698" y="211.8857">Maps memory accesses using virtual addresses to</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="100" x="1055" y="211.8857">system RAM</text><path d="M638,291.4844 L648,291.4844 C663,291.4844 663,207.0391 678,207.0391 L688,207.0391 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="606" x="688" y="245.1875"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="419" x="698" y="268.1826">Maps accesses using virtual addresses to memory-mapped</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="163" x="1121" y="268.1826">peripheral hardware</text><path d="M638,291.4844 L648,291.4844 C663,291.4844 663,263.3359 678,263.3359 L688,263.3359 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="166" x="688" y="301.4844"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="146" x="698" y="324.4795">Handles permissions</text><path d="M638,291.4844 L648,291.4844 C663,291.4844 663,319.6328 678,319.6328 L688,319.6328 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="797" x="688" y="357.7813"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="182" x="698" y="380.7764">Generates an exception (</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="84" x="880" y="380.7764">page fault</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="48" x="964" y="380.7764">) on an</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="114" x="1016" y="380.7764">invalid access</text><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="341" x="1134" y="380.7764">(Unmapped address or insufficient permissions)</text><path d="M638,291.4844 L648,291.4844 C663,291.4844 663,375.9297 678,375.9297 L688,375.9297 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><path d="M69,207.0391 L79,207.0391 C94,207.0391 94,291.4844 109,291.4844 L119,291.4844 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><rect fill="#F1F1F1" height="36.2969" rx="12.5" ry="12.5" style="stroke:#181818;stroke-width:1.5;" width="368" x="119" y="329.6328"/><text fill="#000000" font-family="sans-serif" font-size="14" lengthAdjust="spacing" textLength="296" x="129" y="352.6279">operates on basic units of memory called</text><text fill="#000000" font-family="sans-serif" font-size="14" font-weight="bold" lengthAdjust="spacing" textLength="48" x="429" y="352.6279">pages</text><path d="M69,207.0391 L79,207.0391 C94,207.0391 94,347.7813 109,347.7813 L119,347.7813 " fill="none" style="stroke:#181818;stroke-width:1.0;"/><!--MD5=[c4a7433bc862b88ae13845900f442cde]
@startmindmap
+ <b>MMU</b>
++ a HARDWARE
+++ Sits between the CPU core and memory
+++ Most often part of the physical CPU itself.
++++_ On ARM, it's part of the licensed core.
+++ Separate from the RAM controller
++++_ DDR controller is a separate IP block
++ Transparently handles all memory access from Load/Store instuctions
+++ Maps memory accesses using virtual addresses to <b>system RAM</b>
+++ Maps accesses using virtual addresses to memory-mapped <b>peripheral hardware</b>
+++ Handles permissions
+++ Generates an exception (<b>page fault</b>) on an **invalid access** (Unmapped address or insufficient permissions)
++ operates on basic units of memory called **pages**
@endmindmap

PlantUML version 1.2022.4beta2(Unknown compile time)
(GPL source distribution)
Java Runtime: Java(TM) SE Runtime Environment
JVM: Java HotSpot(TM) 64-Bit Server VM
Default Encoding: UTF-8
Language: en
Country: US
--></g></svg>