Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ALU.v" in library work
Module <ALU> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit comparator equal for signal <equal$cmp_eq0000> created at line 31.
    Found 32-bit addsub for signal <result$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 100

Cell Usage :
# BELS                             : 195
#      GND                         : 1
#      LUT3                        : 66
#      LUT4                        : 48
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 32
# IO Buffers                       : 100
#      IBUF                        : 67
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                       62  out of    768     8%  
 Number of 4 input LUTs:                114  out of   1536     7%  
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of     63   158% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 17.513ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3520 / 33
-------------------------------------------------------------------------
Delay:               17.513ns (Levels of Logic = 37)
  Source:            ALUop<2> (PAD)
  Destination:       result<31> (PAD)

  Data Path: ALUop<2> to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.821   2.204  ALUop_2_IBUF (ALUop_2_IBUF)
     LUT3:I0->O           33   0.551   1.927  result_mux00002 (result_mux0000)
     LUT3:I2->O            1   0.551   0.000  Maddsub_result_addsub0000_lut<0> (Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Maddsub_result_addsub0000_cy<0> (Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<1> (Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<2> (Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<3> (Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<4> (Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<5> (Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<6> (Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<7> (Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<8> (Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<9> (Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<10> (Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<11> (Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<12> (Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<13> (Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<14> (Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<15> (Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<16> (Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<17> (Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<18> (Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<19> (Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<20> (Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<21> (Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<22> (Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<23> (Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<24> (Maddsub_result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<25> (Maddsub_result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<26> (Maddsub_result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<27> (Maddsub_result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<28> (Maddsub_result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Maddsub_result_addsub0000_cy<29> (Maddsub_result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Maddsub_result_addsub0000_cy<30> (Maddsub_result_addsub0000_cy<30>)
     XORCY:CI->O           1   0.904   1.140  Maddsub_result_addsub0000_xor<31> (result_addsub0000<31>)
     LUT4:I0->O            1   0.551   0.801  result<31> (result_31_OBUF)
     OBUF:I->O                 5.644          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                     17.513ns (11.442ns logic, 6.071ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.53 secs
 
--> 


Total memory usage is 501380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

