0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.srcs/sim_1/new/full adder testbench.v,1735736316,verilog,,,,full_adder_testbench,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.srcs/sources_1/new/full adder.v,1735735926,verilog,,C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.srcs/sim_1/new/full adder testbench.v,,full_adder,,,,,,,,
