*** Start analyzing build configuration ***
Auto-config - Scanning: C:\PROJECTS\Prov_VSD\lab4\dvt2
Auto-config - VLOG: C:\PROJECTS\Prov_VSD\lab4\dvt2
Auto-config - Wrote:
    C:\PROJECTS\Prov_VSD\lab4\dvt2\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\PROJECTS\Prov_VSD\lab4\dvt2\.dvt\default.build
    -f C:\PROJECTS\Prov_VSD\lab4\dvt2\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in C:\PROJECTS\Prov_VSD\lab4\dvt2\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [467 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) C:\PROJECTS\Prov_VSD\lab4\dvt2\tb_fifo_pkg.sv ...
Done C:\PROJECTS\Prov_VSD\lab4\dvt2\tb_fifo_pkg.sv [277 ms, 27 lines, SystemVerilog_2012] ...
Loading (2) C:\PROJECTS\Prov_VSD\lab4\dvt2\tb_fifo_if.sv ...
Done C:\PROJECTS\Prov_VSD\lab4\dvt2\tb_fifo_if.sv [5 ms, 43 lines, SystemVerilog_2012] ...
Loading (3) C:\PROJECTS\Prov_VSD\lab4\dvt2\tb_fifo.sv ...
Loading (4) C:\PROJECTS\Prov_VSD\lab4\dvt2\fifo_class.svh ...
Done C:\PROJECTS\Prov_VSD\lab4\dvt2\fifo_class.svh [34 ms, 60 lines, SystemVerilog_2012] ...
Done C:\PROJECTS\Prov_VSD\lab4\dvt2\tb_fifo.sv [7 ms, 38 lines, SystemVerilog_2012] ...
*** Done invocation #1 [60 ms] ***
*** Done parsing [LT 57.0 ms, PT 60.0 ms] ***
*** Total number of lines [168] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [414 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [1 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [2 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [54 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [182 ms] ...
Performing mixed post full build step 7 (Verilog - US) [61 ms] ...
*** Done mixed mode extension build [1s.095ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [45 ms] ***
*** Total build time [1s.979ms] ***
