Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2296ada4f11b45ca89712e493aaaf87b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff(WIDTH=16)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.button
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.leftshift2
Compiling module xil_defaultlib.leftshift2(WIDTH=28)
Compiling module xil_defaultlib.mux4(WIDTH=16)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
