{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766112383496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766112383497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 20:46:23 2025 " "Processing started: Thu Dec 18 20:46:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766112383497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112383497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemVerilog_NPU -c SystemVerilog_NPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemVerilog_NPU -c SystemVerilog_NPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112383497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766112383863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766112383863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nn_config_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file nn_config_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nn_config_pkg (SystemVerilog) " "Found design unit 1: nn_config_pkg (SystemVerilog)" {  } { { "nn_config_pkg.sv" "" { Text "C:/SystemVerilog_NPU/nn_config_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sig_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sig_rom " "Found entity 1: sig_rom" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file weight_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_memory " "Found entity 1: weight_memory" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer1.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer1 " "Found entity 1: Layer1" {  } { { "Layer1.sv" "" { Text "C:/SystemVerilog_NPU/Layer1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer2 " "Found entity 1: Layer2" {  } { { "Layer2.sv" "" { Text "C:/SystemVerilog_NPU/Layer2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer3.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer3 " "Found entity 1: Layer3" {  } { { "Layer3.sv" "" { Text "C:/SystemVerilog_NPU/Layer3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer4.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer4 " "Found entity 1: Layer4" {  } { { "Layer4.sv" "" { Text "C:/SystemVerilog_NPU/Layer4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxfinder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maxfinder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maxfinder " "Found entity 1: maxfinder" {  } { { "maxfinder.sv" "" { Text "C:/SystemVerilog_NPU/maxfinder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn " "Found entity 1: dnn" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112396520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112396520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dnn " "Elaborating entity \"dnn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766112396673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dnn.sv(168) " "Verilog HDL assignment warning at dnn.sv(168): truncated value with size 32 to match size of target (5)" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396685 "|dnn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dnn.sv(203) " "Verilog HDL assignment warning at dnn.sv(203): truncated value with size 32 to match size of target (5)" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396685 "|dnn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dnn.sv(238) " "Verilog HDL assignment warning at dnn.sv(238): truncated value with size 32 to match size of target (4)" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396685 "|dnn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer1 Layer1:u_layer1 " "Elaborating entity \"Layer1\" for hierarchy \"Layer1:u_layer1\"" {  } { { "dnn.sv" "u_layer1" { Text "C:/SystemVerilog_NPU/dnn.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396695 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396715 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396728 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396728 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396728 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_rom Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|sig_rom:u_sig_rom " "Elaborating entity \"sig_rom\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|sig_rom:u_sig_rom\"" {  } { { "neuron.sv" "u_sig_rom" { Text "C:/SystemVerilog_NPU/neuron.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396735 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 sig_rom.sv(17) " "Net \"mem.data_a\" at sig_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396750 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 sig_rom.sv(17) " "Net \"mem.waddr_a\" at sig_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396750 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 sig_rom.sv(17) " "Net \"mem.we_a\" at sig_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396750 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396758 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396772 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396784 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396784 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396784 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396793 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396807 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396817 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396817 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396817 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396825 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396837 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396849 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396849 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396849 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396857 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396870 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396881 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396881 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396882 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396890 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396904 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396915 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396915 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396915 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396923 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396935 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396946 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396946 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396946 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396953 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396966 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396976 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396976 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112396977 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112396984 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112396998 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397011 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397011 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397011 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397019 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397032 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397043 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397043 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397043 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[10\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397051 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397063 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397074 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397074 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397074 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[11\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397082 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397096 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397106 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397106 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397107 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[12\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397115 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397129 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397140 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397140 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397141 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[13\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397148 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397161 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397172 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397172 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397172 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[14\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397179 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397192 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397203 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397203 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397203 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[15\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397211 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397225 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397236 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397236 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397236 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[16\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397244 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397257 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397267 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397267 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397268 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[17\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397275 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397289 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397302 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397302 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397302 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[18\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397311 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397324 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397335 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397335 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397335 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[19\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397344 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397357 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397368 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397368 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397368 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[20\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397375 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397388 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397398 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397398 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397398 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[21\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397405 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397419 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397430 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397431 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397431 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[22\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397440 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397454 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397464 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397464 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397465 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[23\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397472 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397484 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397495 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397495 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397495 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[24\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397502 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397514 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397526 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397526 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397526 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[25\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397534 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397548 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397560 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397560 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397560 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[26\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397568 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397580 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397591 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397591 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397592 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[27\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397599 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397611 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397621 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397621 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397621 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[28\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397629 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397641 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397652 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397652 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397652 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[29\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397661 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397674 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397685 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397685 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397685 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer2 Layer2:u_layer2 " "Elaborating entity \"Layer2\" for hierarchy \"Layer2:u_layer2\"" {  } { { "dnn.sv" "u_layer2" { Text "C:/SystemVerilog_NPU/dnn.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397697 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397709 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397712 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397712 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397712 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397718 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397729 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397731 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397732 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397732 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397738 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397754 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397754 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397754 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397768 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397783 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397785 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397785 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397785 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397793 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397807 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397809 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397809 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397809 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397817 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397833 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397835 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397836 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397836 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397844 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397859 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397862 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397862 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397862 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397869 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397885 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397887 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397888 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397888 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397895 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397910 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397912 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397912 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397912 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397920 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397934 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397937 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397937 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397937 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[10\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397944 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397957 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397959 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397959 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397960 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[11\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397966 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397979 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397981 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397982 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112397982 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[12\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112397987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112397989 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398003 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398005 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398005 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398005 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[13\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398012 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398025 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398027 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398027 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398028 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[14\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398035 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398049 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398051 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398051 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398051 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[15\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398057 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398077 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398082 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398082 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398083 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[16\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398090 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398105 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398107 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398108 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398108 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[17\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398114 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398128 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398130 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398130 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398130 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[18\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398137 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398150 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398152 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398152 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398152 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[19\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398159 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398171 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398173 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398174 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398174 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[20\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398180 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398193 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398195 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398195 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398195 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[21\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398201 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398216 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398218 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398218 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398219 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[22\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398227 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398241 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398243 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398243 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398243 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[23\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398253 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398267 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398269 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398269 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398269 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[24\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398276 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398291 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398293 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398294 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398294 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[25\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398302 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398317 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398319 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398320 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398320 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[26\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398326 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398342 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398344 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398345 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398345 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[27\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398352 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398365 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398367 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398367 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398367 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[28\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398374 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398387 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398389 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398389 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398389 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[29\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398395 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398409 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398411 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398411 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398411 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer3 Layer3:u_layer3 " "Elaborating entity \"Layer3\" for hierarchy \"Layer3:u_layer3\"" {  } { { "dnn.sv" "u_layer3" { Text "C:/SystemVerilog_NPU/dnn.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398422 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398438 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398440 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398440 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398441 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398448 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398461 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398463 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398463 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398463 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398469 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398483 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398485 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398485 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398485 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398493 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398507 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398509 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398509 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398509 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398516 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398531 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398533 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398534 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398534 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398541 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398554 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398556 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398556 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398556 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398563 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398576 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398578 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398578 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398578 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398584 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398597 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398599 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398599 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398599 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398606 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398618 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398620 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398620 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398620 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398627 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398640 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398642 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398643 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398643 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer4 Layer4:u_layer4 " "Elaborating entity \"Layer4\" for hierarchy \"Layer4:u_layer4\"" {  } { { "dnn.sv" "u_layer4" { Text "C:/SystemVerilog_NPU/dnn.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398653 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398666 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398668 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398668 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398668 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398675 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398688 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398690 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398690 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398690 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398697 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398712 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398714 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398714 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398714 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398722 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398736 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398738 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398738 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398738 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398746 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398761 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398763 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398763 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398763 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398769 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398783 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398785 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398785 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398785 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398792 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398805 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398807 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398807 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398807 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398817 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398832 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398834 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398834 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398834 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398842 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398858 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398861 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398861 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398861 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398869 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398882 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398884 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398884 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112398884 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxfinder maxfinder:u_maxfinder " "Elaborating entity \"maxfinder\" for hierarchy \"maxfinder:u_maxfinder\"" {  } { { "dnn.sv" "u_maxfinder" { Text "C:/SystemVerilog_NPU/dnn.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112398890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maxfinder.sv(58) " "Verilog HDL assignment warning at maxfinder.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "maxfinder.sv" "" { Text "C:/SystemVerilog_NPU/maxfinder.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112398892 "|dnn|maxfinder:u_maxfinder"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "50 " "Found 50 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112404526 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1766112404526 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f9314b9b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f9314b9b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404595 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_d8b57bdd.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_d8b57bdd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404595 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1e7cc19a.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1e7cc19a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404596 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6fa12c32.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6fa12c32.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404596 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_aaf6369b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_aaf6369b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404596 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_59a603b2.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_59a603b2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404597 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6415bfc0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6415bfc0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404597 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b19b6ea5.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b19b6ea5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404597 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f73a1efe.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f73a1efe.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404598 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_66eed9c7.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_66eed9c7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404598 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_35489136.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_35489136.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404632 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_22dcf2f.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_22dcf2f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404638 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1bc409e2.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1bc409e2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404653 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9add80fa.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9add80fa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404666 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9bcf5473.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9bcf5473.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404678 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_60e57da.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_60e57da.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404690 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4d6f7e1d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4d6f7e1d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404696 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4172fcd0.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4172fcd0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404697 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_428e5243.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_428e5243.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404703 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_36e513f1.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_36e513f1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404703 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_937af42a.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_937af42a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404710 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_ea33c472.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_ea33c472.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404716 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_8f0c034d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_8f0c034d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404723 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_575ff30d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_575ff30d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404729 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7d919e4b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7d919e4b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404742 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3fd1f4b7.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3fd1f4b7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404754 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c7f2be72.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c7f2be72.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404768 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f6ff0bea.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f6ff0bea.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404780 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_da6b1a33.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_da6b1a33.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404793 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b153e37f.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b153e37f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404805 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_76a2bcde.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_76a2bcde.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404817 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_45ffa83.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_45ffa83.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404829 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c0cd5313.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c0cd5313.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404842 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4203ee5.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4203ee5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404853 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_17e4c850.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_17e4c850.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404865 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_bd445cba.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_bd445cba.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404878 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_84068117.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_84068117.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404891 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_fc0b4b87.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_fc0b4b87.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404904 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3e3aec78.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3e3aec78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404916 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a81fe22d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a81fe22d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404928 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_e1539d06.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_e1539d06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404940 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_924d619e.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_924d619e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404952 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_64bddb5d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_64bddb5d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404964 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_34695ec3.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_34695ec3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404976 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7bb42623.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7bb42623.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112404990 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_32aab3e6.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_32aab3e6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112405002 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7b5cf8e7.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7b5cf8e7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112405009 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9cf4250c.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9cf4250c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112405015 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a94a8075.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a94a8075.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112405022 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3b17fbe4.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3b17fbe4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112405028 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112427799 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1766112427799 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "80 " "Inferred 80 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112427820 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1766112427820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112427893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427893 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112427893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak91 " "Found entity 1: altsyncram_ak91" {  } { { "db/altsyncram_ak91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ak91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112427939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112427939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112427950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112427950 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112427950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k91 " "Found entity 1: altsyncram_0k91" {  } { { "db/altsyncram_0k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_0k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112427991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112427991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428000 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hl91 " "Found entity 1: altsyncram_hl91" {  } { { "db/altsyncram_hl91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_hl91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428047 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_di91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_di91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_di91 " "Found entity 1: altsyncram_di91" {  } { { "db/altsyncram_di91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_di91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428094 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9h91 " "Found entity 1: altsyncram_9h91" {  } { { "db/altsyncram_9h91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_9h91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_si91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_si91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_si91 " "Found entity 1: altsyncram_si91" {  } { { "db/altsyncram_si91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_si91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428192 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h91 " "Found entity 1: altsyncram_0h91" {  } { { "db/altsyncram_0h91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_0h91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428239 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ii91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ii91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ii91 " "Found entity 1: altsyncram_ii91" {  } { { "db/altsyncram_ii91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ii91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428285 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_of91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_of91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_of91 " "Found entity 1: altsyncram_of91" {  } { { "db/altsyncram_of91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_of91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428332 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6k91 " "Found entity 1: altsyncram_6k91" {  } { { "db/altsyncram_6k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_6k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428379 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h91 " "Found entity 1: altsyncram_1h91" {  } { { "db/altsyncram_1h91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_1h91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ei91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ei91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ei91 " "Found entity 1: altsyncram_ei91" {  } { { "db/altsyncram_ei91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ei91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428482 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tm91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tm91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tm91 " "Found entity 1: altsyncram_tm91" {  } { { "db/altsyncram_tm91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_tm91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428535 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ci91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ci91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ci91 " "Found entity 1: altsyncram_ci91" {  } { { "db/altsyncram_ci91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ci91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428587 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3g91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3g91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3g91 " "Found entity 1: altsyncram_3g91" {  } { { "db/altsyncram_3g91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_3g91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fj91 " "Found entity 1: altsyncram_fj91" {  } { { "db/altsyncram_fj91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_fj91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428690 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bk91 " "Found entity 1: altsyncram_bk91" {  } { { "db/altsyncram_bk91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_bk91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428738 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7k91 " "Found entity 1: altsyncram_7k91" {  } { { "db/altsyncram_7k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_7k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428790 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fi91 " "Found entity 1: altsyncram_fi91" {  } { { "db/altsyncram_fi91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_fi91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428840 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ah91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ah91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ah91 " "Found entity 1: altsyncram_ah91" {  } { { "db/altsyncram_ah91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ah91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428887 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gi91 " "Found entity 1: altsyncram_gi91" {  } { { "db/altsyncram_gi91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_gi91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428932 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3k91 " "Found entity 1: altsyncram_3k91" {  } { { "db/altsyncram_3k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_3k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112428970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112428970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112428979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112428979 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112428979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bh91 " "Found entity 1: altsyncram_bh91" {  } { { "db/altsyncram_bh91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_bh91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429025 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ch91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch91 " "Found entity 1: altsyncram_ch91" {  } { { "db/altsyncram_ch91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ch91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh91 " "Found entity 1: altsyncram_dh91" {  } { { "db/altsyncram_dh91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_dh91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nj91 " "Found entity 1: altsyncram_nj91" {  } { { "db/altsyncram_nj91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_nj91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le91 " "Found entity 1: altsyncram_le91" {  } { { "db/altsyncram_le91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_le91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429216 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi91 " "Found entity 1: altsyncram_qi91" {  } { { "db/altsyncram_qi91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_qi91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429262 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hh91 " "Found entity 1: altsyncram_hh91" {  } { { "db/altsyncram_hh91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_hh91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ri91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ri91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ri91 " "Found entity 1: altsyncram_ri91" {  } { { "db/altsyncram_ri91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ri91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429368 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429420 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429431 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429475 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429479 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429535 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429578 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429641 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112429730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112429730 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112429730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_66t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112429767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112429767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766112447244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766112671719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112671719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57698 " "Implemented 57698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766112673903 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766112673903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57034 " "Implemented 57034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766112673903 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1766112673903 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "160 " "Implemented 160 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1766112673903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766112673903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 378 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 378 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "14129 " "Peak virtual memory: 14129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766112674074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 20:51:14 2025 " "Processing ended: Thu Dec 18 20:51:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766112674074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:51 " "Elapsed time: 00:04:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766112674074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:58 " "Total CPU time (on all processors): 00:04:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766112674074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112674074 ""}
