// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright 2023 Lothar Wa√ümann <LW@KARO-electronics.de>
 *
 */

/dts-v1/;

/plugin/;

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>
#include "imx93-pinfunc.h"

&{/chosen} {
	overlays {
		qs93-eqos-ksz9031;
	};
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos_rgmii>;
	phy-handle = <&ethphy0>;
	phy-mode = "rgmii-id";
	status = "okay";

	mdio {
		ethphy0: ethernet-phy@3 {
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_ethphy0_rst &pinctrl_ethphy0_int>;
			reset-gpios = <&gpio3 4 GPIO_ACTIVE_LOW>;
			reset-delay-us = <25000>;
			reset-post-delay-us = <100>;
			interrupt-parent = <&gpio3>;
			interrupts = <5 IRQ_TYPE_EDGE_FALLING>;
			eee-broken-1000t;
		};
	};
};

&iomuxc {
	pinctrl_eqos_rgmii: eqos-rgmiigrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x106
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x106
			/* KSZ9031 Strap pins 0x5..: LOW; 0x3..: HIGH */
			/* MODE[0..3] */
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x300
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x300
			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x300
			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x300
			/* CLK125_EN */
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x500
			/* PHYAD2 */
			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x500
			/* LED Mode */
			MX93_PAD_CCM_CLKO1__CCMSRCGPCMIX_CLKO1			0x30e

			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x51e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x51e
			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x51e
			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x51e
			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x51e
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x51e
		>;
	};

	pinctrl_ethphy0_int: ethphy0-intgrp {
		fsl,pins = <
			MX93_PAD_SD2_DATA2__GPIO3_IO05				0x17e
		>;
	};

	pinctrl_ethphy0_rst: ethphy0-rstgrp {
		fsl,pins = <
			MX93_PAD_SD2_DATA1__GPIO3_IO04				0x17e
		>;
	};
};
