<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › isdn › hisax › hisax_isac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>hisax_isac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for ISAC-S and ISAC-SX</span>
<span class="cm"> * ISDN Subscriber Access Controller for Terminals</span>
<span class="cm"> *</span>
<span class="cm"> * Author       Kai Germaschewski</span>
<span class="cm"> * Copyright    2001 by Kai Germaschewski  &lt;kai.germaschewski@gmx.de&gt;</span>
<span class="cm"> *              2001 by Karsten Keil       &lt;keil@isdn4linux.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * based upon Karsten Keil&#39;s original isac.c driver</span>
<span class="cm"> *</span>
<span class="cm"> * This software may be used and distributed according to the terms</span>
<span class="cm"> * of the GNU General Public License, incorporated herein by reference.</span>
<span class="cm"> *</span>
<span class="cm"> * Thanks to Wizard Computersysteme GmbH, Bremervoerde and</span>
<span class="cm"> *           SoHaNet Technology GmbH, Berlin</span>
<span class="cm"> * for supporting the development of this driver</span>
<span class="cm"> */</span>

<span class="cm">/* TODO:</span>
<span class="cm"> * specifically handle level vs edge triggered?</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &quot;hisax_isac.h&quot;</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>debugging cruft</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define __debug_variable debug</span>
<span class="cp">#include &quot;hisax_debug.h&quot;</span>

<span class="cp">#ifdef CONFIG_HISAX_DEBUG</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">debug</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ISACVer</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;2086/2186 V1.1&quot;</span><span class="p">,</span>
	<span class="s">&quot;2085 B1&quot;</span><span class="p">,</span>
	<span class="s">&quot;2085 B2&quot;</span><span class="p">,</span>
	<span class="s">&quot;2085 V2.3&quot;</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Kai Germaschewski &lt;kai.germaschewski@gmx.de&gt;/Karsten Keil &lt;kkeil@suse.de&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ISAC/ISAC-SX driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="cp">#define DBG_WARN      0x0001</span>
<span class="cp">#define DBG_IRQ       0x0002</span>
<span class="cp">#define DBG_L1M       0x0004</span>
<span class="cp">#define DBG_PR        0x0008</span>
<span class="cp">#define DBG_RFIFO     0x0100</span>
<span class="cp">#define DBG_RPACKET   0x0200</span>
<span class="cp">#define DBG_XFIFO     0x1000</span>
<span class="cp">#define DBG_XPACKET   0x2000</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>we need to distinguish ISAC-S and ISAC-SX</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define TYPE_ISAC        0x00</span>
<span class="cp">#define TYPE_ISACSX      0x01</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>registers etc.</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define ISAC_MASK        0x20</span>
<span class="cp">#define ISAC_ISTA        0x20</span>
<span class="cp">#define ISAC_ISTA_EXI    0x01</span>
<span class="cp">#define ISAC_ISTA_SIN    0x02</span>
<span class="cp">#define ISAC_ISTA_CISQ   0x04</span>
<span class="cp">#define ISAC_ISTA_XPR    0x10</span>
<span class="cp">#define ISAC_ISTA_RSC    0x20</span>
<span class="cp">#define ISAC_ISTA_RPF    0x40</span>
<span class="cp">#define ISAC_ISTA_RME    0x80</span>

<span class="cp">#define ISAC_STAR        0x21</span>
<span class="cp">#define ISAC_CMDR        0x21</span>
<span class="cp">#define ISAC_CMDR_XRES   0x01</span>
<span class="cp">#define ISAC_CMDR_XME    0x02</span>
<span class="cp">#define ISAC_CMDR_XTF    0x08</span>
<span class="cp">#define ISAC_CMDR_RRES   0x40</span>
<span class="cp">#define ISAC_CMDR_RMC    0x80</span>

<span class="cp">#define ISAC_EXIR        0x24</span>
<span class="cp">#define ISAC_EXIR_MOS    0x04</span>
<span class="cp">#define ISAC_EXIR_XDU    0x40</span>
<span class="cp">#define ISAC_EXIR_XMR    0x80</span>

<span class="cp">#define ISAC_ADF2        0x39</span>
<span class="cp">#define ISAC_SPCR        0x30</span>
<span class="cp">#define ISAC_ADF1        0x38</span>

<span class="cp">#define ISAC_CIR0        0x31</span>
<span class="cp">#define ISAC_CIX0        0x31</span>
<span class="cp">#define ISAC_CIR0_CIC0   0x02</span>
<span class="cp">#define ISAC_CIR0_CIC1   0x01</span>

<span class="cp">#define ISAC_CIR1        0x33</span>
<span class="cp">#define ISAC_CIX1        0x33</span>
<span class="cp">#define ISAC_STCR        0x37</span>
<span class="cp">#define ISAC_MODE        0x22</span>

<span class="cp">#define ISAC_RSTA        0x27</span>
<span class="cp">#define ISAC_RSTA_RDO    0x40</span>
<span class="cp">#define ISAC_RSTA_CRC    0x20</span>
<span class="cp">#define ISAC_RSTA_RAB    0x10</span>

<span class="cp">#define ISAC_RBCL 0x25</span>
<span class="cp">#define ISAC_RBCH 0x2A</span>
<span class="cp">#define ISAC_TIMR 0x23</span>
<span class="cp">#define ISAC_SQXR 0x3b</span>
<span class="cp">#define ISAC_MOSR 0x3a</span>
<span class="cp">#define ISAC_MOCR 0x3a</span>
<span class="cp">#define ISAC_MOR0 0x32</span>
<span class="cp">#define ISAC_MOX0 0x32</span>
<span class="cp">#define ISAC_MOR1 0x34</span>
<span class="cp">#define ISAC_MOX1 0x34</span>

<span class="cp">#define ISAC_RBCH_XAC 0x80</span>

<span class="cp">#define ISAC_CMD_TIM    0x0</span>
<span class="cp">#define ISAC_CMD_RES    0x1</span>
<span class="cp">#define ISAC_CMD_SSP    0x2</span>
<span class="cp">#define ISAC_CMD_SCP    0x3</span>
<span class="cp">#define ISAC_CMD_AR8    0x8</span>
<span class="cp">#define ISAC_CMD_AR10   0x9</span>
<span class="cp">#define ISAC_CMD_ARL    0xa</span>
<span class="cp">#define ISAC_CMD_DI     0xf</span>

<span class="cp">#define ISACSX_MASK       0x60</span>
<span class="cp">#define ISACSX_ISTA       0x60</span>
<span class="cp">#define ISACSX_ISTA_ICD   0x01</span>
<span class="cp">#define ISACSX_ISTA_CIC   0x10</span>

<span class="cp">#define ISACSX_MASKD      0x20</span>
<span class="cp">#define ISACSX_ISTAD      0x20</span>
<span class="cp">#define ISACSX_ISTAD_XDU  0x04</span>
<span class="cp">#define ISACSX_ISTAD_XMR  0x08</span>
<span class="cp">#define ISACSX_ISTAD_XPR  0x10</span>
<span class="cp">#define ISACSX_ISTAD_RFO  0x20</span>
<span class="cp">#define ISACSX_ISTAD_RPF  0x40</span>
<span class="cp">#define ISACSX_ISTAD_RME  0x80</span>

<span class="cp">#define ISACSX_CMDRD      0x21</span>
<span class="cp">#define ISACSX_CMDRD_XRES 0x01</span>
<span class="cp">#define ISACSX_CMDRD_XME  0x02</span>
<span class="cp">#define ISACSX_CMDRD_XTF  0x08</span>
<span class="cp">#define ISACSX_CMDRD_RRES 0x40</span>
<span class="cp">#define ISACSX_CMDRD_RMC  0x80</span>

<span class="cp">#define ISACSX_MODED      0x22</span>

<span class="cp">#define ISACSX_RBCLD      0x26</span>

<span class="cp">#define ISACSX_RSTAD      0x28</span>
<span class="cp">#define ISACSX_RSTAD_RAB  0x10</span>
<span class="cp">#define ISACSX_RSTAD_CRC  0x20</span>
<span class="cp">#define ISACSX_RSTAD_RDO  0x40</span>
<span class="cp">#define ISACSX_RSTAD_VFR  0x80</span>

<span class="cp">#define ISACSX_CIR0       0x2e</span>
<span class="cp">#define ISACSX_CIR0_CIC0  0x08</span>
<span class="cp">#define ISACSX_CIX0       0x2e</span>

<span class="cp">#define ISACSX_TR_CONF0   0x30</span>

<span class="cp">#define ISACSX_TR_CONF2   0x32</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">Fsm</span> <span class="n">l1fsm</span><span class="p">;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ST_L1_RESET</span><span class="p">,</span>
	<span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>
	<span class="n">ST_L1_F3_PUP</span><span class="p">,</span>
	<span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">,</span>
	<span class="n">ST_L1_F4</span><span class="p">,</span>
	<span class="n">ST_L1_F5</span><span class="p">,</span>
	<span class="n">ST_L1_F6</span><span class="p">,</span>
	<span class="n">ST_L1_F7</span><span class="p">,</span>
	<span class="n">ST_L1_F8</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define L1_STATE_COUNT (ST_L1_F8 + 1)</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">strL1State</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="s">&quot;ST_L1_RESET&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F3_PDOWN&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F3_PUP&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F3_PEND_DEACT&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F4&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F5&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F6&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F7&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST_L1_F8&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">EV_PH_DR</span><span class="p">,</span>           <span class="c1">// 0000</span>
	<span class="n">EV_PH_RES</span><span class="p">,</span>          <span class="c1">// 0001</span>
	<span class="n">EV_PH_TMA</span><span class="p">,</span>          <span class="c1">// 0010</span>
	<span class="n">EV_PH_SLD</span><span class="p">,</span>          <span class="c1">// 0011</span>
	<span class="n">EV_PH_RSY</span><span class="p">,</span>          <span class="c1">// 0100</span>
	<span class="n">EV_PH_DR6</span><span class="p">,</span>          <span class="c1">// 0101</span>
	<span class="n">EV_PH_EI</span><span class="p">,</span>           <span class="c1">// 0110</span>
	<span class="n">EV_PH_PU</span><span class="p">,</span>           <span class="c1">// 0111</span>
	<span class="n">EV_PH_AR</span><span class="p">,</span>           <span class="c1">// 1000</span>
	<span class="n">EV_PH_9</span><span class="p">,</span>            <span class="c1">// 1001</span>
	<span class="n">EV_PH_ARL</span><span class="p">,</span>          <span class="c1">// 1010</span>
	<span class="n">EV_PH_CVR</span><span class="p">,</span>          <span class="c1">// 1011</span>
	<span class="n">EV_PH_AI8</span><span class="p">,</span>          <span class="c1">// 1100</span>
	<span class="n">EV_PH_AI10</span><span class="p">,</span>         <span class="c1">// 1101</span>
	<span class="n">EV_PH_AIL</span><span class="p">,</span>          <span class="c1">// 1110</span>
	<span class="n">EV_PH_DC</span><span class="p">,</span>           <span class="c1">// 1111</span>
	<span class="n">EV_PH_ACTIVATE_REQ</span><span class="p">,</span>
	<span class="n">EV_PH_DEACTIVATE_REQ</span><span class="p">,</span>
	<span class="n">EV_TIMER3</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define L1_EVENT_COUNT (EV_TIMER3 + 1)</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">strL1Event</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="s">&quot;EV_PH_DR&quot;</span><span class="p">,</span>           <span class="c1">// 0000</span>
	<span class="s">&quot;EV_PH_RES&quot;</span><span class="p">,</span>          <span class="c1">// 0001</span>
	<span class="s">&quot;EV_PH_TMA&quot;</span><span class="p">,</span>          <span class="c1">// 0010</span>
	<span class="s">&quot;EV_PH_SLD&quot;</span><span class="p">,</span>          <span class="c1">// 0011</span>
	<span class="s">&quot;EV_PH_RSY&quot;</span><span class="p">,</span>          <span class="c1">// 0100</span>
	<span class="s">&quot;EV_PH_DR6&quot;</span><span class="p">,</span>          <span class="c1">// 0101</span>
	<span class="s">&quot;EV_PH_EI&quot;</span><span class="p">,</span>           <span class="c1">// 0110</span>
	<span class="s">&quot;EV_PH_PU&quot;</span><span class="p">,</span>           <span class="c1">// 0111</span>
	<span class="s">&quot;EV_PH_AR&quot;</span><span class="p">,</span>           <span class="c1">// 1000</span>
	<span class="s">&quot;EV_PH_9&quot;</span><span class="p">,</span>            <span class="c1">// 1001</span>
	<span class="s">&quot;EV_PH_ARL&quot;</span><span class="p">,</span>          <span class="c1">// 1010</span>
	<span class="s">&quot;EV_PH_CVR&quot;</span><span class="p">,</span>          <span class="c1">// 1011</span>
	<span class="s">&quot;EV_PH_AI8&quot;</span><span class="p">,</span>          <span class="c1">// 1100</span>
	<span class="s">&quot;EV_PH_AI10&quot;</span><span class="p">,</span>         <span class="c1">// 1101</span>
	<span class="s">&quot;EV_PH_AIL&quot;</span><span class="p">,</span>          <span class="c1">// 1110</span>
	<span class="s">&quot;EV_PH_DC&quot;</span><span class="p">,</span>           <span class="c1">// 1111</span>
	<span class="s">&quot;EV_PH_ACTIVATE_REQ&quot;</span><span class="p">,</span>
	<span class="s">&quot;EV_PH_DEACTIVATE_REQ&quot;</span><span class="p">,</span>
	<span class="s">&quot;EV_TIMER3&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">D_L1L2</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hisax_if</span> <span class="o">*</span><span class="n">ifc</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">hisax_if</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">hisax_d_if</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_PR</span><span class="p">,</span> <span class="s">&quot;pr %#x&quot;</span><span class="p">,</span> <span class="n">pr</span><span class="p">);</span>
	<span class="n">ifc</span><span class="o">-&gt;</span><span class="n">l1l2</span><span class="p">(</span><span class="n">ifc</span><span class="p">,</span> <span class="n">pr</span><span class="p">,</span> <span class="n">arg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ph_command</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">command</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_L1M</span><span class="p">,</span> <span class="s">&quot;ph_command %#x&quot;</span><span class="p">,</span> <span class="n">command</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TYPE_ISAC</span>:
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CIX0</span><span class="p">,</span> <span class="p">(</span><span class="n">command</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TYPE_ISACSX</span>:
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_CIX0</span><span class="p">,</span> <span class="p">(</span><span class="n">command</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><hr /></td><td class="code"><div class="highlight"><pre><span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_di</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_RESET</span><span class="p">);</span>
	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_DI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_di_deact_ind</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_RESET</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DEACTIVATE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_DI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f3pdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F3_PDOWN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f3pend_deact_ind</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DEACTIVATE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_DI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f3pend</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">);</span>
	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_DI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f4</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f5</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F5</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f6</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F6</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f6_deact_ind</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F6</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DEACTIVATE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f7_act_ind</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmDelTimer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F7</span><span class="p">);</span>
	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_AR8</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_ACTIVATE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f8</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_go_f8_deact_ind</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmChangeState</span><span class="p">(</span><span class="n">fi</span><span class="p">,</span> <span class="n">ST_L1_F8</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DEACTIVATE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_ar8</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">FsmRestartTimer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">,</span> <span class="n">TIMER3_VALUE</span><span class="p">,</span> <span class="n">EV_TIMER3</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_AR8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1_timer3</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">fi</span><span class="o">-&gt;</span><span class="n">userdata</span><span class="p">;</span>

	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_DI</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DEACTIVATE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><p>state machines according to data sheet PSB 2186 / 3186</p></td><td class="code"><div class="highlight"><pre><span class="k">static</span> <span class="k">struct</span> <span class="n">FsmNode</span> <span class="n">L1FnList</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="n">ST_L1_RESET</span><span class="p">,</span>         <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_RESET</span><span class="p">,</span>         <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_RESET</span><span class="p">,</span>         <span class="n">EV_PH_DC</span><span class="p">,</span>             <span class="n">l1_go_f3pdown</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_RESET</span><span class="p">,</span>         <span class="n">EV_PH_AR</span><span class="p">,</span>             <span class="n">l1_go_f6</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_RESET</span><span class="p">,</span>         <span class="n">EV_PH_AI8</span><span class="p">,</span>            <span class="n">l1_go_f7_act_ind</span><span class="p">},</span>

	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_PH_AR</span><span class="p">,</span>             <span class="n">l1_go_f6</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_PH_RSY</span><span class="p">,</span>            <span class="n">l1_go_f5</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_PH_PU</span><span class="p">,</span>             <span class="n">l1_go_f4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_PH_AI8</span><span class="p">,</span>            <span class="n">l1_go_f7_act_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_PH_ACTIVATE_REQ</span><span class="p">,</span>   <span class="n">l1_ar8</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PDOWN</span><span class="p">,</span>      <span class="n">EV_TIMER3</span><span class="p">,</span>            <span class="n">l1_timer3</span><span class="p">},</span>

	<span class="p">{</span><span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">,</span> <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">,</span> <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">,</span> <span class="n">EV_PH_DC</span><span class="p">,</span>             <span class="n">l1_go_f3pdown</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">,</span> <span class="n">EV_PH_RSY</span><span class="p">,</span>            <span class="n">l1_go_f5</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">,</span> <span class="n">EV_PH_AR</span><span class="p">,</span>             <span class="n">l1_go_f6</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F3_PEND_DEACT</span><span class="p">,</span> <span class="n">EV_PH_AI8</span><span class="p">,</span>            <span class="n">l1_go_f7_act_ind</span><span class="p">},</span>

	<span class="p">{</span><span class="n">ST_L1_F4</span><span class="p">,</span>            <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F4</span><span class="p">,</span>            <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F4</span><span class="p">,</span>            <span class="n">EV_PH_RSY</span><span class="p">,</span>            <span class="n">l1_go_f5</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F4</span><span class="p">,</span>            <span class="n">EV_PH_AI8</span><span class="p">,</span>            <span class="n">l1_go_f7_act_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F4</span><span class="p">,</span>            <span class="n">EV_TIMER3</span><span class="p">,</span>            <span class="n">l1_timer3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F4</span><span class="p">,</span>            <span class="n">EV_PH_DC</span><span class="p">,</span>             <span class="n">l1_go_f3pdown</span><span class="p">},</span>

	<span class="p">{</span><span class="n">ST_L1_F5</span><span class="p">,</span>            <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F5</span><span class="p">,</span>            <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F5</span><span class="p">,</span>            <span class="n">EV_PH_AR</span><span class="p">,</span>             <span class="n">l1_go_f6</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F5</span><span class="p">,</span>            <span class="n">EV_PH_AI8</span><span class="p">,</span>            <span class="n">l1_go_f7_act_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F5</span><span class="p">,</span>            <span class="n">EV_TIMER3</span><span class="p">,</span>            <span class="n">l1_timer3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F5</span><span class="p">,</span>            <span class="n">EV_PH_DR</span><span class="p">,</span>             <span class="n">l1_go_f3pend</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F5</span><span class="p">,</span>            <span class="n">EV_PH_DC</span><span class="p">,</span>             <span class="n">l1_go_f3pdown</span><span class="p">},</span>

	<span class="p">{</span><span class="n">ST_L1_F6</span><span class="p">,</span>            <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F6</span><span class="p">,</span>            <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F6</span><span class="p">,</span>            <span class="n">EV_PH_RSY</span><span class="p">,</span>            <span class="n">l1_go_f8</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F6</span><span class="p">,</span>            <span class="n">EV_PH_AI8</span><span class="p">,</span>            <span class="n">l1_go_f7_act_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F6</span><span class="p">,</span>            <span class="n">EV_PH_DR6</span><span class="p">,</span>            <span class="n">l1_go_f3pend</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F6</span><span class="p">,</span>            <span class="n">EV_TIMER3</span><span class="p">,</span>            <span class="n">l1_timer3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F6</span><span class="p">,</span>            <span class="n">EV_PH_DC</span><span class="p">,</span>             <span class="n">l1_go_f3pdown</span><span class="p">},</span>

	<span class="p">{</span><span class="n">ST_L1_F7</span><span class="p">,</span>            <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di_deact_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F7</span><span class="p">,</span>            <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di_deact_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F7</span><span class="p">,</span>            <span class="n">EV_PH_AR</span><span class="p">,</span>             <span class="n">l1_go_f6_deact_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F7</span><span class="p">,</span>            <span class="n">EV_PH_RSY</span><span class="p">,</span>            <span class="n">l1_go_f8_deact_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F7</span><span class="p">,</span>            <span class="n">EV_PH_DR</span><span class="p">,</span>             <span class="n">l1_go_f3pend_deact_ind</span><span class="p">},</span>

	<span class="p">{</span><span class="n">ST_L1_F8</span><span class="p">,</span>            <span class="n">EV_PH_RES</span><span class="p">,</span>            <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F8</span><span class="p">,</span>            <span class="n">EV_PH_EI</span><span class="p">,</span>             <span class="n">l1_di</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F8</span><span class="p">,</span>            <span class="n">EV_PH_AR</span><span class="p">,</span>             <span class="n">l1_go_f6</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F8</span><span class="p">,</span>            <span class="n">EV_PH_DR</span><span class="p">,</span>             <span class="n">l1_go_f3pend</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F8</span><span class="p">,</span>            <span class="n">EV_PH_AI8</span><span class="p">,</span>            <span class="n">l1_go_f7_act_ind</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F8</span><span class="p">,</span>            <span class="n">EV_TIMER3</span><span class="p">,</span>            <span class="n">l1_timer3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">ST_L1_F8</span><span class="p">,</span>            <span class="n">EV_PH_DC</span><span class="p">,</span>             <span class="n">l1_go_f3pdown</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">l1m_debug</span><span class="p">(</span><span class="k">struct</span> <span class="n">FsmInst</span> <span class="o">*</span><span class="n">fi</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">fmt</span><span class="p">,</span> <span class="p">...)</span>
<span class="p">{</span>
	<span class="kt">va_list</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">buf</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>

	<span class="n">va_start</span><span class="p">(</span><span class="n">args</span><span class="p">,</span> <span class="n">fmt</span><span class="p">);</span>
	<span class="n">vsnprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="p">),</span> <span class="n">fmt</span><span class="p">,</span> <span class="n">args</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_L1M</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
	<span class="n">va_end</span><span class="p">(</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">isac_version</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_RBCH</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;ISAC version (%x): %s&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">ISACVer</span><span class="p">[(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">isac_empty_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><p>this also works for isacsx, since
CMDR(D) register works the same</p></td><td class="code"><div class="highlight"><pre>	<span class="n">u_char</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;count %d&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">+</span> <span class="n">count</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">MAX_DFRAME_LEN_L1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;overrun %d&quot;</span><span class="p">,</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">+</span> <span class="n">count</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="n">ISAC_CMDR_RMC</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ptr</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvbuf</span> <span class="o">+</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span><span class="p">;</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="n">ISAC_CMDR_RMC</span><span class="p">);</span>
	<span class="n">DBG_PACKET</span><span class="p">(</span><span class="n">DBG_RFIFO</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">isac_fill_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><p>this also works for isacsx, since
CMDR(D) register works the same</p></td><td class="code"><div class="highlight"><pre>	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">u_char</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">);</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">count</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;count %d&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">count</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">ISAC_CMDR_XTF</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">ISAC_CMDR_XTF</span> <span class="o">|</span> <span class="n">ISAC_CMDR_XME</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">skb_pull</span><span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">DBG_PACKET</span><span class="p">(</span><span class="n">DBG_XFIFO</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">isac_retransmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;no skb&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">skb_push</span><span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">,</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_cnt</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isac_cisq_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CIR0</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;CIR0 %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_CIR0_CIC0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;CODR0 %#x&quot;</span><span class="p">,</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">FsmEvent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">,</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_CIR0_CIC1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CIR1</span><span class="p">);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;ISAC CIR1 %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isac_rme_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_RSTA</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ISAC_RSTA_RDO</span> <span class="o">|</span> <span class="n">ISAC_RSTA_CRC</span> <span class="o">|</span> <span class="n">ISAC_RSTA_RAB</span><span class="p">))</span>
	    <span class="o">!=</span> <span class="n">ISAC_RSTA_CRC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;RSTA %#x, dropped&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="n">ISAC_CMDR_RMC</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_RBCL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;RBCL %#x&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>

	<span class="n">isac_empty_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;count %d &lt; 1&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_skb</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;no memory, dropping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">count</span><span class="p">),</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvbuf</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">DBG_SKB</span><span class="p">(</span><span class="n">DBG_RPACKET</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DATA</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isac_xpr_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_kfree_skb_irq</span><span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DATA</span> <span class="o">|</span> <span class="n">CONFIRM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isac_exi_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_EXIR</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;EXIR %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_EXIR_XMR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;ISAC XMR&quot;</span><span class="p">);</span>
		<span class="n">isac_retransmit</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_EXIR_XDU</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;ISAC XDU&quot;</span><span class="p">);</span>
		<span class="n">isac_retransmit</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_EXIR_MOS</span><span class="p">)</span> <span class="p">{</span>  <span class="cm">/* MOS */</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;MOS&quot;</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MOSR</span><span class="p">);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;ISAC MOSR %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">isac_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_ISTA</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;ISTA %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_ISTA_EXI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;EXI&quot;</span><span class="p">);</span>
		<span class="n">isac_exi_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_ISTA_XPR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;XPR&quot;</span><span class="p">);</span>
		<span class="n">isac_xpr_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_ISTA_RME</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;RME&quot;</span><span class="p">);</span>
		<span class="n">isac_rme_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_ISTA_RPF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;RPF&quot;</span><span class="p">);</span>
		<span class="n">isac_empty_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_ISTA_CISQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;CISQ&quot;</span><span class="p">);</span>
		<span class="n">isac_cisq_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_ISTA_RSC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;RSC&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISAC_ISTA_SIN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;SIN&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MASK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MASK</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="p">}</span></pre></div></td></tr>


<tr id="section-9"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-9">&#182;</a></div><p>======================================================================</p></td><td class="code"><div class="highlight"><pre><span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isacsx_cic_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_CIR0</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;CIR0 %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_CIR0_CIC0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;CODR0 %#x&quot;</span><span class="p">,</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">FsmEvent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">,</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isacsx_rme_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_RSTAD</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ISACSX_RSTAD_VFR</span> <span class="o">|</span>
		    <span class="n">ISACSX_RSTAD_RDO</span> <span class="o">|</span>
		    <span class="n">ISACSX_RSTAD_CRC</span> <span class="o">|</span>
		    <span class="n">ISACSX_RSTAD_RAB</span><span class="p">))</span>
	    <span class="o">!=</span> <span class="p">(</span><span class="n">ISACSX_RSTAD_VFR</span> <span class="o">|</span> <span class="n">ISACSX_RSTAD_CRC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;RSTAD %#x, dropped&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_CMDRD</span><span class="p">,</span> <span class="n">ISACSX_CMDRD_RMC</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_RBCLD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;RBCLD %#x&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>

	<span class="n">isac_empty_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-10"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-10">&#182;</a></div><p>strip trailing status byte</p></td><td class="code"><div class="highlight"><pre>	<span class="n">count</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;count %d &lt; 1&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">dev_alloc_skb</span><span class="p">(</span><span class="n">count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;no memory, dropping&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">count</span><span class="p">),</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvbuf</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">DBG_SKB</span><span class="p">(</span><span class="n">DBG_RPACKET</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DATA</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isacsx_xpr_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_kfree_skb_irq</span><span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">D_L1L2</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">PH_DATA</span> <span class="o">|</span> <span class="n">CONFIRM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">isacsx_icd_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_ISTAD</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;ISTAD %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTAD_XDU</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;ISTAD XDU&quot;</span><span class="p">);</span>
		<span class="n">isac_retransmit</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTAD_XMR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;ISTAD XMR&quot;</span><span class="p">);</span>
		<span class="n">isac_retransmit</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTAD_XPR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;ISTAD XPR&quot;</span><span class="p">);</span>
		<span class="n">isacsx_xpr_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTAD_RFO</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_WARN</span><span class="p">,</span> <span class="s">&quot;ISTAD RFO&quot;</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_CMDRD</span><span class="p">,</span> <span class="n">ISACSX_CMDRD_RMC</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTAD_RME</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;ISTAD RME&quot;</span><span class="p">);</span>
		<span class="n">isacsx_rme_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTAD_RPF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;ISTAD RPF&quot;</span><span class="p">);</span>
		<span class="n">isac_empty_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">isacsx_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_ISTA</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_IRQ</span><span class="p">,</span> <span class="s">&quot;ISTA %#x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTA_ICD</span><span class="p">)</span>
		<span class="n">isacsx_icd_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">ISACSX_ISTA_CIC</span><span class="p">)</span>
		<span class="n">isacsx_cic_interrupt</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">isac_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">fsm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l1fsm</span><span class="p">;</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">ST_L1_RESET</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_HISAX_DEBUG</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">debug</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">debug</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">userdata</span> <span class="o">=</span> <span class="n">isac</span><span class="p">;</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">printdebug</span> <span class="o">=</span> <span class="n">l1m_debug</span><span class="p">;</span>
	<span class="n">FsmInitTimer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">isac_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="n">eval</span><span class="p">;</span>

	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">TYPE_ISAC</span><span class="p">;</span>
	<span class="n">isac_version</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>

	<span class="n">ph_command</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMD_RES</span><span class="p">);</span>

	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MASK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">mocr</span> <span class="o">=</span> <span class="mh">0xaa</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">ISAC_IOM1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* IOM 1 Mode */</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_ADF2</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_SPCR</span><span class="p">,</span> <span class="mh">0xa</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_STCR</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MODE</span><span class="p">,</span> <span class="mh">0xc9</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* IOM 2 Mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">adf2</span><span class="p">)</span>
			<span class="n">isac</span><span class="o">-&gt;</span><span class="n">adf2</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_ADF2</span><span class="p">,</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">adf2</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_SQXR</span><span class="p">,</span> <span class="mh">0x2f</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_SPCR</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_STCR</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MODE</span><span class="p">,</span> <span class="mh">0xc9</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_TIMR</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_STAR</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;ISAC STAR %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MODE</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;ISAC MODE %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_ADF2</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;ISAC ADF2 %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_ISTA</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;ISAC ISTA %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">eval</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_EXIR</span><span class="p">);</span>
		<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;ISAC EXIR %x&quot;</span><span class="p">,</span> <span class="n">eval</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">read_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CIR0</span><span class="p">);</span>
	<span class="n">DBG</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;ISAC CIR0 %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">FsmEvent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">,</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_MASK</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-11"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-11">&#182;</a></div><p>RESET Receiver and Transmitter</p></td><td class="code"><div class="highlight"><pre>	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="n">ISAC_CMDR_XRES</span> <span class="o">|</span> <span class="n">ISAC_CMDR_RRES</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">isacsx_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">TYPE_ISACSX</span><span class="p">;</span></pre></div></td></tr>


<tr id="section-12"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-12">&#182;</a></div><p>clear LDD</p></td><td class="code"><div class="highlight"><pre>	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_TR_CONF0</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-13"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-13">&#182;</a></div><p>enable transmitter</p></td><td class="code"><div class="highlight"><pre>	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_TR_CONF2</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-14"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-14">&#182;</a></div><p>transparent mode 0, RAC, stop/go</p></td><td class="code"><div class="highlight"><pre>	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_MODED</span><span class="p">,</span>    <span class="mh">0xc9</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-15"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-15">&#182;</a></div><p>all HDLC IRQ unmasked</p></td><td class="code"><div class="highlight"><pre>	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_MASKD</span><span class="p">,</span>    <span class="mh">0x03</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-16"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-16">&#182;</a></div><p>unmask ICD, CID IRQs</p></td><td class="code"><div class="highlight"><pre>	<span class="n">isac</span><span class="o">-&gt;</span><span class="n">write_isac</span><span class="p">(</span><span class="n">isac</span><span class="p">,</span> <span class="n">ISACSX_MASK</span><span class="p">,</span>
			 <span class="o">~</span><span class="p">(</span><span class="n">ISACSX_ISTA_ICD</span> <span class="o">|</span> <span class="n">ISACSX_ISTA_CIC</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">isac_d_l2l1</span><span class="p">(</span><span class="k">struct</span> <span class="n">hisax_if</span> <span class="o">*</span><span class="n">hisax_d_if</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">isac</span> <span class="o">*</span><span class="n">isac</span> <span class="o">=</span> <span class="n">hisax_d_if</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>

	<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_PR</span><span class="p">,</span> <span class="s">&quot;pr %#x&quot;</span><span class="p">,</span> <span class="n">pr</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pr</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PH_ACTIVATE</span> <span class="o">|</span> <span class="n">REQUEST</span>:
		<span class="n">FsmEvent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">,</span> <span class="n">EV_PH_ACTIVATE_REQ</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PH_DEACTIVATE</span> <span class="o">|</span> <span class="n">REQUEST</span>:
		<span class="n">FsmEvent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">,</span> <span class="n">EV_PH_DEACTIVATE_REQ</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PH_DATA</span> <span class="o">|</span> <span class="n">REQUEST</span>:
		<span class="n">DBG</span><span class="p">(</span><span class="n">DBG_PR</span><span class="p">,</span> <span class="s">&quot;PH_DATA REQUEST len %d&quot;</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
		<span class="n">DBG_SKB</span><span class="p">(</span><span class="n">DBG_XPACKET</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">state</span> <span class="o">!=</span> <span class="n">ST_L1_F7</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DBG</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;L1 wrong state %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">isac</span><span class="o">-&gt;</span><span class="n">l1m</span><span class="p">.</span><span class="n">state</span><span class="p">);</span>
			<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">);</span>

		<span class="n">isac</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="n">skb</span><span class="p">;</span>
		<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">isac</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">hisax_isac_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;hisax_isac: ISAC-S/ISAC-SX ISDN driver v0.1.0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">l1fsm</span><span class="p">.</span><span class="n">state_count</span> <span class="o">=</span> <span class="n">L1_STATE_COUNT</span><span class="p">;</span>
	<span class="n">l1fsm</span><span class="p">.</span><span class="n">event_count</span> <span class="o">=</span> <span class="n">L1_EVENT_COUNT</span><span class="p">;</span>
	<span class="n">l1fsm</span><span class="p">.</span><span class="n">strState</span> <span class="o">=</span> <span class="n">strL1State</span><span class="p">;</span>
	<span class="n">l1fsm</span><span class="p">.</span><span class="n">strEvent</span> <span class="o">=</span> <span class="n">strL1Event</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">FsmNew</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l1fsm</span><span class="p">,</span> <span class="n">L1FnList</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">L1FnList</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">hisax_isac_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">FsmFree</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l1fsm</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">isac_init</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">isac_d_l2l1</span><span class="p">);</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">isacsx_setup</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">isacsx_irq</span><span class="p">);</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">isac_setup</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">isac_irq</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">hisax_isac_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">hisax_isac_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
