{"vcs1":{"timestamp_begin":1737544585.699665139, "rt":0.20, "ut":0.08, "st":0.07}}
{"vcselab":{"timestamp_begin":1737544585.975116121, "rt":0.17, "ut":0.13, "st":0.02}}
{"link":{"timestamp_begin":1737544586.207903488, "rt":0.19, "ut":0.09, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737544585.443144136}
{"VCS_COMP_START_TIME": 1737544585.443144136}
{"VCS_COMP_END_TIME": 1737544586.471204084}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261812}}
{"vcselab": {"peak_mem": 133948}}
