$date
	Sun Oct 23 01:01:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#639179
b1 !
1"
#639182
b1 &
b1 %
1$
#639183
0"
#639186
1#
#639190
b0 &
0#
b0 %
0$
#1599782
b111 &
b111 %
1$
b111 !
1"
#1599783
0"
#1599786
b10110 &
b10110 %
#1599790
b1011 &
b1011 %
#1599794
b100010 &
b100010 %
#1599798
b10001 &
b10001 %
#1599802
b110100 &
b110100 %
#1599806
b11010 &
b11010 %
#1599810
b1101 &
b1101 %
#1599814
b101000 &
b101000 %
#1599818
b10100 &
b10100 %
#1599822
b1010 &
b1010 %
#1599826
b101 &
b101 %
#1599830
b10000 &
b10000 %
#1599834
b1000 &
b1000 %
#1599838
b100 &
b100 %
#1599842
b10 &
b10 %
#1599846
b1 &
1#
b1 %
#1599850
b0 &
b0 %
0#
0$
#2555252
b10101 !
1"
#2555254
b10101 &
b10101 %
1$
#2555255
0"
#2555258
b1000000 &
b1000000 %
#2555262
b100000 &
b100000 %
#2555266
b10000 &
b10000 %
#2555270
b1000 &
b1000 %
#2555274
b100 &
b100 %
#2555278
b10 &
b10 %
#2555282
b1 &
b1 %
1#
#2555286
b0 &
0#
b0 %
0$
#4500012
