#ifndef CAPSTONE_ARM64_H
#define CAPSTONE_ARM64_H

/* Capstone Disassembly Engine */
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2015 */

#ifdef __cplusplus
extern "C" {
#endif

#include "platform.h"

#ifdef _MSC_VER
#pragma warning(disable : 4201)
#endif

/// ARM64 shift type
typedef enum arm64_shifter {
  ARM64_SFT_INVALID = 0,
  ARM64_SFT_LSL = 1,
  ARM64_SFT_MSL = 2,
  ARM64_SFT_LSR = 3,
  ARM64_SFT_ASR = 4,
  ARM64_SFT_ROR = 5,
} arm64_shifter;

/// ARM64 extender type
typedef enum arm64_extender {
  ARM64_EXT_INVALID = 0,
  ARM64_EXT_UXTB = 1,
  ARM64_EXT_UXTH = 2,
  ARM64_EXT_UXTW = 3,
  ARM64_EXT_UXTX = 4,
  ARM64_EXT_SXTB = 5,
  ARM64_EXT_SXTH = 6,
  ARM64_EXT_SXTW = 7,
  ARM64_EXT_SXTX = 8,
} arm64_extender;

/// ARM64 condition code
typedef enum arm64_cc {
  ARM64_CC_INVALID = 0,
  ARM64_CC_EQ = 1,  ///< Equal
  ARM64_CC_NE = 2,  ///< Not equal:                 Not equal, or unordered
  ARM64_CC_HS = 3,  ///< Unsigned higher or same:   >, ==, or unordered
  ARM64_CC_LO = 4,  ///< Unsigned lower or same:    Less than
  ARM64_CC_MI = 5,  ///< Minus, negative:           Less than
  ARM64_CC_PL = 6,  ///< Plus, positive or zero:    >, ==, or unordered
  ARM64_CC_VS = 7,  ///< Overflow:                  Unordered
  ARM64_CC_VC = 8,  ///< No overflow:               Ordered
  ARM64_CC_HI = 9,  ///< Unsigned higher:           Greater than, or unordered
  ARM64_CC_LS = 10, ///< Unsigned lower or same:    Less than or equal
  ARM64_CC_GE = 11, ///< Greater than or equal:     Greater than or equal
  ARM64_CC_LT = 12, ///< Less than:                 Less than, or unordered
  ARM64_CC_GT = 13, ///< Signed greater than:       Greater than
  ARM64_CC_LE = 14, ///< Signed less than or equal: <, ==, or unordered
  ARM64_CC_AL = 15, ///< Always (unconditional):    Always (unconditional)
  ARM64_CC_NV = 16, ///< Always (unconditional):   Always (unconditional)
  //< Note the NV exists purely to disassemble 0b1111. Execution is "always".
} arm64_cc;

/// System registers
typedef enum arm64_sysreg {
	// generated content <AArch64GenCSSystemRegisterEnum.inc> begin
	// clang-format off

	AArch64_SYSREG_ALLE1,
	AArch64_SYSREG_ALLE1IS,
	AArch64_SYSREG_ALLE1ISNXS,
	AArch64_SYSREG_ALLE1NXS,
	AArch64_SYSREG_ALLE1OS,
	AArch64_SYSREG_ALLE1OSNXS,
	AArch64_SYSREG_ALLE2,
	AArch64_SYSREG_ALLE2IS,
	AArch64_SYSREG_ALLE2ISNXS,
	AArch64_SYSREG_ALLE2NXS,
	AArch64_SYSREG_ALLE2OS,
	AArch64_SYSREG_ALLE2OSNXS,
	AArch64_SYSREG_ALLE3,
	AArch64_SYSREG_ALLE3IS,
	AArch64_SYSREG_ALLE3ISNXS,
	AArch64_SYSREG_ALLE3NXS,
	AArch64_SYSREG_ALLE3OS,
	AArch64_SYSREG_ALLE3OSNXS,
	AArch64_SYSREG_ASIDE1,
	AArch64_SYSREG_ASIDE1IS,
	AArch64_SYSREG_ASIDE1ISNXS,
	AArch64_SYSREG_ASIDE1NXS,
	AArch64_SYSREG_ASIDE1OS,
	AArch64_SYSREG_ASIDE1OSNXS,
	AArch64_SYSREG_IPAS2E1,
	AArch64_SYSREG_IPAS2E1IS,
	AArch64_SYSREG_IPAS2E1ISNXS,
	AArch64_SYSREG_IPAS2E1NXS,
	AArch64_SYSREG_IPAS2E1OS,
	AArch64_SYSREG_IPAS2E1OSNXS,
	AArch64_SYSREG_IPAS2LE1,
	AArch64_SYSREG_IPAS2LE1IS,
	AArch64_SYSREG_IPAS2LE1ISNXS,
	AArch64_SYSREG_IPAS2LE1NXS,
	AArch64_SYSREG_IPAS2LE1OS,
	AArch64_SYSREG_IPAS2LE1OSNXS,
	AArch64_SYSREG_PAALL,
	AArch64_SYSREG_PAALLNXS,
	AArch64_SYSREG_PAALLOS,
	AArch64_SYSREG_PAALLOSNXS,
	AArch64_SYSREG_RIPAS2E1,
	AArch64_SYSREG_RIPAS2E1IS,
	AArch64_SYSREG_RIPAS2E1ISNXS,
	AArch64_SYSREG_RIPAS2E1NXS,
	AArch64_SYSREG_RIPAS2E1OS,
	AArch64_SYSREG_RIPAS2E1OSNXS,
	AArch64_SYSREG_RIPAS2LE1,
	AArch64_SYSREG_RIPAS2LE1IS,
	AArch64_SYSREG_RIPAS2LE1ISNXS,
	AArch64_SYSREG_RIPAS2LE1NXS,
	AArch64_SYSREG_RIPAS2LE1OS,
	AArch64_SYSREG_RIPAS2LE1OSNXS,
	AArch64_SYSREG_RPALOS,
	AArch64_SYSREG_RPALOSNXS,
	AArch64_SYSREG_RPAOS,
	AArch64_SYSREG_RPAOSNXS,
	AArch64_SYSREG_RVAAE1,
	AArch64_SYSREG_RVAAE1IS,
	AArch64_SYSREG_RVAAE1ISNXS,
	AArch64_SYSREG_RVAAE1NXS,
	AArch64_SYSREG_RVAAE1OS,
	AArch64_SYSREG_RVAAE1OSNXS,
	AArch64_SYSREG_RVAALE1,
	AArch64_SYSREG_RVAALE1IS,
	AArch64_SYSREG_RVAALE1ISNXS,
	AArch64_SYSREG_RVAALE1NXS,
	AArch64_SYSREG_RVAALE1OS,
	AArch64_SYSREG_RVAALE1OSNXS,
	AArch64_SYSREG_RVAE1,
	AArch64_SYSREG_RVAE1IS,
	AArch64_SYSREG_RVAE1ISNXS,
	AArch64_SYSREG_RVAE1NXS,
	AArch64_SYSREG_RVAE1OS,
	AArch64_SYSREG_RVAE1OSNXS,
	AArch64_SYSREG_RVAE2,
	AArch64_SYSREG_RVAE2IS,
	AArch64_SYSREG_RVAE2ISNXS,
	AArch64_SYSREG_RVAE2NXS,
	AArch64_SYSREG_RVAE2OS,
	AArch64_SYSREG_RVAE2OSNXS,
	AArch64_SYSREG_RVAE3,
	AArch64_SYSREG_RVAE3IS,
	AArch64_SYSREG_RVAE3ISNXS,
	AArch64_SYSREG_RVAE3NXS,
	AArch64_SYSREG_RVAE3OS,
	AArch64_SYSREG_RVAE3OSNXS,
	AArch64_SYSREG_RVALE1,
	AArch64_SYSREG_RVALE1IS,
	AArch64_SYSREG_RVALE1ISNXS,
	AArch64_SYSREG_RVALE1NXS,
	AArch64_SYSREG_RVALE1OS,
	AArch64_SYSREG_RVALE1OSNXS,
	AArch64_SYSREG_RVALE2,
	AArch64_SYSREG_RVALE2IS,
	AArch64_SYSREG_RVALE2ISNXS,
	AArch64_SYSREG_RVALE2NXS,
	AArch64_SYSREG_RVALE2OS,
	AArch64_SYSREG_RVALE2OSNXS,
	AArch64_SYSREG_RVALE3,
	AArch64_SYSREG_RVALE3IS,
	AArch64_SYSREG_RVALE3ISNXS,
	AArch64_SYSREG_RVALE3NXS,
	AArch64_SYSREG_RVALE3OS,
	AArch64_SYSREG_RVALE3OSNXS,
	AArch64_SYSREG_VAAE1,
	AArch64_SYSREG_VAAE1IS,
	AArch64_SYSREG_VAAE1ISNXS,
	AArch64_SYSREG_VAAE1NXS,
	AArch64_SYSREG_VAAE1OS,
	AArch64_SYSREG_VAAE1OSNXS,
	AArch64_SYSREG_VAALE1,
	AArch64_SYSREG_VAALE1IS,
	AArch64_SYSREG_VAALE1ISNXS,
	AArch64_SYSREG_VAALE1NXS,
	AArch64_SYSREG_VAALE1OS,
	AArch64_SYSREG_VAALE1OSNXS,
	AArch64_SYSREG_VAE1,
	AArch64_SYSREG_VAE1IS,
	AArch64_SYSREG_VAE1ISNXS,
	AArch64_SYSREG_VAE1NXS,
	AArch64_SYSREG_VAE1OS,
	AArch64_SYSREG_VAE1OSNXS,
	AArch64_SYSREG_VAE2,
	AArch64_SYSREG_VAE2IS,
	AArch64_SYSREG_VAE2ISNXS,
	AArch64_SYSREG_VAE2NXS,
	AArch64_SYSREG_VAE2OS,
	AArch64_SYSREG_VAE2OSNXS,
	AArch64_SYSREG_VAE3,
	AArch64_SYSREG_VAE3IS,
	AArch64_SYSREG_VAE3ISNXS,
	AArch64_SYSREG_VAE3NXS,
	AArch64_SYSREG_VAE3OS,
	AArch64_SYSREG_VAE3OSNXS,
	AArch64_SYSREG_VALE1,
	AArch64_SYSREG_VALE1IS,
	AArch64_SYSREG_VALE1ISNXS,
	AArch64_SYSREG_VALE1NXS,
	AArch64_SYSREG_VALE1OS,
	AArch64_SYSREG_VALE1OSNXS,
	AArch64_SYSREG_VALE2,
	AArch64_SYSREG_VALE2IS,
	AArch64_SYSREG_VALE2ISNXS,
	AArch64_SYSREG_VALE2NXS,
	AArch64_SYSREG_VALE2OS,
	AArch64_SYSREG_VALE2OSNXS,
	AArch64_SYSREG_VALE3,
	AArch64_SYSREG_VALE3IS,
	AArch64_SYSREG_VALE3ISNXS,
	AArch64_SYSREG_VALE3NXS,
	AArch64_SYSREG_VALE3OS,
	AArch64_SYSREG_VALE3OSNXS,
	AArch64_SYSREG_VMALLE1,
	AArch64_SYSREG_VMALLE1IS,
	AArch64_SYSREG_VMALLE1ISNXS,
	AArch64_SYSREG_VMALLE1NXS,
	AArch64_SYSREG_VMALLE1OS,
	AArch64_SYSREG_VMALLE1OSNXS,
	AArch64_SYSREG_VMALLS12E1,
	AArch64_SYSREG_VMALLS12E1IS,
	AArch64_SYSREG_VMALLS12E1ISNXS,
	AArch64_SYSREG_VMALLS12E1NXS,
	AArch64_SYSREG_VMALLS12E1OS,
	AArch64_SYSREG_VMALLS12E1OSNXS,
	AArch64_SYSREG_IALLU,
	AArch64_SYSREG_IALLUIS,
	AArch64_SYSREG_IVAU,
	AArch64_SYSREG_ACCDATA_EL1,
	AArch64_SYSREG_ACTLR_EL1,
	AArch64_SYSREG_ACTLR_EL2,
	AArch64_SYSREG_ACTLR_EL3,
	AArch64_SYSREG_AFSR0_EL1,
	AArch64_SYSREG_AFSR0_EL12,
	AArch64_SYSREG_AFSR0_EL2,
	AArch64_SYSREG_AFSR0_EL3,
	AArch64_SYSREG_AFSR1_EL1,
	AArch64_SYSREG_AFSR1_EL12,
	AArch64_SYSREG_AFSR1_EL2,
	AArch64_SYSREG_AFSR1_EL3,
	AArch64_SYSREG_AIDR_EL1,
	AArch64_SYSREG_ALLINT,
	AArch64_SYSREG_AMAIR2_EL1,
	AArch64_SYSREG_AMAIR2_EL12,
	AArch64_SYSREG_AMAIR2_EL2,
	AArch64_SYSREG_AMAIR2_EL3,
	AArch64_SYSREG_AMAIR_EL1,
	AArch64_SYSREG_AMAIR_EL12,
	AArch64_SYSREG_AMAIR_EL2,
	AArch64_SYSREG_AMAIR_EL3,
	AArch64_SYSREG_AMCFGR_EL0,
	AArch64_SYSREG_AMCG1IDR_EL0,
	AArch64_SYSREG_AMCGCR_EL0,
	AArch64_SYSREG_AMCNTENCLR0_EL0,
	AArch64_SYSREG_AMCNTENCLR1_EL0,
	AArch64_SYSREG_AMCNTENSET0_EL0,
	AArch64_SYSREG_AMCNTENSET1_EL0,
	AArch64_SYSREG_AMCR_EL0,
	AArch64_SYSREG_AMEVCNTR00_EL0,
	AArch64_SYSREG_AMEVCNTR01_EL0,
	AArch64_SYSREG_AMEVCNTR02_EL0,
	AArch64_SYSREG_AMEVCNTR03_EL0,
	AArch64_SYSREG_AMEVCNTR10_EL0,
	AArch64_SYSREG_AMEVCNTR110_EL0,
	AArch64_SYSREG_AMEVCNTR111_EL0,
	AArch64_SYSREG_AMEVCNTR112_EL0,
	AArch64_SYSREG_AMEVCNTR113_EL0,
	AArch64_SYSREG_AMEVCNTR114_EL0,
	AArch64_SYSREG_AMEVCNTR115_EL0,
	AArch64_SYSREG_AMEVCNTR11_EL0,
	AArch64_SYSREG_AMEVCNTR12_EL0,
	AArch64_SYSREG_AMEVCNTR13_EL0,
	AArch64_SYSREG_AMEVCNTR14_EL0,
	AArch64_SYSREG_AMEVCNTR15_EL0,
	AArch64_SYSREG_AMEVCNTR16_EL0,
	AArch64_SYSREG_AMEVCNTR17_EL0,
	AArch64_SYSREG_AMEVCNTR18_EL0,
	AArch64_SYSREG_AMEVCNTR19_EL0,
	AArch64_SYSREG_AMEVCNTVOFF00_EL2,
	AArch64_SYSREG_AMEVCNTVOFF010_EL2,
	AArch64_SYSREG_AMEVCNTVOFF011_EL2,
	AArch64_SYSREG_AMEVCNTVOFF012_EL2,
	AArch64_SYSREG_AMEVCNTVOFF013_EL2,
	AArch64_SYSREG_AMEVCNTVOFF014_EL2,
	AArch64_SYSREG_AMEVCNTVOFF015_EL2,
	AArch64_SYSREG_AMEVCNTVOFF01_EL2,
	AArch64_SYSREG_AMEVCNTVOFF02_EL2,
	AArch64_SYSREG_AMEVCNTVOFF03_EL2,
	AArch64_SYSREG_AMEVCNTVOFF04_EL2,
	AArch64_SYSREG_AMEVCNTVOFF05_EL2,
	AArch64_SYSREG_AMEVCNTVOFF06_EL2,
	AArch64_SYSREG_AMEVCNTVOFF07_EL2,
	AArch64_SYSREG_AMEVCNTVOFF08_EL2,
	AArch64_SYSREG_AMEVCNTVOFF09_EL2,
	AArch64_SYSREG_AMEVCNTVOFF10_EL2,
	AArch64_SYSREG_AMEVCNTVOFF110_EL2,
	AArch64_SYSREG_AMEVCNTVOFF111_EL2,
	AArch64_SYSREG_AMEVCNTVOFF112_EL2,
	AArch64_SYSREG_AMEVCNTVOFF113_EL2,
	AArch64_SYSREG_AMEVCNTVOFF114_EL2,
	AArch64_SYSREG_AMEVCNTVOFF115_EL2,
	AArch64_SYSREG_AMEVCNTVOFF11_EL2,
	AArch64_SYSREG_AMEVCNTVOFF12_EL2,
	AArch64_SYSREG_AMEVCNTVOFF13_EL2,
	AArch64_SYSREG_AMEVCNTVOFF14_EL2,
	AArch64_SYSREG_AMEVCNTVOFF15_EL2,
	AArch64_SYSREG_AMEVCNTVOFF16_EL2,
	AArch64_SYSREG_AMEVCNTVOFF17_EL2,
	AArch64_SYSREG_AMEVCNTVOFF18_EL2,
	AArch64_SYSREG_AMEVCNTVOFF19_EL2,
	AArch64_SYSREG_AMEVTYPER00_EL0,
	AArch64_SYSREG_AMEVTYPER01_EL0,
	AArch64_SYSREG_AMEVTYPER02_EL0,
	AArch64_SYSREG_AMEVTYPER03_EL0,
	AArch64_SYSREG_AMEVTYPER10_EL0,
	AArch64_SYSREG_AMEVTYPER110_EL0,
	AArch64_SYSREG_AMEVTYPER111_EL0,
	AArch64_SYSREG_AMEVTYPER112_EL0,
	AArch64_SYSREG_AMEVTYPER113_EL0,
	AArch64_SYSREG_AMEVTYPER114_EL0,
	AArch64_SYSREG_AMEVTYPER115_EL0,
	AArch64_SYSREG_AMEVTYPER11_EL0,
	AArch64_SYSREG_AMEVTYPER12_EL0,
	AArch64_SYSREG_AMEVTYPER13_EL0,
	AArch64_SYSREG_AMEVTYPER14_EL0,
	AArch64_SYSREG_AMEVTYPER15_EL0,
	AArch64_SYSREG_AMEVTYPER16_EL0,
	AArch64_SYSREG_AMEVTYPER17_EL0,
	AArch64_SYSREG_AMEVTYPER18_EL0,
	AArch64_SYSREG_AMEVTYPER19_EL0,
	AArch64_SYSREG_AMUSERENR_EL0,
	AArch64_SYSREG_APDAKEYHI_EL1,
	AArch64_SYSREG_APDAKEYLO_EL1,
	AArch64_SYSREG_APDBKEYHI_EL1,
	AArch64_SYSREG_APDBKEYLO_EL1,
	AArch64_SYSREG_APGAKEYHI_EL1,
	AArch64_SYSREG_APGAKEYLO_EL1,
	AArch64_SYSREG_APIAKEYHI_EL1,
	AArch64_SYSREG_APIAKEYLO_EL1,
	AArch64_SYSREG_APIBKEYHI_EL1,
	AArch64_SYSREG_APIBKEYLO_EL1,
	AArch64_SYSREG_BRBCR_EL1,
	AArch64_SYSREG_BRBCR_EL12,
	AArch64_SYSREG_BRBCR_EL2,
	AArch64_SYSREG_BRBFCR_EL1,
	AArch64_SYSREG_BRBIDR0_EL1,
	AArch64_SYSREG_BRBINF0_EL1,
	AArch64_SYSREG_BRBINF10_EL1,
	AArch64_SYSREG_BRBINF11_EL1,
	AArch64_SYSREG_BRBINF12_EL1,
	AArch64_SYSREG_BRBINF13_EL1,
	AArch64_SYSREG_BRBINF14_EL1,
	AArch64_SYSREG_BRBINF15_EL1,
	AArch64_SYSREG_BRBINF16_EL1,
	AArch64_SYSREG_BRBINF17_EL1,
	AArch64_SYSREG_BRBINF18_EL1,
	AArch64_SYSREG_BRBINF19_EL1,
	AArch64_SYSREG_BRBINF1_EL1,
	AArch64_SYSREG_BRBINF20_EL1,
	AArch64_SYSREG_BRBINF21_EL1,
	AArch64_SYSREG_BRBINF22_EL1,
	AArch64_SYSREG_BRBINF23_EL1,
	AArch64_SYSREG_BRBINF24_EL1,
	AArch64_SYSREG_BRBINF25_EL1,
	AArch64_SYSREG_BRBINF26_EL1,
	AArch64_SYSREG_BRBINF27_EL1,
	AArch64_SYSREG_BRBINF28_EL1,
	AArch64_SYSREG_BRBINF29_EL1,
	AArch64_SYSREG_BRBINF2_EL1,
	AArch64_SYSREG_BRBINF30_EL1,
	AArch64_SYSREG_BRBINF31_EL1,
	AArch64_SYSREG_BRBINF3_EL1,
	AArch64_SYSREG_BRBINF4_EL1,
	AArch64_SYSREG_BRBINF5_EL1,
	AArch64_SYSREG_BRBINF6_EL1,
	AArch64_SYSREG_BRBINF7_EL1,
	AArch64_SYSREG_BRBINF8_EL1,
	AArch64_SYSREG_BRBINF9_EL1,
	AArch64_SYSREG_BRBINFINJ_EL1,
	AArch64_SYSREG_BRBSRC0_EL1,
	AArch64_SYSREG_BRBSRC10_EL1,
	AArch64_SYSREG_BRBSRC11_EL1,
	AArch64_SYSREG_BRBSRC12_EL1,
	AArch64_SYSREG_BRBSRC13_EL1,
	AArch64_SYSREG_BRBSRC14_EL1,
	AArch64_SYSREG_BRBSRC15_EL1,
	AArch64_SYSREG_BRBSRC16_EL1,
	AArch64_SYSREG_BRBSRC17_EL1,
	AArch64_SYSREG_BRBSRC18_EL1,
	AArch64_SYSREG_BRBSRC19_EL1,
	AArch64_SYSREG_BRBSRC1_EL1,
	AArch64_SYSREG_BRBSRC20_EL1,
	AArch64_SYSREG_BRBSRC21_EL1,
	AArch64_SYSREG_BRBSRC22_EL1,
	AArch64_SYSREG_BRBSRC23_EL1,
	AArch64_SYSREG_BRBSRC24_EL1,
	AArch64_SYSREG_BRBSRC25_EL1,
	AArch64_SYSREG_BRBSRC26_EL1,
	AArch64_SYSREG_BRBSRC27_EL1,
	AArch64_SYSREG_BRBSRC28_EL1,
	AArch64_SYSREG_BRBSRC29_EL1,
	AArch64_SYSREG_BRBSRC2_EL1,
	AArch64_SYSREG_BRBSRC30_EL1,
	AArch64_SYSREG_BRBSRC31_EL1,
	AArch64_SYSREG_BRBSRC3_EL1,
	AArch64_SYSREG_BRBSRC4_EL1,
	AArch64_SYSREG_BRBSRC5_EL1,
	AArch64_SYSREG_BRBSRC6_EL1,
	AArch64_SYSREG_BRBSRC7_EL1,
	AArch64_SYSREG_BRBSRC8_EL1,
	AArch64_SYSREG_BRBSRC9_EL1,
	AArch64_SYSREG_BRBSRCINJ_EL1,
	AArch64_SYSREG_BRBTGT0_EL1,
	AArch64_SYSREG_BRBTGT10_EL1,
	AArch64_SYSREG_BRBTGT11_EL1,
	AArch64_SYSREG_BRBTGT12_EL1,
	AArch64_SYSREG_BRBTGT13_EL1,
	AArch64_SYSREG_BRBTGT14_EL1,
	AArch64_SYSREG_BRBTGT15_EL1,
	AArch64_SYSREG_BRBTGT16_EL1,
	AArch64_SYSREG_BRBTGT17_EL1,
	AArch64_SYSREG_BRBTGT18_EL1,
	AArch64_SYSREG_BRBTGT19_EL1,
	AArch64_SYSREG_BRBTGT1_EL1,
	AArch64_SYSREG_BRBTGT20_EL1,
	AArch64_SYSREG_BRBTGT21_EL1,
	AArch64_SYSREG_BRBTGT22_EL1,
	AArch64_SYSREG_BRBTGT23_EL1,
	AArch64_SYSREG_BRBTGT24_EL1,
	AArch64_SYSREG_BRBTGT25_EL1,
	AArch64_SYSREG_BRBTGT26_EL1,
	AArch64_SYSREG_BRBTGT27_EL1,
	AArch64_SYSREG_BRBTGT28_EL1,
	AArch64_SYSREG_BRBTGT29_EL1,
	AArch64_SYSREG_BRBTGT2_EL1,
	AArch64_SYSREG_BRBTGT30_EL1,
	AArch64_SYSREG_BRBTGT31_EL1,
	AArch64_SYSREG_BRBTGT3_EL1,
	AArch64_SYSREG_BRBTGT4_EL1,
	AArch64_SYSREG_BRBTGT5_EL1,
	AArch64_SYSREG_BRBTGT6_EL1,
	AArch64_SYSREG_BRBTGT7_EL1,
	AArch64_SYSREG_BRBTGT8_EL1,
	AArch64_SYSREG_BRBTGT9_EL1,
	AArch64_SYSREG_BRBTGTINJ_EL1,
	AArch64_SYSREG_BRBTS_EL1,
	AArch64_SYSREG_CCSIDR2_EL1,
	AArch64_SYSREG_CCSIDR_EL1,
	AArch64_SYSREG_CLIDR_EL1,
	AArch64_SYSREG_CNTFRQ_EL0,
	AArch64_SYSREG_CNTHCTL_EL2,
	AArch64_SYSREG_CNTHPS_CTL_EL2,
	AArch64_SYSREG_CNTHPS_CVAL_EL2,
	AArch64_SYSREG_CNTHPS_TVAL_EL2,
	AArch64_SYSREG_CNTHP_CTL_EL2,
	AArch64_SYSREG_CNTHP_CVAL_EL2,
	AArch64_SYSREG_CNTHP_TVAL_EL2,
	AArch64_SYSREG_CNTHVS_CTL_EL2,
	AArch64_SYSREG_CNTHVS_CVAL_EL2,
	AArch64_SYSREG_CNTHVS_TVAL_EL2,
	AArch64_SYSREG_CNTHV_CTL_EL2,
	AArch64_SYSREG_CNTHV_CVAL_EL2,
	AArch64_SYSREG_CNTHV_TVAL_EL2,
	AArch64_SYSREG_CNTISCALE_EL2,
	AArch64_SYSREG_CNTKCTL_EL1,
	AArch64_SYSREG_CNTKCTL_EL12,
	AArch64_SYSREG_CNTPCTSS_EL0,
	AArch64_SYSREG_CNTPCT_EL0,
	AArch64_SYSREG_CNTPOFF_EL2,
	AArch64_SYSREG_CNTPS_CTL_EL1,
	AArch64_SYSREG_CNTPS_CVAL_EL1,
	AArch64_SYSREG_CNTPS_TVAL_EL1,
	AArch64_SYSREG_CNTP_CTL_EL0,
	AArch64_SYSREG_CNTP_CTL_EL02,
	AArch64_SYSREG_CNTP_CVAL_EL0,
	AArch64_SYSREG_CNTP_CVAL_EL02,
	AArch64_SYSREG_CNTP_TVAL_EL0,
	AArch64_SYSREG_CNTP_TVAL_EL02,
	AArch64_SYSREG_CNTSCALE_EL2,
	AArch64_SYSREG_CNTVCTSS_EL0,
	AArch64_SYSREG_CNTVCT_EL0,
	AArch64_SYSREG_CNTVFRQ_EL2,
	AArch64_SYSREG_CNTVOFF_EL2,
	AArch64_SYSREG_CNTV_CTL_EL0,
	AArch64_SYSREG_CNTV_CTL_EL02,
	AArch64_SYSREG_CNTV_CVAL_EL0,
	AArch64_SYSREG_CNTV_CVAL_EL02,
	AArch64_SYSREG_CNTV_TVAL_EL0,
	AArch64_SYSREG_CNTV_TVAL_EL02,
	AArch64_SYSREG_CONTEXTIDR_EL1,
	AArch64_SYSREG_CONTEXTIDR_EL12,
	AArch64_SYSREG_CONTEXTIDR_EL2,
	AArch64_SYSREG_CPACR_EL1,
	AArch64_SYSREG_CPACR_EL12,
	AArch64_SYSREG_CPM_IOACC_CTL_EL3,
	AArch64_SYSREG_CPTR_EL2,
	AArch64_SYSREG_CPTR_EL3,
	AArch64_SYSREG_CSSELR_EL1,
	AArch64_SYSREG_CTR_EL0,
	AArch64_SYSREG_CURRENTEL,
	AArch64_SYSREG_DACR32_EL2,
	AArch64_SYSREG_DAIF,
	AArch64_SYSREG_DBGAUTHSTATUS_EL1,
	AArch64_SYSREG_DBGBCR0_EL1,
	AArch64_SYSREG_DBGBCR10_EL1,
	AArch64_SYSREG_DBGBCR11_EL1,
	AArch64_SYSREG_DBGBCR12_EL1,
	AArch64_SYSREG_DBGBCR13_EL1,
	AArch64_SYSREG_DBGBCR14_EL1,
	AArch64_SYSREG_DBGBCR15_EL1,
	AArch64_SYSREG_DBGBCR1_EL1,
	AArch64_SYSREG_DBGBCR2_EL1,
	AArch64_SYSREG_DBGBCR3_EL1,
	AArch64_SYSREG_DBGBCR4_EL1,
	AArch64_SYSREG_DBGBCR5_EL1,
	AArch64_SYSREG_DBGBCR6_EL1,
	AArch64_SYSREG_DBGBCR7_EL1,
	AArch64_SYSREG_DBGBCR8_EL1,
	AArch64_SYSREG_DBGBCR9_EL1,
	AArch64_SYSREG_DBGBVR0_EL1,
	AArch64_SYSREG_DBGBVR10_EL1,
	AArch64_SYSREG_DBGBVR11_EL1,
	AArch64_SYSREG_DBGBVR12_EL1,
	AArch64_SYSREG_DBGBVR13_EL1,
	AArch64_SYSREG_DBGBVR14_EL1,
	AArch64_SYSREG_DBGBVR15_EL1,
	AArch64_SYSREG_DBGBVR1_EL1,
	AArch64_SYSREG_DBGBVR2_EL1,
	AArch64_SYSREG_DBGBVR3_EL1,
	AArch64_SYSREG_DBGBVR4_EL1,
	AArch64_SYSREG_DBGBVR5_EL1,
	AArch64_SYSREG_DBGBVR6_EL1,
	AArch64_SYSREG_DBGBVR7_EL1,
	AArch64_SYSREG_DBGBVR8_EL1,
	AArch64_SYSREG_DBGBVR9_EL1,
	AArch64_SYSREG_DBGCLAIMCLR_EL1,
	AArch64_SYSREG_DBGCLAIMSET_EL1,
	AArch64_SYSREG_DBGDTRRX_EL0,
	AArch64_SYSREG_DBGDTRTX_EL0,
	AArch64_SYSREG_DBGDTR_EL0,
	AArch64_SYSREG_DBGPRCR_EL1,
	AArch64_SYSREG_DBGVCR32_EL2,
	AArch64_SYSREG_DBGWCR0_EL1,
	AArch64_SYSREG_DBGWCR10_EL1,
	AArch64_SYSREG_DBGWCR11_EL1,
	AArch64_SYSREG_DBGWCR12_EL1,
	AArch64_SYSREG_DBGWCR13_EL1,
	AArch64_SYSREG_DBGWCR14_EL1,
	AArch64_SYSREG_DBGWCR15_EL1,
	AArch64_SYSREG_DBGWCR1_EL1,
	AArch64_SYSREG_DBGWCR2_EL1,
	AArch64_SYSREG_DBGWCR3_EL1,
	AArch64_SYSREG_DBGWCR4_EL1,
	AArch64_SYSREG_DBGWCR5_EL1,
	AArch64_SYSREG_DBGWCR6_EL1,
	AArch64_SYSREG_DBGWCR7_EL1,
	AArch64_SYSREG_DBGWCR8_EL1,
	AArch64_SYSREG_DBGWCR9_EL1,
	AArch64_SYSREG_DBGWVR0_EL1,
	AArch64_SYSREG_DBGWVR10_EL1,
	AArch64_SYSREG_DBGWVR11_EL1,
	AArch64_SYSREG_DBGWVR12_EL1,
	AArch64_SYSREG_DBGWVR13_EL1,
	AArch64_SYSREG_DBGWVR14_EL1,
	AArch64_SYSREG_DBGWVR15_EL1,
	AArch64_SYSREG_DBGWVR1_EL1,
	AArch64_SYSREG_DBGWVR2_EL1,
	AArch64_SYSREG_DBGWVR3_EL1,
	AArch64_SYSREG_DBGWVR4_EL1,
	AArch64_SYSREG_DBGWVR5_EL1,
	AArch64_SYSREG_DBGWVR6_EL1,
	AArch64_SYSREG_DBGWVR7_EL1,
	AArch64_SYSREG_DBGWVR8_EL1,
	AArch64_SYSREG_DBGWVR9_EL1,
	AArch64_SYSREG_DCZID_EL0,
	AArch64_SYSREG_DISR_EL1,
	AArch64_SYSREG_DIT,
	AArch64_SYSREG_DLR_EL0,
	AArch64_SYSREG_DSPSR_EL0,
	AArch64_SYSREG_ELR_EL1,
	AArch64_SYSREG_ELR_EL12,
	AArch64_SYSREG_ELR_EL2,
	AArch64_SYSREG_ELR_EL3,
	AArch64_SYSREG_ERRIDR_EL1,
	AArch64_SYSREG_ERRSELR_EL1,
	AArch64_SYSREG_ERXADDR_EL1,
	AArch64_SYSREG_ERXCTLR_EL1,
	AArch64_SYSREG_ERXFR_EL1,
	AArch64_SYSREG_ERXGSR_EL1,
	AArch64_SYSREG_ERXMISC0_EL1,
	AArch64_SYSREG_ERXMISC1_EL1,
	AArch64_SYSREG_ERXMISC2_EL1,
	AArch64_SYSREG_ERXMISC3_EL1,
	AArch64_SYSREG_ERXPFGCDN_EL1,
	AArch64_SYSREG_ERXPFGCTL_EL1,
	AArch64_SYSREG_ERXPFGF_EL1,
	AArch64_SYSREG_ERXSTATUS_EL1,
	AArch64_SYSREG_ESR_EL1,
	AArch64_SYSREG_ESR_EL12,
	AArch64_SYSREG_ESR_EL2,
	AArch64_SYSREG_ESR_EL3,
	AArch64_SYSREG_FAR_EL1,
	AArch64_SYSREG_FAR_EL12,
	AArch64_SYSREG_FAR_EL2,
	AArch64_SYSREG_FAR_EL3,
	AArch64_SYSREG_FPCR,
	AArch64_SYSREG_FPEXC32_EL2,
	AArch64_SYSREG_FPSR,
	AArch64_SYSREG_GCR_EL1,
	AArch64_SYSREG_GMID_EL1,
	AArch64_SYSREG_GPCCR_EL3,
	AArch64_SYSREG_GPTBR_EL3,
	AArch64_SYSREG_HACR_EL2,
	AArch64_SYSREG_HAFGRTR_EL2,
	AArch64_SYSREG_HCRX_EL2,
	AArch64_SYSREG_HCR_EL2,
	AArch64_SYSREG_HDFGRTR2_EL2,
	AArch64_SYSREG_HDFGRTR_EL2,
	AArch64_SYSREG_HDFGWTR2_EL2,
	AArch64_SYSREG_HDFGWTR_EL2,
	AArch64_SYSREG_HFGITR2_EL2,
	AArch64_SYSREG_HFGITR_EL2,
	AArch64_SYSREG_HFGRTR2_EL2,
	AArch64_SYSREG_HFGRTR_EL2,
	AArch64_SYSREG_HFGWTR2_EL2,
	AArch64_SYSREG_HFGWTR_EL2,
	AArch64_SYSREG_HPFAR_EL2,
	AArch64_SYSREG_HSTR_EL2,
	AArch64_SYSREG_ICC_AP0R0_EL1,
	AArch64_SYSREG_ICC_AP0R1_EL1,
	AArch64_SYSREG_ICC_AP0R2_EL1,
	AArch64_SYSREG_ICC_AP0R3_EL1,
	AArch64_SYSREG_ICC_AP1R0_EL1,
	AArch64_SYSREG_ICC_AP1R1_EL1,
	AArch64_SYSREG_ICC_AP1R2_EL1,
	AArch64_SYSREG_ICC_AP1R3_EL1,
	AArch64_SYSREG_ICC_ASGI1R_EL1,
	AArch64_SYSREG_ICC_BPR0_EL1,
	AArch64_SYSREG_ICC_BPR1_EL1,
	AArch64_SYSREG_ICC_CTLR_EL1,
	AArch64_SYSREG_ICC_CTLR_EL3,
	AArch64_SYSREG_ICC_DIR_EL1,
	AArch64_SYSREG_ICC_EOIR0_EL1,
	AArch64_SYSREG_ICC_EOIR1_EL1,
	AArch64_SYSREG_ICC_HPPIR0_EL1,
	AArch64_SYSREG_ICC_HPPIR1_EL1,
	AArch64_SYSREG_ICC_IAR0_EL1,
	AArch64_SYSREG_ICC_IAR1_EL1,
	AArch64_SYSREG_ICC_IGRPEN0_EL1,
	AArch64_SYSREG_ICC_IGRPEN1_EL1,
	AArch64_SYSREG_ICC_IGRPEN1_EL3,
	AArch64_SYSREG_ICC_NMIAR1_EL1,
	AArch64_SYSREG_ICC_PMR_EL1,
	AArch64_SYSREG_ICC_RPR_EL1,
	AArch64_SYSREG_ICC_SGI0R_EL1,
	AArch64_SYSREG_ICC_SGI1R_EL1,
	AArch64_SYSREG_ICC_SRE_EL1,
	AArch64_SYSREG_ICC_SRE_EL2,
	AArch64_SYSREG_ICC_SRE_EL3,
	AArch64_SYSREG_ICH_AP0R0_EL2,
	AArch64_SYSREG_ICH_AP0R1_EL2,
	AArch64_SYSREG_ICH_AP0R2_EL2,
	AArch64_SYSREG_ICH_AP0R3_EL2,
	AArch64_SYSREG_ICH_AP1R0_EL2,
	AArch64_SYSREG_ICH_AP1R1_EL2,
	AArch64_SYSREG_ICH_AP1R2_EL2,
	AArch64_SYSREG_ICH_AP1R3_EL2,
	AArch64_SYSREG_ICH_EISR_EL2,
	AArch64_SYSREG_ICH_ELRSR_EL2,
	AArch64_SYSREG_ICH_HCR_EL2,
	AArch64_SYSREG_ICH_LR0_EL2,
	AArch64_SYSREG_ICH_LR10_EL2,
	AArch64_SYSREG_ICH_LR11_EL2,
	AArch64_SYSREG_ICH_LR12_EL2,
	AArch64_SYSREG_ICH_LR13_EL2,
	AArch64_SYSREG_ICH_LR14_EL2,
	AArch64_SYSREG_ICH_LR15_EL2,
	AArch64_SYSREG_ICH_LR1_EL2,
	AArch64_SYSREG_ICH_LR2_EL2,
	AArch64_SYSREG_ICH_LR3_EL2,
	AArch64_SYSREG_ICH_LR4_EL2,
	AArch64_SYSREG_ICH_LR5_EL2,
	AArch64_SYSREG_ICH_LR6_EL2,
	AArch64_SYSREG_ICH_LR7_EL2,
	AArch64_SYSREG_ICH_LR8_EL2,
	AArch64_SYSREG_ICH_LR9_EL2,
	AArch64_SYSREG_ICH_MISR_EL2,
	AArch64_SYSREG_ICH_VMCR_EL2,
	AArch64_SYSREG_ICH_VTR_EL2,
	AArch64_SYSREG_ID_AA64AFR0_EL1,
	AArch64_SYSREG_ID_AA64AFR1_EL1,
	AArch64_SYSREG_ID_AA64DFR0_EL1,
	AArch64_SYSREG_ID_AA64DFR1_EL1,
	AArch64_SYSREG_ID_AA64ISAR0_EL1,
	AArch64_SYSREG_ID_AA64ISAR1_EL1,
	AArch64_SYSREG_ID_AA64ISAR2_EL1,
	AArch64_SYSREG_ID_AA64MMFR0_EL1,
	AArch64_SYSREG_ID_AA64MMFR1_EL1,
	AArch64_SYSREG_ID_AA64MMFR2_EL1,
	AArch64_SYSREG_ID_AA64MMFR3_EL1,
	AArch64_SYSREG_ID_AA64MMFR4_EL1,
	AArch64_SYSREG_ID_AA64PFR0_EL1,
	AArch64_SYSREG_ID_AA64PFR1_EL1,
	AArch64_SYSREG_ID_AA64PFR2_EL1,
	AArch64_SYSREG_ID_AA64SMFR0_EL1,
	AArch64_SYSREG_ID_AA64ZFR0_EL1,
	AArch64_SYSREG_ID_AFR0_EL1,
	AArch64_SYSREG_ID_DFR0_EL1,
	AArch64_SYSREG_ID_DFR1_EL1,
	AArch64_SYSREG_ID_ISAR0_EL1,
	AArch64_SYSREG_ID_ISAR1_EL1,
	AArch64_SYSREG_ID_ISAR2_EL1,
	AArch64_SYSREG_ID_ISAR3_EL1,
	AArch64_SYSREG_ID_ISAR4_EL1,
	AArch64_SYSREG_ID_ISAR5_EL1,
	AArch64_SYSREG_ID_ISAR6_EL1,
	AArch64_SYSREG_ID_MMFR0_EL1,
	AArch64_SYSREG_ID_MMFR1_EL1,
	AArch64_SYSREG_ID_MMFR2_EL1,
	AArch64_SYSREG_ID_MMFR3_EL1,
	AArch64_SYSREG_ID_MMFR4_EL1,
	AArch64_SYSREG_ID_MMFR5_EL1,
	AArch64_SYSREG_ID_PFR0_EL1,
	AArch64_SYSREG_ID_PFR1_EL1,
	AArch64_SYSREG_ID_PFR2_EL1,
	AArch64_SYSREG_IFSR32_EL2,
	AArch64_SYSREG_ISR_EL1,
	AArch64_SYSREG_LORC_EL1,
	AArch64_SYSREG_LOREA_EL1,
	AArch64_SYSREG_LORID_EL1,
	AArch64_SYSREG_LORN_EL1,
	AArch64_SYSREG_LORSA_EL1,
	AArch64_SYSREG_MAIR2_EL1,
	AArch64_SYSREG_MAIR2_EL12,
	AArch64_SYSREG_MAIR2_EL2,
	AArch64_SYSREG_MAIR2_EL3,
	AArch64_SYSREG_MAIR_EL1,
	AArch64_SYSREG_MAIR_EL12,
	AArch64_SYSREG_MAIR_EL2,
	AArch64_SYSREG_MAIR_EL3,
	AArch64_SYSREG_MDCCINT_EL1,
	AArch64_SYSREG_MDCCSR_EL0,
	AArch64_SYSREG_MDCR_EL2,
	AArch64_SYSREG_MDCR_EL3,
	AArch64_SYSREG_MDRAR_EL1,
	AArch64_SYSREG_MDSCR_EL1,
	AArch64_SYSREG_MDSELR_EL1,
	AArch64_SYSREG_MECIDR_EL2,
	AArch64_SYSREG_MECID_A0_EL2,
	AArch64_SYSREG_MECID_A1_EL2,
	AArch64_SYSREG_MECID_P0_EL2,
	AArch64_SYSREG_MECID_P1_EL2,
	AArch64_SYSREG_MECID_RL_A_EL3,
	AArch64_SYSREG_MFAR_EL3,
	AArch64_SYSREG_MIDR_EL1,
	AArch64_SYSREG_MPAM0_EL1,
	AArch64_SYSREG_MPAM1_EL1,
	AArch64_SYSREG_MPAM1_EL12,
	AArch64_SYSREG_MPAM2_EL2,
	AArch64_SYSREG_MPAM3_EL3,
	AArch64_SYSREG_MPAMHCR_EL2,
	AArch64_SYSREG_MPAMIDR_EL1,
	AArch64_SYSREG_MPAMSM_EL1,
	AArch64_SYSREG_MPAMVPM0_EL2,
	AArch64_SYSREG_MPAMVPM1_EL2,
	AArch64_SYSREG_MPAMVPM2_EL2,
	AArch64_SYSREG_MPAMVPM3_EL2,
	AArch64_SYSREG_MPAMVPM4_EL2,
	AArch64_SYSREG_MPAMVPM5_EL2,
	AArch64_SYSREG_MPAMVPM6_EL2,
	AArch64_SYSREG_MPAMVPM7_EL2,
	AArch64_SYSREG_MPAMVPMV_EL2,
	AArch64_SYSREG_MPIDR_EL1,
	AArch64_SYSREG_MPUIR_EL1,
	AArch64_SYSREG_MPUIR_EL2,
	AArch64_SYSREG_MVFR0_EL1,
	AArch64_SYSREG_MVFR1_EL1,
	AArch64_SYSREG_MVFR2_EL1,
	AArch64_SYSREG_NZCV,
	AArch64_SYSREG_OSDLR_EL1,
	AArch64_SYSREG_OSDTRRX_EL1,
	AArch64_SYSREG_OSDTRTX_EL1,
	AArch64_SYSREG_OSECCR_EL1,
	AArch64_SYSREG_OSLAR_EL1,
	AArch64_SYSREG_OSLSR_EL1,
	AArch64_SYSREG_PAN,
	AArch64_SYSREG_PAR_EL1,
	AArch64_SYSREG_PFAR_EL1,
	AArch64_SYSREG_PFAR_EL12,
	AArch64_SYSREG_PFAR_EL2,
	AArch64_SYSREG_PIRE0_EL1,
	AArch64_SYSREG_PIRE0_EL12,
	AArch64_SYSREG_PIRE0_EL2,
	AArch64_SYSREG_PIR_EL1,
	AArch64_SYSREG_PIR_EL12,
	AArch64_SYSREG_PIR_EL2,
	AArch64_SYSREG_PIR_EL3,
	AArch64_SYSREG_PM,
	AArch64_SYSREG_PMBIDR_EL1,
	AArch64_SYSREG_PMBLIMITR_EL1,
	AArch64_SYSREG_PMBPTR_EL1,
	AArch64_SYSREG_PMBSR_EL1,
	AArch64_SYSREG_PMCCFILTR_EL0,
	AArch64_SYSREG_PMCCNTR_EL0,
	AArch64_SYSREG_PMCCNTSVR_EL1,
	AArch64_SYSREG_PMCEID0_EL0,
	AArch64_SYSREG_PMCEID1_EL0,
	AArch64_SYSREG_PMCNTENCLR_EL0,
	AArch64_SYSREG_PMCNTENSET_EL0,
	AArch64_SYSREG_PMCR_EL0,
	AArch64_SYSREG_PMECR_EL1,
	AArch64_SYSREG_PMEVCNTR0_EL0,
	AArch64_SYSREG_PMEVCNTR10_EL0,
	AArch64_SYSREG_PMEVCNTR11_EL0,
	AArch64_SYSREG_PMEVCNTR12_EL0,
	AArch64_SYSREG_PMEVCNTR13_EL0,
	AArch64_SYSREG_PMEVCNTR14_EL0,
	AArch64_SYSREG_PMEVCNTR15_EL0,
	AArch64_SYSREG_PMEVCNTR16_EL0,
	AArch64_SYSREG_PMEVCNTR17_EL0,
	AArch64_SYSREG_PMEVCNTR18_EL0,
	AArch64_SYSREG_PMEVCNTR19_EL0,
	AArch64_SYSREG_PMEVCNTR1_EL0,
	AArch64_SYSREG_PMEVCNTR20_EL0,
	AArch64_SYSREG_PMEVCNTR21_EL0,
	AArch64_SYSREG_PMEVCNTR22_EL0,
	AArch64_SYSREG_PMEVCNTR23_EL0,
	AArch64_SYSREG_PMEVCNTR24_EL0,
	AArch64_SYSREG_PMEVCNTR25_EL0,
	AArch64_SYSREG_PMEVCNTR26_EL0,
	AArch64_SYSREG_PMEVCNTR27_EL0,
	AArch64_SYSREG_PMEVCNTR28_EL0,
	AArch64_SYSREG_PMEVCNTR29_EL0,
	AArch64_SYSREG_PMEVCNTR2_EL0,
	AArch64_SYSREG_PMEVCNTR30_EL0,
	AArch64_SYSREG_PMEVCNTR3_EL0,
	AArch64_SYSREG_PMEVCNTR4_EL0,
	AArch64_SYSREG_PMEVCNTR5_EL0,
	AArch64_SYSREG_PMEVCNTR6_EL0,
	AArch64_SYSREG_PMEVCNTR7_EL0,
	AArch64_SYSREG_PMEVCNTR8_EL0,
	AArch64_SYSREG_PMEVCNTR9_EL0,
	AArch64_SYSREG_PMEVCNTSVR0_EL1,
	AArch64_SYSREG_PMEVCNTSVR10_EL1,
	AArch64_SYSREG_PMEVCNTSVR11_EL1,
	AArch64_SYSREG_PMEVCNTSVR12_EL1,
	AArch64_SYSREG_PMEVCNTSVR13_EL1,
	AArch64_SYSREG_PMEVCNTSVR14_EL1,
	AArch64_SYSREG_PMEVCNTSVR15_EL1,
	AArch64_SYSREG_PMEVCNTSVR16_EL1,
	AArch64_SYSREG_PMEVCNTSVR17_EL1,
	AArch64_SYSREG_PMEVCNTSVR18_EL1,
	AArch64_SYSREG_PMEVCNTSVR19_EL1,
	AArch64_SYSREG_PMEVCNTSVR1_EL1,
	AArch64_SYSREG_PMEVCNTSVR20_EL1,
	AArch64_SYSREG_PMEVCNTSVR21_EL1,
	AArch64_SYSREG_PMEVCNTSVR22_EL1,
	AArch64_SYSREG_PMEVCNTSVR23_EL1,
	AArch64_SYSREG_PMEVCNTSVR24_EL1,
	AArch64_SYSREG_PMEVCNTSVR25_EL1,
	AArch64_SYSREG_PMEVCNTSVR26_EL1,
	AArch64_SYSREG_PMEVCNTSVR27_EL1,
	AArch64_SYSREG_PMEVCNTSVR28_EL1,
	AArch64_SYSREG_PMEVCNTSVR29_EL1,
	AArch64_SYSREG_PMEVCNTSVR2_EL1,
	AArch64_SYSREG_PMEVCNTSVR30_EL1,
	AArch64_SYSREG_PMEVCNTSVR3_EL1,
	AArch64_SYSREG_PMEVCNTSVR4_EL1,
	AArch64_SYSREG_PMEVCNTSVR5_EL1,
	AArch64_SYSREG_PMEVCNTSVR6_EL1,
	AArch64_SYSREG_PMEVCNTSVR7_EL1,
	AArch64_SYSREG_PMEVCNTSVR8_EL1,
	AArch64_SYSREG_PMEVCNTSVR9_EL1,
	AArch64_SYSREG_PMEVTYPER0_EL0,
	AArch64_SYSREG_PMEVTYPER10_EL0,
	AArch64_SYSREG_PMEVTYPER11_EL0,
	AArch64_SYSREG_PMEVTYPER12_EL0,
	AArch64_SYSREG_PMEVTYPER13_EL0,
	AArch64_SYSREG_PMEVTYPER14_EL0,
	AArch64_SYSREG_PMEVTYPER15_EL0,
	AArch64_SYSREG_PMEVTYPER16_EL0,
	AArch64_SYSREG_PMEVTYPER17_EL0,
	AArch64_SYSREG_PMEVTYPER18_EL0,
	AArch64_SYSREG_PMEVTYPER19_EL0,
	AArch64_SYSREG_PMEVTYPER1_EL0,
	AArch64_SYSREG_PMEVTYPER20_EL0,
	AArch64_SYSREG_PMEVTYPER21_EL0,
	AArch64_SYSREG_PMEVTYPER22_EL0,
	AArch64_SYSREG_PMEVTYPER23_EL0,
	AArch64_SYSREG_PMEVTYPER24_EL0,
	AArch64_SYSREG_PMEVTYPER25_EL0,
	AArch64_SYSREG_PMEVTYPER26_EL0,
	AArch64_SYSREG_PMEVTYPER27_EL0,
	AArch64_SYSREG_PMEVTYPER28_EL0,
	AArch64_SYSREG_PMEVTYPER29_EL0,
	AArch64_SYSREG_PMEVTYPER2_EL0,
	AArch64_SYSREG_PMEVTYPER30_EL0,
	AArch64_SYSREG_PMEVTYPER3_EL0,
	AArch64_SYSREG_PMEVTYPER4_EL0,
	AArch64_SYSREG_PMEVTYPER5_EL0,
	AArch64_SYSREG_PMEVTYPER6_EL0,
	AArch64_SYSREG_PMEVTYPER7_EL0,
	AArch64_SYSREG_PMEVTYPER8_EL0,
	AArch64_SYSREG_PMEVTYPER9_EL0,
	AArch64_SYSREG_PMIAR_EL1,
	AArch64_SYSREG_PMICFILTR_EL0,
	AArch64_SYSREG_PMICNTR_EL0,
	AArch64_SYSREG_PMICNTSVR_EL1,
	AArch64_SYSREG_PMINTENCLR_EL1,
	AArch64_SYSREG_PMINTENSET_EL1,
	AArch64_SYSREG_PMMIR_EL1,
	AArch64_SYSREG_PMOVSCLR_EL0,
	AArch64_SYSREG_PMOVSSET_EL0,
	AArch64_SYSREG_PMSCR_EL1,
	AArch64_SYSREG_PMSCR_EL12,
	AArch64_SYSREG_PMSCR_EL2,
	AArch64_SYSREG_PMSDSFR_EL1,
	AArch64_SYSREG_PMSELR_EL0,
	AArch64_SYSREG_PMSEVFR_EL1,
	AArch64_SYSREG_PMSFCR_EL1,
	AArch64_SYSREG_PMSICR_EL1,
	AArch64_SYSREG_PMSIDR_EL1,
	AArch64_SYSREG_PMSIRR_EL1,
	AArch64_SYSREG_PMSLATFR_EL1,
	AArch64_SYSREG_PMSNEVFR_EL1,
	AArch64_SYSREG_PMSSCR_EL1,
	AArch64_SYSREG_PMSWINC_EL0,
	AArch64_SYSREG_PMUACR_EL1,
	AArch64_SYSREG_PMUSERENR_EL0,
	AArch64_SYSREG_PMXEVCNTR_EL0,
	AArch64_SYSREG_PMXEVTYPER_EL0,
	AArch64_SYSREG_PMZR_EL0,
	AArch64_SYSREG_POR_EL0,
	AArch64_SYSREG_POR_EL1,
	AArch64_SYSREG_POR_EL12,
	AArch64_SYSREG_POR_EL2,
	AArch64_SYSREG_POR_EL3,
	AArch64_SYSREG_PRBAR10_EL1,
	AArch64_SYSREG_PRBAR10_EL2,
	AArch64_SYSREG_PRBAR11_EL1,
	AArch64_SYSREG_PRBAR11_EL2,
	AArch64_SYSREG_PRBAR12_EL1,
	AArch64_SYSREG_PRBAR12_EL2,
	AArch64_SYSREG_PRBAR13_EL1,
	AArch64_SYSREG_PRBAR13_EL2,
	AArch64_SYSREG_PRBAR14_EL1,
	AArch64_SYSREG_PRBAR14_EL2,
	AArch64_SYSREG_PRBAR15_EL1,
	AArch64_SYSREG_PRBAR15_EL2,
	AArch64_SYSREG_PRBAR1_EL1,
	AArch64_SYSREG_PRBAR1_EL2,
	AArch64_SYSREG_PRBAR2_EL1,
	AArch64_SYSREG_PRBAR2_EL2,
	AArch64_SYSREG_PRBAR3_EL1,
	AArch64_SYSREG_PRBAR3_EL2,
	AArch64_SYSREG_PRBAR4_EL1,
	AArch64_SYSREG_PRBAR4_EL2,
	AArch64_SYSREG_PRBAR5_EL1,
	AArch64_SYSREG_PRBAR5_EL2,
	AArch64_SYSREG_PRBAR6_EL1,
	AArch64_SYSREG_PRBAR6_EL2,
	AArch64_SYSREG_PRBAR7_EL1,
	AArch64_SYSREG_PRBAR7_EL2,
	AArch64_SYSREG_PRBAR8_EL1,
	AArch64_SYSREG_PRBAR8_EL2,
	AArch64_SYSREG_PRBAR9_EL1,
	AArch64_SYSREG_PRBAR9_EL2,
	AArch64_SYSREG_PRBAR_EL1,
	AArch64_SYSREG_PRBAR_EL2,
	AArch64_SYSREG_PRENR_EL1,
	AArch64_SYSREG_PRENR_EL2,
	AArch64_SYSREG_PRLAR10_EL1,
	AArch64_SYSREG_PRLAR10_EL2,
	AArch64_SYSREG_PRLAR11_EL1,
	AArch64_SYSREG_PRLAR11_EL2,
	AArch64_SYSREG_PRLAR12_EL1,
	AArch64_SYSREG_PRLAR12_EL2,
	AArch64_SYSREG_PRLAR13_EL1,
	AArch64_SYSREG_PRLAR13_EL2,
	AArch64_SYSREG_PRLAR14_EL1,
	AArch64_SYSREG_PRLAR14_EL2,
	AArch64_SYSREG_PRLAR15_EL1,
	AArch64_SYSREG_PRLAR15_EL2,
	AArch64_SYSREG_PRLAR1_EL1,
	AArch64_SYSREG_PRLAR1_EL2,
	AArch64_SYSREG_PRLAR2_EL1,
	AArch64_SYSREG_PRLAR2_EL2,
	AArch64_SYSREG_PRLAR3_EL1,
	AArch64_SYSREG_PRLAR3_EL2,
	AArch64_SYSREG_PRLAR4_EL1,
	AArch64_SYSREG_PRLAR4_EL2,
	AArch64_SYSREG_PRLAR5_EL1,
	AArch64_SYSREG_PRLAR5_EL2,
	AArch64_SYSREG_PRLAR6_EL1,
	AArch64_SYSREG_PRLAR6_EL2,
	AArch64_SYSREG_PRLAR7_EL1,
	AArch64_SYSREG_PRLAR7_EL2,
	AArch64_SYSREG_PRLAR8_EL1,
	AArch64_SYSREG_PRLAR8_EL2,
	AArch64_SYSREG_PRLAR9_EL1,
	AArch64_SYSREG_PRLAR9_EL2,
	AArch64_SYSREG_PRLAR_EL1,
	AArch64_SYSREG_PRLAR_EL2,
	AArch64_SYSREG_PRSELR_EL1,
	AArch64_SYSREG_PRSELR_EL2,
	AArch64_SYSREG_RCWMASK_EL1,
	AArch64_SYSREG_RCWSMASK_EL1,
	AArch64_SYSREG_REVIDR_EL1,
	AArch64_SYSREG_RGSR_EL1,
	AArch64_SYSREG_RMR_EL1,
	AArch64_SYSREG_RMR_EL2,
	AArch64_SYSREG_RMR_EL3,
	AArch64_SYSREG_RNDR,
	AArch64_SYSREG_RNDRRS,
	AArch64_SYSREG_RVBAR_EL1,
	AArch64_SYSREG_RVBAR_EL2,
	AArch64_SYSREG_RVBAR_EL3,
	AArch64_SYSREG_S2PIR_EL2,
	AArch64_SYSREG_S2POR_EL1,
	AArch64_SYSREG_SCR_EL3,
	AArch64_SYSREG_SCTLR2_EL1,
	AArch64_SYSREG_SCTLR2_EL12,
	AArch64_SYSREG_SCTLR2_EL2,
	AArch64_SYSREG_SCTLR2_EL3,
	AArch64_SYSREG_SCTLR_EL1,
	AArch64_SYSREG_SCTLR_EL12,
	AArch64_SYSREG_SCTLR_EL2,
	AArch64_SYSREG_SCTLR_EL3,
	AArch64_SYSREG_SCXTNUM_EL0,
	AArch64_SYSREG_SCXTNUM_EL1,
	AArch64_SYSREG_SCXTNUM_EL12,
	AArch64_SYSREG_SCXTNUM_EL2,
	AArch64_SYSREG_SCXTNUM_EL3,
	AArch64_SYSREG_SDER32_EL2,
	AArch64_SYSREG_SDER32_EL3,
	AArch64_SYSREG_SMCR_EL1,
	AArch64_SYSREG_SMCR_EL12,
	AArch64_SYSREG_SMCR_EL2,
	AArch64_SYSREG_SMCR_EL3,
	AArch64_SYSREG_SMIDR_EL1,
	AArch64_SYSREG_SMPRIMAP_EL2,
	AArch64_SYSREG_SMPRI_EL1,
	AArch64_SYSREG_SPMACCESSR_EL1,
	AArch64_SYSREG_SPMACCESSR_EL12,
	AArch64_SYSREG_SPMACCESSR_EL2,
	AArch64_SYSREG_SPMACCESSR_EL3,
	AArch64_SYSREG_SPMCFGR_EL1,
	AArch64_SYSREG_SPMCGCR0_EL1,
	AArch64_SYSREG_SPMCGCR1_EL1,
	AArch64_SYSREG_SPMCNTENCLR_EL0,
	AArch64_SYSREG_SPMCNTENSET_EL0,
	AArch64_SYSREG_SPMCR_EL0,
	AArch64_SYSREG_SPMDEVAFF_EL1,
	AArch64_SYSREG_SPMDEVARCH_EL1,
	AArch64_SYSREG_SPMEVCNTR0_EL0,
	AArch64_SYSREG_SPMEVCNTR10_EL0,
	AArch64_SYSREG_SPMEVCNTR11_EL0,
	AArch64_SYSREG_SPMEVCNTR12_EL0,
	AArch64_SYSREG_SPMEVCNTR13_EL0,
	AArch64_SYSREG_SPMEVCNTR14_EL0,
	AArch64_SYSREG_SPMEVCNTR15_EL0,
	AArch64_SYSREG_SPMEVCNTR1_EL0,
	AArch64_SYSREG_SPMEVCNTR2_EL0,
	AArch64_SYSREG_SPMEVCNTR3_EL0,
	AArch64_SYSREG_SPMEVCNTR4_EL0,
	AArch64_SYSREG_SPMEVCNTR5_EL0,
	AArch64_SYSREG_SPMEVCNTR6_EL0,
	AArch64_SYSREG_SPMEVCNTR7_EL0,
	AArch64_SYSREG_SPMEVCNTR8_EL0,
	AArch64_SYSREG_SPMEVCNTR9_EL0,
	AArch64_SYSREG_SPMEVFILT2R0_EL0,
	AArch64_SYSREG_SPMEVFILT2R10_EL0,
	AArch64_SYSREG_SPMEVFILT2R11_EL0,
	AArch64_SYSREG_SPMEVFILT2R12_EL0,
	AArch64_SYSREG_SPMEVFILT2R13_EL0,
	AArch64_SYSREG_SPMEVFILT2R14_EL0,
	AArch64_SYSREG_SPMEVFILT2R15_EL0,
	AArch64_SYSREG_SPMEVFILT2R1_EL0,
	AArch64_SYSREG_SPMEVFILT2R2_EL0,
	AArch64_SYSREG_SPMEVFILT2R3_EL0,
	AArch64_SYSREG_SPMEVFILT2R4_EL0,
	AArch64_SYSREG_SPMEVFILT2R5_EL0,
	AArch64_SYSREG_SPMEVFILT2R6_EL0,
	AArch64_SYSREG_SPMEVFILT2R7_EL0,
	AArch64_SYSREG_SPMEVFILT2R8_EL0,
	AArch64_SYSREG_SPMEVFILT2R9_EL0,
	AArch64_SYSREG_SPMEVFILTR0_EL0,
	AArch64_SYSREG_SPMEVFILTR10_EL0,
	AArch64_SYSREG_SPMEVFILTR11_EL0,
	AArch64_SYSREG_SPMEVFILTR12_EL0,
	AArch64_SYSREG_SPMEVFILTR13_EL0,
	AArch64_SYSREG_SPMEVFILTR14_EL0,
	AArch64_SYSREG_SPMEVFILTR15_EL0,
	AArch64_SYSREG_SPMEVFILTR1_EL0,
	AArch64_SYSREG_SPMEVFILTR2_EL0,
	AArch64_SYSREG_SPMEVFILTR3_EL0,
	AArch64_SYSREG_SPMEVFILTR4_EL0,
	AArch64_SYSREG_SPMEVFILTR5_EL0,
	AArch64_SYSREG_SPMEVFILTR6_EL0,
	AArch64_SYSREG_SPMEVFILTR7_EL0,
	AArch64_SYSREG_SPMEVFILTR8_EL0,
	AArch64_SYSREG_SPMEVFILTR9_EL0,
	AArch64_SYSREG_SPMEVTYPER0_EL0,
	AArch64_SYSREG_SPMEVTYPER10_EL0,
	AArch64_SYSREG_SPMEVTYPER11_EL0,
	AArch64_SYSREG_SPMEVTYPER12_EL0,
	AArch64_SYSREG_SPMEVTYPER13_EL0,
	AArch64_SYSREG_SPMEVTYPER14_EL0,
	AArch64_SYSREG_SPMEVTYPER15_EL0,
	AArch64_SYSREG_SPMEVTYPER1_EL0,
	AArch64_SYSREG_SPMEVTYPER2_EL0,
	AArch64_SYSREG_SPMEVTYPER3_EL0,
	AArch64_SYSREG_SPMEVTYPER4_EL0,
	AArch64_SYSREG_SPMEVTYPER5_EL0,
	AArch64_SYSREG_SPMEVTYPER6_EL0,
	AArch64_SYSREG_SPMEVTYPER7_EL0,
	AArch64_SYSREG_SPMEVTYPER8_EL0,
	AArch64_SYSREG_SPMEVTYPER9_EL0,
	AArch64_SYSREG_SPMIIDR_EL1,
	AArch64_SYSREG_SPMINTENCLR_EL1,
	AArch64_SYSREG_SPMINTENSET_EL1,
	AArch64_SYSREG_SPMOVSCLR_EL0,
	AArch64_SYSREG_SPMOVSSET_EL0,
	AArch64_SYSREG_SPMROOTCR_EL3,
	AArch64_SYSREG_SPMSCR_EL1,
	AArch64_SYSREG_SPMSELR_EL0,
	AArch64_SYSREG_SPSEL,
	AArch64_SYSREG_SPSR_ABT,
	AArch64_SYSREG_SPSR_EL1,
	AArch64_SYSREG_SPSR_EL12,
	AArch64_SYSREG_SPSR_EL2,
	AArch64_SYSREG_SPSR_EL3,
	AArch64_SYSREG_SPSR_FIQ,
	AArch64_SYSREG_SPSR_IRQ,
	AArch64_SYSREG_SPSR_UND,
	AArch64_SYSREG_SP_EL0,
	AArch64_SYSREG_SP_EL1,
	AArch64_SYSREG_SP_EL2,
	AArch64_SYSREG_SSBS,
	AArch64_SYSREG_SVCR,
	AArch64_SYSREG_TCO,
	AArch64_SYSREG_TCR2_EL1,
	AArch64_SYSREG_TCR2_EL12,
	AArch64_SYSREG_TCR2_EL2,
	AArch64_SYSREG_TCR_EL1,
	AArch64_SYSREG_TCR_EL12,
	AArch64_SYSREG_TCR_EL2,
	AArch64_SYSREG_TCR_EL3,
	AArch64_SYSREG_TEECR32_EL1,
	AArch64_SYSREG_TEEHBR32_EL1,
	AArch64_SYSREG_TFSRE0_EL1,
	AArch64_SYSREG_TFSR_EL1,
	AArch64_SYSREG_TFSR_EL12,
	AArch64_SYSREG_TFSR_EL2,
	AArch64_SYSREG_TFSR_EL3,
	AArch64_SYSREG_TPIDR2_EL0,
	AArch64_SYSREG_TPIDRRO_EL0,
	AArch64_SYSREG_TPIDR_EL0,
	AArch64_SYSREG_TPIDR_EL1,
	AArch64_SYSREG_TPIDR_EL2,
	AArch64_SYSREG_TPIDR_EL3,
	AArch64_SYSREG_TRBBASER_EL1,
	AArch64_SYSREG_TRBIDR_EL1,
	AArch64_SYSREG_TRBLIMITR_EL1,
	AArch64_SYSREG_TRBMAR_EL1,
	AArch64_SYSREG_TRBPTR_EL1,
	AArch64_SYSREG_TRBSR_EL1,
	AArch64_SYSREG_TRBTRG_EL1,
	AArch64_SYSREG_TRCACATR0,
	AArch64_SYSREG_TRCACATR1,
	AArch64_SYSREG_TRCACATR10,
	AArch64_SYSREG_TRCACATR11,
	AArch64_SYSREG_TRCACATR12,
	AArch64_SYSREG_TRCACATR13,
	AArch64_SYSREG_TRCACATR14,
	AArch64_SYSREG_TRCACATR15,
	AArch64_SYSREG_TRCACATR2,
	AArch64_SYSREG_TRCACATR3,
	AArch64_SYSREG_TRCACATR4,
	AArch64_SYSREG_TRCACATR5,
	AArch64_SYSREG_TRCACATR6,
	AArch64_SYSREG_TRCACATR7,
	AArch64_SYSREG_TRCACATR8,
	AArch64_SYSREG_TRCACATR9,
	AArch64_SYSREG_TRCACVR0,
	AArch64_SYSREG_TRCACVR1,
	AArch64_SYSREG_TRCACVR10,
	AArch64_SYSREG_TRCACVR11,
	AArch64_SYSREG_TRCACVR12,
	AArch64_SYSREG_TRCACVR13,
	AArch64_SYSREG_TRCACVR14,
	AArch64_SYSREG_TRCACVR15,
	AArch64_SYSREG_TRCACVR2,
	AArch64_SYSREG_TRCACVR3,
	AArch64_SYSREG_TRCACVR4,
	AArch64_SYSREG_TRCACVR5,
	AArch64_SYSREG_TRCACVR6,
	AArch64_SYSREG_TRCACVR7,
	AArch64_SYSREG_TRCACVR8,
	AArch64_SYSREG_TRCACVR9,
	AArch64_SYSREG_TRCAUTHSTATUS,
	AArch64_SYSREG_TRCAUXCTLR,
	AArch64_SYSREG_TRCBBCTLR,
	AArch64_SYSREG_TRCCCCTLR,
	AArch64_SYSREG_TRCCIDCCTLR0,
	AArch64_SYSREG_TRCCIDCCTLR1,
	AArch64_SYSREG_TRCCIDCVR0,
	AArch64_SYSREG_TRCCIDCVR1,
	AArch64_SYSREG_TRCCIDCVR2,
	AArch64_SYSREG_TRCCIDCVR3,
	AArch64_SYSREG_TRCCIDCVR4,
	AArch64_SYSREG_TRCCIDCVR5,
	AArch64_SYSREG_TRCCIDCVR6,
	AArch64_SYSREG_TRCCIDCVR7,
	AArch64_SYSREG_TRCCIDR0,
	AArch64_SYSREG_TRCCIDR1,
	AArch64_SYSREG_TRCCIDR2,
	AArch64_SYSREG_TRCCIDR3,
	AArch64_SYSREG_TRCCLAIMCLR,
	AArch64_SYSREG_TRCCLAIMSET,
	AArch64_SYSREG_TRCCNTCTLR0,
	AArch64_SYSREG_TRCCNTCTLR1,
	AArch64_SYSREG_TRCCNTCTLR2,
	AArch64_SYSREG_TRCCNTCTLR3,
	AArch64_SYSREG_TRCCNTRLDVR0,
	AArch64_SYSREG_TRCCNTRLDVR1,
	AArch64_SYSREG_TRCCNTRLDVR2,
	AArch64_SYSREG_TRCCNTRLDVR3,
	AArch64_SYSREG_TRCCNTVR0,
	AArch64_SYSREG_TRCCNTVR1,
	AArch64_SYSREG_TRCCNTVR2,
	AArch64_SYSREG_TRCCNTVR3,
	AArch64_SYSREG_TRCCONFIGR,
	AArch64_SYSREG_TRCDEVAFF0,
	AArch64_SYSREG_TRCDEVAFF1,
	AArch64_SYSREG_TRCDEVARCH,
	AArch64_SYSREG_TRCDEVID,
	AArch64_SYSREG_TRCDEVTYPE,
	AArch64_SYSREG_TRCDVCMR0,
	AArch64_SYSREG_TRCDVCMR1,
	AArch64_SYSREG_TRCDVCMR2,
	AArch64_SYSREG_TRCDVCMR3,
	AArch64_SYSREG_TRCDVCMR4,
	AArch64_SYSREG_TRCDVCMR5,
	AArch64_SYSREG_TRCDVCMR6,
	AArch64_SYSREG_TRCDVCMR7,
	AArch64_SYSREG_TRCDVCVR0,
	AArch64_SYSREG_TRCDVCVR1,
	AArch64_SYSREG_TRCDVCVR2,
	AArch64_SYSREG_TRCDVCVR3,
	AArch64_SYSREG_TRCDVCVR4,
	AArch64_SYSREG_TRCDVCVR5,
	AArch64_SYSREG_TRCDVCVR6,
	AArch64_SYSREG_TRCDVCVR7,
	AArch64_SYSREG_TRCEVENTCTL0R,
	AArch64_SYSREG_TRCEVENTCTL1R,
	AArch64_SYSREG_TRCEXTINSELR,
	AArch64_SYSREG_TRCEXTINSELR0,
	AArch64_SYSREG_TRCEXTINSELR1,
	AArch64_SYSREG_TRCEXTINSELR2,
	AArch64_SYSREG_TRCEXTINSELR3,
	AArch64_SYSREG_TRCIDR0,
	AArch64_SYSREG_TRCIDR1,
	AArch64_SYSREG_TRCIDR10,
	AArch64_SYSREG_TRCIDR11,
	AArch64_SYSREG_TRCIDR12,
	AArch64_SYSREG_TRCIDR13,
	AArch64_SYSREG_TRCIDR2,
	AArch64_SYSREG_TRCIDR3,
	AArch64_SYSREG_TRCIDR4,
	AArch64_SYSREG_TRCIDR5,
	AArch64_SYSREG_TRCIDR6,
	AArch64_SYSREG_TRCIDR7,
	AArch64_SYSREG_TRCIDR8,
	AArch64_SYSREG_TRCIDR9,
	AArch64_SYSREG_TRCIMSPEC0,
	AArch64_SYSREG_TRCIMSPEC1,
	AArch64_SYSREG_TRCIMSPEC2,
	AArch64_SYSREG_TRCIMSPEC3,
	AArch64_SYSREG_TRCIMSPEC4,
	AArch64_SYSREG_TRCIMSPEC5,
	AArch64_SYSREG_TRCIMSPEC6,
	AArch64_SYSREG_TRCIMSPEC7,
	AArch64_SYSREG_TRCITCTRL,
	AArch64_SYSREG_TRCITECR_EL1,
	AArch64_SYSREG_TRCITECR_EL12,
	AArch64_SYSREG_TRCITECR_EL2,
	AArch64_SYSREG_TRCITEEDCR,
	AArch64_SYSREG_TRCLAR,
	AArch64_SYSREG_TRCLSR,
	AArch64_SYSREG_TRCOSLAR,
	AArch64_SYSREG_TRCOSLSR,
	AArch64_SYSREG_TRCPDCR,
	AArch64_SYSREG_TRCPDSR,
	AArch64_SYSREG_TRCPIDR0,
	AArch64_SYSREG_TRCPIDR1,
	AArch64_SYSREG_TRCPIDR2,
	AArch64_SYSREG_TRCPIDR3,
	AArch64_SYSREG_TRCPIDR4,
	AArch64_SYSREG_TRCPIDR5,
	AArch64_SYSREG_TRCPIDR6,
	AArch64_SYSREG_TRCPIDR7,
	AArch64_SYSREG_TRCPRGCTLR,
	AArch64_SYSREG_TRCPROCSELR,
	AArch64_SYSREG_TRCQCTLR,
	AArch64_SYSREG_TRCRSCTLR10,
	AArch64_SYSREG_TRCRSCTLR11,
	AArch64_SYSREG_TRCRSCTLR12,
	AArch64_SYSREG_TRCRSCTLR13,
	AArch64_SYSREG_TRCRSCTLR14,
	AArch64_SYSREG_TRCRSCTLR15,
	AArch64_SYSREG_TRCRSCTLR16,
	AArch64_SYSREG_TRCRSCTLR17,
	AArch64_SYSREG_TRCRSCTLR18,
	AArch64_SYSREG_TRCRSCTLR19,
	AArch64_SYSREG_TRCRSCTLR2,
	AArch64_SYSREG_TRCRSCTLR20,
	AArch64_SYSREG_TRCRSCTLR21,
	AArch64_SYSREG_TRCRSCTLR22,
	AArch64_SYSREG_TRCRSCTLR23,
	AArch64_SYSREG_TRCRSCTLR24,
	AArch64_SYSREG_TRCRSCTLR25,
	AArch64_SYSREG_TRCRSCTLR26,
	AArch64_SYSREG_TRCRSCTLR27,
	AArch64_SYSREG_TRCRSCTLR28,
	AArch64_SYSREG_TRCRSCTLR29,
	AArch64_SYSREG_TRCRSCTLR3,
	AArch64_SYSREG_TRCRSCTLR30,
	AArch64_SYSREG_TRCRSCTLR31,
	AArch64_SYSREG_TRCRSCTLR4,
	AArch64_SYSREG_TRCRSCTLR5,
	AArch64_SYSREG_TRCRSCTLR6,
	AArch64_SYSREG_TRCRSCTLR7,
	AArch64_SYSREG_TRCRSCTLR8,
	AArch64_SYSREG_TRCRSCTLR9,
	AArch64_SYSREG_TRCRSR,
	AArch64_SYSREG_TRCSEQEVR0,
	AArch64_SYSREG_TRCSEQEVR1,
	AArch64_SYSREG_TRCSEQEVR2,
	AArch64_SYSREG_TRCSEQRSTEVR,
	AArch64_SYSREG_TRCSEQSTR,
	AArch64_SYSREG_TRCSSCCR0,
	AArch64_SYSREG_TRCSSCCR1,
	AArch64_SYSREG_TRCSSCCR2,
	AArch64_SYSREG_TRCSSCCR3,
	AArch64_SYSREG_TRCSSCCR4,
	AArch64_SYSREG_TRCSSCCR5,
	AArch64_SYSREG_TRCSSCCR6,
	AArch64_SYSREG_TRCSSCCR7,
	AArch64_SYSREG_TRCSSCSR0,
	AArch64_SYSREG_TRCSSCSR1,
	AArch64_SYSREG_TRCSSCSR2,
	AArch64_SYSREG_TRCSSCSR3,
	AArch64_SYSREG_TRCSSCSR4,
	AArch64_SYSREG_TRCSSCSR5,
	AArch64_SYSREG_TRCSSCSR6,
	AArch64_SYSREG_TRCSSCSR7,
	AArch64_SYSREG_TRCSSPCICR0,
	AArch64_SYSREG_TRCSSPCICR1,
	AArch64_SYSREG_TRCSSPCICR2,
	AArch64_SYSREG_TRCSSPCICR3,
	AArch64_SYSREG_TRCSSPCICR4,
	AArch64_SYSREG_TRCSSPCICR5,
	AArch64_SYSREG_TRCSSPCICR6,
	AArch64_SYSREG_TRCSSPCICR7,
	AArch64_SYSREG_TRCSTALLCTLR,
	AArch64_SYSREG_TRCSTATR,
	AArch64_SYSREG_TRCSYNCPR,
	AArch64_SYSREG_TRCTRACEIDR,
	AArch64_SYSREG_TRCTSCTLR,
	AArch64_SYSREG_TRCVDARCCTLR,
	AArch64_SYSREG_TRCVDCTLR,
	AArch64_SYSREG_TRCVDSACCTLR,
	AArch64_SYSREG_TRCVICTLR,
	AArch64_SYSREG_TRCVIIECTLR,
	AArch64_SYSREG_TRCVIPCSSCTLR,
	AArch64_SYSREG_TRCVISSCTLR,
	AArch64_SYSREG_TRCVMIDCCTLR0,
	AArch64_SYSREG_TRCVMIDCCTLR1,
	AArch64_SYSREG_TRCVMIDCVR0,
	AArch64_SYSREG_TRCVMIDCVR1,
	AArch64_SYSREG_TRCVMIDCVR2,
	AArch64_SYSREG_TRCVMIDCVR3,
	AArch64_SYSREG_TRCVMIDCVR4,
	AArch64_SYSREG_TRCVMIDCVR5,
	AArch64_SYSREG_TRCVMIDCVR6,
	AArch64_SYSREG_TRCVMIDCVR7,
	AArch64_SYSREG_TRFCR_EL1,
	AArch64_SYSREG_TRFCR_EL12,
	AArch64_SYSREG_TRFCR_EL2,
	AArch64_SYSREG_TTBR0_EL1,
	AArch64_SYSREG_TTBR0_EL12,
	AArch64_SYSREG_TTBR0_EL2,
	AArch64_SYSREG_VSCTLR_EL2,
	AArch64_SYSREG_TTBR0_EL3,
	AArch64_SYSREG_TTBR1_EL1,
	AArch64_SYSREG_TTBR1_EL12,
	AArch64_SYSREG_TTBR1_EL2,
	AArch64_SYSREG_UAO,
	AArch64_SYSREG_VBAR_EL1,
	AArch64_SYSREG_VBAR_EL12,
	AArch64_SYSREG_VBAR_EL2,
	AArch64_SYSREG_VBAR_EL3,
	AArch64_SYSREG_VDISR_EL2,
	AArch64_SYSREG_VMECID_A_EL2,
	AArch64_SYSREG_VMECID_P_EL2,
	AArch64_SYSREG_VMPIDR_EL2,
	AArch64_SYSREG_VNCR_EL2,
	AArch64_SYSREG_VPIDR_EL2,
	AArch64_SYSREG_VSESR_EL2,
	AArch64_SYSREG_VSTCR_EL2,
	AArch64_SYSREG_VSTTBR_EL2,
	AArch64_SYSREG_VTCR_EL2,
	AArch64_SYSREG_VTTBR_EL2,
	AArch64_SYSREG_ZCR_EL1,
	AArch64_SYSREG_ZCR_EL12,
	AArch64_SYSREG_ZCR_EL2,
	AArch64_SYSREG_ZCR_EL3,

	// clang-format on
	// generated content <AArch64GenCSSystemRegisterEnum.inc> end
} arm64_sysreg;

typedef enum {
	// generated content <AArch64GenCSSystemImmediateEnum.inc> begin
	// clang-format off

	AArch64_SYSIMM_ISHNXS,
	AArch64_SYSIMM_NSHNXS,
	AArch64_SYSIMM_OSHNXS,
	AArch64_SYSIMM_SYNXS,

	// clang-format on
	// generated content <AArch64GenCSSystemImmediateEnum.inc> end
} aarch64_sysimm;

typedef enum {
	// generated content <AArch64GenCSSystemAliasEnum.inc> begin
	// clang-format off

	AArch64_SYSALIAS_S12E0R,
	AArch64_SYSALIAS_S12E0W,
	AArch64_SYSALIAS_S12E1R,
	AArch64_SYSALIAS_S12E1W,
	AArch64_SYSALIAS_S1E0R,
	AArch64_SYSALIAS_S1E0W,
	AArch64_SYSALIAS_S1E1R,
	AArch64_SYSALIAS_S1E1RP,
	AArch64_SYSALIAS_S1E1W,
	AArch64_SYSALIAS_S1E1WP,
	AArch64_SYSALIAS_S1E2R,
	AArch64_SYSALIAS_S1E2W,
	AArch64_SYSALIAS_S1E3R,
	AArch64_SYSALIAS_S1E3W,
	AArch64_SYSALIAS_C,
	AArch64_SYSALIAS_J,
	AArch64_SYSALIAS_JC,
	AArch64_SYSALIAS_ISH,
	AArch64_SYSALIAS_ISHLD,
	AArch64_SYSALIAS_ISHST,
	AArch64_SYSALIAS_LD,
	AArch64_SYSALIAS_NSH,
	AArch64_SYSALIAS_NSHLD,
	AArch64_SYSALIAS_NSHST,
	AArch64_SYSALIAS_OSH,
	AArch64_SYSALIAS_OSHLD,
	AArch64_SYSALIAS_OSHST,
	AArch64_SYSALIAS_ST,
	AArch64_SYSALIAS_SY,
	AArch64_SYSALIAS_CGDSW,
	AArch64_SYSALIAS_CGDVAC,
	AArch64_SYSALIAS_CGDVADP,
	AArch64_SYSALIAS_CGDVAP,
	AArch64_SYSALIAS_CGSW,
	AArch64_SYSALIAS_CGVAC,
	AArch64_SYSALIAS_CGVADP,
	AArch64_SYSALIAS_CGVAP,
	AArch64_SYSALIAS_CIGDPAE,
	AArch64_SYSALIAS_CIGDSW,
	AArch64_SYSALIAS_CIGDVAC,
	AArch64_SYSALIAS_CIGSW,
	AArch64_SYSALIAS_CIGVAC,
	AArch64_SYSALIAS_CIPAE,
	AArch64_SYSALIAS_CISW,
	AArch64_SYSALIAS_CIVAC,
	AArch64_SYSALIAS_CSW,
	AArch64_SYSALIAS_CVAC,
	AArch64_SYSALIAS_CVADP,
	AArch64_SYSALIAS_CVAP,
	AArch64_SYSALIAS_CVAU,
	AArch64_SYSALIAS_GVA,
	AArch64_SYSALIAS_GZVA,
	AArch64_SYSALIAS_IGDSW,
	AArch64_SYSALIAS_IGDVAC,
	AArch64_SYSALIAS_IGSW,
	AArch64_SYSALIAS_IGVAC,
	AArch64_SYSALIAS_ISW,
	AArch64_SYSALIAS_IVAC,
	AArch64_SYSALIAS_ZVA,
	AArch64_SYSALIAS_PLDL1KEEP,
	AArch64_SYSALIAS_PLDL1STRM,
	AArch64_SYSALIAS_PLDL2KEEP,
	AArch64_SYSALIAS_PLDL2STRM,
	AArch64_SYSALIAS_PLDL3KEEP,
	AArch64_SYSALIAS_PLDL3STRM,
	AArch64_SYSALIAS_PLDSLCKEEP,
	AArch64_SYSALIAS_PLDSLCSTRM,
	AArch64_SYSALIAS_PLIL1KEEP,
	AArch64_SYSALIAS_PLIL1STRM,
	AArch64_SYSALIAS_PLIL2KEEP,
	AArch64_SYSALIAS_PLIL2STRM,
	AArch64_SYSALIAS_PLIL3KEEP,
	AArch64_SYSALIAS_PLIL3STRM,
	AArch64_SYSALIAS_PLISLCKEEP,
	AArch64_SYSALIAS_PLISLCSTRM,
	AArch64_SYSALIAS_PSTL1KEEP,
	AArch64_SYSALIAS_PSTL1STRM,
	AArch64_SYSALIAS_PSTL2KEEP,
	AArch64_SYSALIAS_PSTL2STRM,
	AArch64_SYSALIAS_PSTL3KEEP,
	AArch64_SYSALIAS_PSTL3STRM,
	AArch64_SYSALIAS_PSTSLCKEEP,
	AArch64_SYSALIAS_PSTSLCSTRM,
	AArch64_SYSALIAS_CSYNC,
	AArch64_SYSALIAS_ALLINT,
	AArch64_SYSALIAS_PM,
	AArch64_SYSALIAS_DAIFCLR,
	AArch64_SYSALIAS_DAIFSET,
	AArch64_SYSALIAS_DIT,
	AArch64_SYSALIAS_PAN,
	AArch64_SYSALIAS_SPSEL,
	AArch64_SYSALIAS_SSBS,
	AArch64_SYSALIAS_TCO,
	AArch64_SYSALIAS_UAO,
	AArch64_SYSALIAS_PLDKEEP,
	AArch64_SYSALIAS_PLDSTRM,
	AArch64_SYSALIAS_PSTKEEP,
	AArch64_SYSALIAS_PSTSTRM,
	AArch64_SYSALIAS_SVCRSM,
	AArch64_SYSALIAS_SVCRSMZA,
	AArch64_SYSALIAS_SVCRZA,

	// clang-format on
	// generated content <AArch64GenCSSystemAliasEnum.inc> end
} aarch64_sysalias;

/// System PState Field (MSR instruction)
typedef enum arm64_pstate {
  ARM64_PSTATE_INVALID = 0,
  ARM64_PSTATE_SPSEL = 0x05,
  ARM64_PSTATE_DAIFSET = 0x1e,
  ARM64_PSTATE_DAIFCLR = 0x1f,
  ARM64_PSTATE_PAN = 0x4,
  ARM64_PSTATE_UAO = 0x3,
  ARM64_PSTATE_DIT = 0x1a,
} arm64_pstate;

/// Vector arrangement specifier (for FloatingPoint/Advanced SIMD insn)
typedef enum arm64_vas {
  ARM64_VAS_INVALID = 0,
  ARM64_VAS_16B,
  ARM64_VAS_8B,
  ARM64_VAS_4B,
  ARM64_VAS_1B,
  ARM64_VAS_8H,
  ARM64_VAS_4H,
  ARM64_VAS_2H,
  ARM64_VAS_1H,
  ARM64_VAS_4S,
  ARM64_VAS_2S,
  ARM64_VAS_1S,
  ARM64_VAS_2D,
  ARM64_VAS_1D,
  ARM64_VAS_1Q,
} arm64_vas;

/// Memory barrier operands
typedef enum arm64_barrier_op {
  ARM64_BARRIER_INVALID = 0,
  ARM64_BARRIER_OSHLD = 0x1,
  ARM64_BARRIER_OSHST = 0x2,
  ARM64_BARRIER_OSH = 0x3,
  ARM64_BARRIER_NSHLD = 0x5,
  ARM64_BARRIER_NSHST = 0x6,
  ARM64_BARRIER_NSH = 0x7,
  ARM64_BARRIER_ISHLD = 0x9,
  ARM64_BARRIER_ISHST = 0xa,
  ARM64_BARRIER_ISH = 0xb,
  ARM64_BARRIER_LD = 0xd,
  ARM64_BARRIER_ST = 0xe,
  ARM64_BARRIER_SY = 0xf
} arm64_barrier_op;

/// Operand type for instruction's operands
typedef enum arm64_op_type {
  ARM64_OP_INVALID = 0, ///< = CS_OP_INVALID (Uninitialized).
  ARM64_OP_REG,		///< = CS_OP_REG (Register operand).
  ARM64_OP_IMM,		///< = CS_OP_IMM (Immediate operand).
  ARM64_OP_MEM,		///< = CS_OP_MEM (Memory operand).
  ARM64_OP_FP,		///< = CS_OP_FP (Floating-Point operand).
  ARM64_OP_CIMM = 64,	///< C-Immediate
  ARM64_OP_REG_MRS,	///< MRS register operand.
  ARM64_OP_REG_MSR,	///< MSR register operand.
  ARM64_OP_PSTATE,	///< PState operand.
  ARM64_OP_SYS,		///< SYS operand for IC/DC/AT/TLBI instructions.
  ARM64_OP_SVCR,	///< SVCR operand for MSR SVCR instructions.
  ARM64_OP_PREFETCH,	///< Prefetch operand (PRFM).
  ARM64_OP_BARRIER,	///< Memory barrier operand (ISB/DMB/DSB instructions).
  ARM64_OP_SME_INDEX,	///< SME instruction operand with with index.
} arm64_op_type;

/// SYS operands (IC/DC/AC/TLBI)
typedef enum arm64_sys_op {
  ARM64_SYS_INVALID = 0,

  /// TLBI operations
  ARM64_TLBI_ALLE1,
  ARM64_TLBI_ALLE1IS,
  ARM64_TLBI_ALLE1ISNXS,
  ARM64_TLBI_ALLE1NXS,
  ARM64_TLBI_ALLE1OS,
  ARM64_TLBI_ALLE1OSNXS,
  ARM64_TLBI_ALLE2,
  ARM64_TLBI_ALLE2IS,
  ARM64_TLBI_ALLE2ISNXS,
  ARM64_TLBI_ALLE2NXS,
  ARM64_TLBI_ALLE2OS,
  ARM64_TLBI_ALLE2OSNXS,
  ARM64_TLBI_ALLE3,
  ARM64_TLBI_ALLE3IS,
  ARM64_TLBI_ALLE3ISNXS,
  ARM64_TLBI_ALLE3NXS,
  ARM64_TLBI_ALLE3OS,
  ARM64_TLBI_ALLE3OSNXS,
  ARM64_TLBI_ASIDE1,
  ARM64_TLBI_ASIDE1IS,
  ARM64_TLBI_ASIDE1ISNXS,
  ARM64_TLBI_ASIDE1NXS,
  ARM64_TLBI_ASIDE1OS,
  ARM64_TLBI_ASIDE1OSNXS,
  ARM64_TLBI_IPAS2E1,
  ARM64_TLBI_IPAS2E1IS,
  ARM64_TLBI_IPAS2E1ISNXS,
  ARM64_TLBI_IPAS2E1NXS,
  ARM64_TLBI_IPAS2E1OS,
  ARM64_TLBI_IPAS2E1OSNXS,
  ARM64_TLBI_IPAS2LE1,
  ARM64_TLBI_IPAS2LE1IS,
  ARM64_TLBI_IPAS2LE1ISNXS,
  ARM64_TLBI_IPAS2LE1NXS,
  ARM64_TLBI_IPAS2LE1OS,
  ARM64_TLBI_IPAS2LE1OSNXS,
  ARM64_TLBI_PAALL,
  ARM64_TLBI_PAALLNXS,
  ARM64_TLBI_PAALLOS,
  ARM64_TLBI_PAALLOSNXS,
  ARM64_TLBI_RIPAS2E1,
  ARM64_TLBI_RIPAS2E1IS,
  ARM64_TLBI_RIPAS2E1ISNXS,
  ARM64_TLBI_RIPAS2E1NXS,
  ARM64_TLBI_RIPAS2E1OS,
  ARM64_TLBI_RIPAS2E1OSNXS,
  ARM64_TLBI_RIPAS2LE1,
  ARM64_TLBI_RIPAS2LE1IS,
  ARM64_TLBI_RIPAS2LE1ISNXS,
  ARM64_TLBI_RIPAS2LE1NXS,
  ARM64_TLBI_RIPAS2LE1OS,
  ARM64_TLBI_RIPAS2LE1OSNXS,
  ARM64_TLBI_RPALOS,
  ARM64_TLBI_RPALOSNXS,
  ARM64_TLBI_RPAOS,
  ARM64_TLBI_RPAOSNXS,
  ARM64_TLBI_RVAAE1,
  ARM64_TLBI_RVAAE1IS,
  ARM64_TLBI_RVAAE1ISNXS,
  ARM64_TLBI_RVAAE1NXS,
  ARM64_TLBI_RVAAE1OS,
  ARM64_TLBI_RVAAE1OSNXS,
  ARM64_TLBI_RVAALE1,
  ARM64_TLBI_RVAALE1IS,
  ARM64_TLBI_RVAALE1ISNXS,
  ARM64_TLBI_RVAALE1NXS,
  ARM64_TLBI_RVAALE1OS,
  ARM64_TLBI_RVAALE1OSNXS,
  ARM64_TLBI_RVAE1,
  ARM64_TLBI_RVAE1IS,
  ARM64_TLBI_RVAE1ISNXS,
  ARM64_TLBI_RVAE1NXS,
  ARM64_TLBI_RVAE1OS,
  ARM64_TLBI_RVAE1OSNXS,
  ARM64_TLBI_RVAE2,
  ARM64_TLBI_RVAE2IS,
  ARM64_TLBI_RVAE2ISNXS,
  ARM64_TLBI_RVAE2NXS,
  ARM64_TLBI_RVAE2OS,
  ARM64_TLBI_RVAE2OSNXS,
  ARM64_TLBI_RVAE3,
  ARM64_TLBI_RVAE3IS,
  ARM64_TLBI_RVAE3ISNXS,
  ARM64_TLBI_RVAE3NXS,
  ARM64_TLBI_RVAE3OS,
  ARM64_TLBI_RVAE3OSNXS,
  ARM64_TLBI_RVALE1,
  ARM64_TLBI_RVALE1IS,
  ARM64_TLBI_RVALE1ISNXS,
  ARM64_TLBI_RVALE1NXS,
  ARM64_TLBI_RVALE1OS,
  ARM64_TLBI_RVALE1OSNXS,
  ARM64_TLBI_RVALE2,
  ARM64_TLBI_RVALE2IS,
  ARM64_TLBI_RVALE2ISNXS,
  ARM64_TLBI_RVALE2NXS,
  ARM64_TLBI_RVALE2OS,
  ARM64_TLBI_RVALE2OSNXS,
  ARM64_TLBI_RVALE3,
  ARM64_TLBI_RVALE3IS,
  ARM64_TLBI_RVALE3ISNXS,
  ARM64_TLBI_RVALE3NXS,
  ARM64_TLBI_RVALE3OS,
  ARM64_TLBI_RVALE3OSNXS,
  ARM64_TLBI_VAAE1,
  ARM64_TLBI_VAAE1IS,
  ARM64_TLBI_VAAE1ISNXS,
  ARM64_TLBI_VAAE1NXS,
  ARM64_TLBI_VAAE1OS,
  ARM64_TLBI_VAAE1OSNXS,
  ARM64_TLBI_VAALE1,
  ARM64_TLBI_VAALE1IS,
  ARM64_TLBI_VAALE1ISNXS,
  ARM64_TLBI_VAALE1NXS,
  ARM64_TLBI_VAALE1OS,
  ARM64_TLBI_VAALE1OSNXS,
  ARM64_TLBI_VAE1,
  ARM64_TLBI_VAE1IS,
  ARM64_TLBI_VAE1ISNXS,
  ARM64_TLBI_VAE1NXS,
  ARM64_TLBI_VAE1OS,
  ARM64_TLBI_VAE1OSNXS,
  ARM64_TLBI_VAE2,
  ARM64_TLBI_VAE2IS,
  ARM64_TLBI_VAE2ISNXS,
  ARM64_TLBI_VAE2NXS,
  ARM64_TLBI_VAE2OS,
  ARM64_TLBI_VAE2OSNXS,
  ARM64_TLBI_VAE3,
  ARM64_TLBI_VAE3IS,
  ARM64_TLBI_VAE3ISNXS,
  ARM64_TLBI_VAE3NXS,
  ARM64_TLBI_VAE3OS,
  ARM64_TLBI_VAE3OSNXS,
  ARM64_TLBI_VALE1,
  ARM64_TLBI_VALE1IS,
  ARM64_TLBI_VALE1ISNXS,
  ARM64_TLBI_VALE1NXS,
  ARM64_TLBI_VALE1OS,
  ARM64_TLBI_VALE1OSNXS,
  ARM64_TLBI_VALE2,
  ARM64_TLBI_VALE2IS,
  ARM64_TLBI_VALE2ISNXS,
  ARM64_TLBI_VALE2NXS,
  ARM64_TLBI_VALE2OS,
  ARM64_TLBI_VALE2OSNXS,
  ARM64_TLBI_VALE3,
  ARM64_TLBI_VALE3IS,
  ARM64_TLBI_VALE3ISNXS,
  ARM64_TLBI_VALE3NXS,
  ARM64_TLBI_VALE3OS,
  ARM64_TLBI_VALE3OSNXS,
  ARM64_TLBI_VMALLE1,
  ARM64_TLBI_VMALLE1IS,
  ARM64_TLBI_VMALLE1ISNXS,
  ARM64_TLBI_VMALLE1NXS,
  ARM64_TLBI_VMALLE1OS,
  ARM64_TLBI_VMALLE1OSNXS,
  ARM64_TLBI_VMALLS12E1,
  ARM64_TLBI_VMALLS12E1IS,
  ARM64_TLBI_VMALLS12E1ISNXS,
  ARM64_TLBI_VMALLS12E1NXS,
  ARM64_TLBI_VMALLS12E1OS,
  ARM64_TLBI_VMALLS12E1OSNXS,

  /// AT operations
  ARM64_AT_S1E1R,
  ARM64_AT_S1E2R,
  ARM64_AT_S1E3R,
  ARM64_AT_S1E1W,
  ARM64_AT_S1E2W,
  ARM64_AT_S1E3W,
  ARM64_AT_S1E0R,
  ARM64_AT_S1E0W,
  ARM64_AT_S12E1R,
  ARM64_AT_S12E1W,
  ARM64_AT_S12E0R,
  ARM64_AT_S12E0W,
  ARM64_AT_S1E1RP,
  ARM64_AT_S1E1WP,

  /// DC operations
  ARM64_DC_CGDSW,
  ARM64_DC_CGDVAC,
  ARM64_DC_CGDVADP,
  ARM64_DC_CGDVAP,
  ARM64_DC_CGSW,
  ARM64_DC_CGVAC,
  ARM64_DC_CGVADP,
  ARM64_DC_CGVAP,
  ARM64_DC_CIGDSW,
  ARM64_DC_CIGDVAC,
  ARM64_DC_CIGSW,
  ARM64_DC_CIGVAC,
  ARM64_DC_CISW,
  ARM64_DC_CIVAC,
  ARM64_DC_CSW,
  ARM64_DC_CVAC,
  ARM64_DC_CVADP,
  ARM64_DC_CVAP,
  ARM64_DC_CVAU,
  ARM64_DC_GVA,
  ARM64_DC_GZVA,
  ARM64_DC_IGDSW,
  ARM64_DC_IGDVAC,
  ARM64_DC_IGSW,
  ARM64_DC_IGVAC,
  ARM64_DC_ISW,
  ARM64_DC_IVAC,
  ARM64_DC_ZVA,

  /// IC operations
  ARM64_IC_IALLUIS,
  ARM64_IC_IALLU,
  ARM64_IC_IVAU,
} arm64_sys_op;

/// SVCR operands
typedef enum arm64_svcr_op {
  ARM64_SVCR_INVALID = 0,

  ARM64_SVCR_SVCRSM = 0x1,
  ARM64_SVCR_SVCRSMZA = 0x3,
  ARM64_SVCR_SVCRZA = 0x2,
} arm64_svcr_op;

/// Prefetch operations (PRFM)
typedef enum arm64_prefetch_op {
  ARM64_PRFM_INVALID = 0,
  ARM64_PRFM_PLDL1KEEP = 0x00 + 1,
  ARM64_PRFM_PLDL1STRM = 0x01 + 1,
  ARM64_PRFM_PLDL2KEEP = 0x02 + 1,
  ARM64_PRFM_PLDL2STRM = 0x03 + 1,
  ARM64_PRFM_PLDL3KEEP = 0x04 + 1,
  ARM64_PRFM_PLDL3STRM = 0x05 + 1,
  ARM64_PRFM_PLIL1KEEP = 0x08 + 1,
  ARM64_PRFM_PLIL1STRM = 0x09 + 1,
  ARM64_PRFM_PLIL2KEEP = 0x0a + 1,
  ARM64_PRFM_PLIL2STRM = 0x0b + 1,
  ARM64_PRFM_PLIL3KEEP = 0x0c + 1,
  ARM64_PRFM_PLIL3STRM = 0x0d + 1,
  ARM64_PRFM_PSTL1KEEP = 0x10 + 1,
  ARM64_PRFM_PSTL1STRM = 0x11 + 1,
  ARM64_PRFM_PSTL2KEEP = 0x12 + 1,
  ARM64_PRFM_PSTL2STRM = 0x13 + 1,
  ARM64_PRFM_PSTL3KEEP = 0x14 + 1,
  ARM64_PRFM_PSTL3STRM = 0x15 + 1,
} arm64_prefetch_op;

/// ARM64 registers
typedef enum arm64_reg {
	// generated content <AArch64GenCSRegEnum.inc> begin
	// clang-format off

	AArch64_REG_INVALID = 0,
	AArch64_REG_FFR = 1,
	AArch64_REG_FP = 2,
	AArch64_REG_FPCR = 3,
	AArch64_REG_LR = 4,
	AArch64_REG_NZCV = 5,
	AArch64_REG_SP = 6,
	AArch64_REG_VG = 7,
	AArch64_REG_WSP = 8,
	AArch64_REG_WZR = 9,
	AArch64_REG_XZR = 10,
	AArch64_REG_ZA = 11,
	AArch64_REG_B0 = 12,
	AArch64_REG_B1 = 13,
	AArch64_REG_B2 = 14,
	AArch64_REG_B3 = 15,
	AArch64_REG_B4 = 16,
	AArch64_REG_B5 = 17,
	AArch64_REG_B6 = 18,
	AArch64_REG_B7 = 19,
	AArch64_REG_B8 = 20,
	AArch64_REG_B9 = 21,
	AArch64_REG_B10 = 22,
	AArch64_REG_B11 = 23,
	AArch64_REG_B12 = 24,
	AArch64_REG_B13 = 25,
	AArch64_REG_B14 = 26,
	AArch64_REG_B15 = 27,
	AArch64_REG_B16 = 28,
	AArch64_REG_B17 = 29,
	AArch64_REG_B18 = 30,
	AArch64_REG_B19 = 31,
	AArch64_REG_B20 = 32,
	AArch64_REG_B21 = 33,
	AArch64_REG_B22 = 34,
	AArch64_REG_B23 = 35,
	AArch64_REG_B24 = 36,
	AArch64_REG_B25 = 37,
	AArch64_REG_B26 = 38,
	AArch64_REG_B27 = 39,
	AArch64_REG_B28 = 40,
	AArch64_REG_B29 = 41,
	AArch64_REG_B30 = 42,
	AArch64_REG_B31 = 43,
	AArch64_REG_D0 = 44,
	AArch64_REG_D1 = 45,
	AArch64_REG_D2 = 46,
	AArch64_REG_D3 = 47,
	AArch64_REG_D4 = 48,
	AArch64_REG_D5 = 49,
	AArch64_REG_D6 = 50,
	AArch64_REG_D7 = 51,
	AArch64_REG_D8 = 52,
	AArch64_REG_D9 = 53,
	AArch64_REG_D10 = 54,
	AArch64_REG_D11 = 55,
	AArch64_REG_D12 = 56,
	AArch64_REG_D13 = 57,
	AArch64_REG_D14 = 58,
	AArch64_REG_D15 = 59,
	AArch64_REG_D16 = 60,
	AArch64_REG_D17 = 61,
	AArch64_REG_D18 = 62,
	AArch64_REG_D19 = 63,
	AArch64_REG_D20 = 64,
	AArch64_REG_D21 = 65,
	AArch64_REG_D22 = 66,
	AArch64_REG_D23 = 67,
	AArch64_REG_D24 = 68,
	AArch64_REG_D25 = 69,
	AArch64_REG_D26 = 70,
	AArch64_REG_D27 = 71,
	AArch64_REG_D28 = 72,
	AArch64_REG_D29 = 73,
	AArch64_REG_D30 = 74,
	AArch64_REG_D31 = 75,
	AArch64_REG_H0 = 76,
	AArch64_REG_H1 = 77,
	AArch64_REG_H2 = 78,
	AArch64_REG_H3 = 79,
	AArch64_REG_H4 = 80,
	AArch64_REG_H5 = 81,
	AArch64_REG_H6 = 82,
	AArch64_REG_H7 = 83,
	AArch64_REG_H8 = 84,
	AArch64_REG_H9 = 85,
	AArch64_REG_H10 = 86,
	AArch64_REG_H11 = 87,
	AArch64_REG_H12 = 88,
	AArch64_REG_H13 = 89,
	AArch64_REG_H14 = 90,
	AArch64_REG_H15 = 91,
	AArch64_REG_H16 = 92,
	AArch64_REG_H17 = 93,
	AArch64_REG_H18 = 94,
	AArch64_REG_H19 = 95,
	AArch64_REG_H20 = 96,
	AArch64_REG_H21 = 97,
	AArch64_REG_H22 = 98,
	AArch64_REG_H23 = 99,
	AArch64_REG_H24 = 100,
	AArch64_REG_H25 = 101,
	AArch64_REG_H26 = 102,
	AArch64_REG_H27 = 103,
	AArch64_REG_H28 = 104,
	AArch64_REG_H29 = 105,
	AArch64_REG_H30 = 106,
	AArch64_REG_H31 = 107,
	AArch64_REG_P0 = 108,
	AArch64_REG_P1 = 109,
	AArch64_REG_P2 = 110,
	AArch64_REG_P3 = 111,
	AArch64_REG_P4 = 112,
	AArch64_REG_P5 = 113,
	AArch64_REG_P6 = 114,
	AArch64_REG_P7 = 115,
	AArch64_REG_P8 = 116,
	AArch64_REG_P9 = 117,
	AArch64_REG_P10 = 118,
	AArch64_REG_P11 = 119,
	AArch64_REG_P12 = 120,
	AArch64_REG_P13 = 121,
	AArch64_REG_P14 = 122,
	AArch64_REG_P15 = 123,
	AArch64_REG_Q0 = 124,
	AArch64_REG_Q1 = 125,
	AArch64_REG_Q2 = 126,
	AArch64_REG_Q3 = 127,
	AArch64_REG_Q4 = 128,
	AArch64_REG_Q5 = 129,
	AArch64_REG_Q6 = 130,
	AArch64_REG_Q7 = 131,
	AArch64_REG_Q8 = 132,
	AArch64_REG_Q9 = 133,
	AArch64_REG_Q10 = 134,
	AArch64_REG_Q11 = 135,
	AArch64_REG_Q12 = 136,
	AArch64_REG_Q13 = 137,
	AArch64_REG_Q14 = 138,
	AArch64_REG_Q15 = 139,
	AArch64_REG_Q16 = 140,
	AArch64_REG_Q17 = 141,
	AArch64_REG_Q18 = 142,
	AArch64_REG_Q19 = 143,
	AArch64_REG_Q20 = 144,
	AArch64_REG_Q21 = 145,
	AArch64_REG_Q22 = 146,
	AArch64_REG_Q23 = 147,
	AArch64_REG_Q24 = 148,
	AArch64_REG_Q25 = 149,
	AArch64_REG_Q26 = 150,
	AArch64_REG_Q27 = 151,
	AArch64_REG_Q28 = 152,
	AArch64_REG_Q29 = 153,
	AArch64_REG_Q30 = 154,
	AArch64_REG_Q31 = 155,
	AArch64_REG_S0 = 156,
	AArch64_REG_S1 = 157,
	AArch64_REG_S2 = 158,
	AArch64_REG_S3 = 159,
	AArch64_REG_S4 = 160,
	AArch64_REG_S5 = 161,
	AArch64_REG_S6 = 162,
	AArch64_REG_S7 = 163,
	AArch64_REG_S8 = 164,
	AArch64_REG_S9 = 165,
	AArch64_REG_S10 = 166,
	AArch64_REG_S11 = 167,
	AArch64_REG_S12 = 168,
	AArch64_REG_S13 = 169,
	AArch64_REG_S14 = 170,
	AArch64_REG_S15 = 171,
	AArch64_REG_S16 = 172,
	AArch64_REG_S17 = 173,
	AArch64_REG_S18 = 174,
	AArch64_REG_S19 = 175,
	AArch64_REG_S20 = 176,
	AArch64_REG_S21 = 177,
	AArch64_REG_S22 = 178,
	AArch64_REG_S23 = 179,
	AArch64_REG_S24 = 180,
	AArch64_REG_S25 = 181,
	AArch64_REG_S26 = 182,
	AArch64_REG_S27 = 183,
	AArch64_REG_S28 = 184,
	AArch64_REG_S29 = 185,
	AArch64_REG_S30 = 186,
	AArch64_REG_S31 = 187,
	AArch64_REG_W0 = 188,
	AArch64_REG_W1 = 189,
	AArch64_REG_W2 = 190,
	AArch64_REG_W3 = 191,
	AArch64_REG_W4 = 192,
	AArch64_REG_W5 = 193,
	AArch64_REG_W6 = 194,
	AArch64_REG_W7 = 195,
	AArch64_REG_W8 = 196,
	AArch64_REG_W9 = 197,
	AArch64_REG_W10 = 198,
	AArch64_REG_W11 = 199,
	AArch64_REG_W12 = 200,
	AArch64_REG_W13 = 201,
	AArch64_REG_W14 = 202,
	AArch64_REG_W15 = 203,
	AArch64_REG_W16 = 204,
	AArch64_REG_W17 = 205,
	AArch64_REG_W18 = 206,
	AArch64_REG_W19 = 207,
	AArch64_REG_W20 = 208,
	AArch64_REG_W21 = 209,
	AArch64_REG_W22 = 210,
	AArch64_REG_W23 = 211,
	AArch64_REG_W24 = 212,
	AArch64_REG_W25 = 213,
	AArch64_REG_W26 = 214,
	AArch64_REG_W27 = 215,
	AArch64_REG_W28 = 216,
	AArch64_REG_W29 = 217,
	AArch64_REG_W30 = 218,
	AArch64_REG_X0 = 219,
	AArch64_REG_X1 = 220,
	AArch64_REG_X2 = 221,
	AArch64_REG_X3 = 222,
	AArch64_REG_X4 = 223,
	AArch64_REG_X5 = 224,
	AArch64_REG_X6 = 225,
	AArch64_REG_X7 = 226,
	AArch64_REG_X8 = 227,
	AArch64_REG_X9 = 228,
	AArch64_REG_X10 = 229,
	AArch64_REG_X11 = 230,
	AArch64_REG_X12 = 231,
	AArch64_REG_X13 = 232,
	AArch64_REG_X14 = 233,
	AArch64_REG_X15 = 234,
	AArch64_REG_X16 = 235,
	AArch64_REG_X17 = 236,
	AArch64_REG_X18 = 237,
	AArch64_REG_X19 = 238,
	AArch64_REG_X20 = 239,
	AArch64_REG_X21 = 240,
	AArch64_REG_X22 = 241,
	AArch64_REG_X23 = 242,
	AArch64_REG_X24 = 243,
	AArch64_REG_X25 = 244,
	AArch64_REG_X26 = 245,
	AArch64_REG_X27 = 246,
	AArch64_REG_X28 = 247,
	AArch64_REG_Z0 = 248,
	AArch64_REG_Z1 = 249,
	AArch64_REG_Z2 = 250,
	AArch64_REG_Z3 = 251,
	AArch64_REG_Z4 = 252,
	AArch64_REG_Z5 = 253,
	AArch64_REG_Z6 = 254,
	AArch64_REG_Z7 = 255,
	AArch64_REG_Z8 = 256,
	AArch64_REG_Z9 = 257,
	AArch64_REG_Z10 = 258,
	AArch64_REG_Z11 = 259,
	AArch64_REG_Z12 = 260,
	AArch64_REG_Z13 = 261,
	AArch64_REG_Z14 = 262,
	AArch64_REG_Z15 = 263,
	AArch64_REG_Z16 = 264,
	AArch64_REG_Z17 = 265,
	AArch64_REG_Z18 = 266,
	AArch64_REG_Z19 = 267,
	AArch64_REG_Z20 = 268,
	AArch64_REG_Z21 = 269,
	AArch64_REG_Z22 = 270,
	AArch64_REG_Z23 = 271,
	AArch64_REG_Z24 = 272,
	AArch64_REG_Z25 = 273,
	AArch64_REG_Z26 = 274,
	AArch64_REG_Z27 = 275,
	AArch64_REG_Z28 = 276,
	AArch64_REG_Z29 = 277,
	AArch64_REG_Z30 = 278,
	AArch64_REG_Z31 = 279,
	AArch64_REG_ZAB0 = 280,
	AArch64_REG_ZAD0 = 281,
	AArch64_REG_ZAD1 = 282,
	AArch64_REG_ZAD2 = 283,
	AArch64_REG_ZAD3 = 284,
	AArch64_REG_ZAD4 = 285,
	AArch64_REG_ZAD5 = 286,
	AArch64_REG_ZAD6 = 287,
	AArch64_REG_ZAD7 = 288,
	AArch64_REG_ZAH0 = 289,
	AArch64_REG_ZAH1 = 290,
	AArch64_REG_ZAQ0 = 291,
	AArch64_REG_ZAQ1 = 292,
	AArch64_REG_ZAQ2 = 293,
	AArch64_REG_ZAQ3 = 294,
	AArch64_REG_ZAQ4 = 295,
	AArch64_REG_ZAQ5 = 296,
	AArch64_REG_ZAQ6 = 297,
	AArch64_REG_ZAQ7 = 298,
	AArch64_REG_ZAQ8 = 299,
	AArch64_REG_ZAQ9 = 300,
	AArch64_REG_ZAQ10 = 301,
	AArch64_REG_ZAQ11 = 302,
	AArch64_REG_ZAQ12 = 303,
	AArch64_REG_ZAQ13 = 304,
	AArch64_REG_ZAQ14 = 305,
	AArch64_REG_ZAQ15 = 306,
	AArch64_REG_ZAS0 = 307,
	AArch64_REG_ZAS1 = 308,
	AArch64_REG_ZAS2 = 309,
	AArch64_REG_ZAS3 = 310,
	AArch64_REG_ZT0 = 311,
	AArch64_REG_Z0_HI = 312,
	AArch64_REG_Z1_HI = 313,
	AArch64_REG_Z2_HI = 314,
	AArch64_REG_Z3_HI = 315,
	AArch64_REG_Z4_HI = 316,
	AArch64_REG_Z5_HI = 317,
	AArch64_REG_Z6_HI = 318,
	AArch64_REG_Z7_HI = 319,
	AArch64_REG_Z8_HI = 320,
	AArch64_REG_Z9_HI = 321,
	AArch64_REG_Z10_HI = 322,
	AArch64_REG_Z11_HI = 323,
	AArch64_REG_Z12_HI = 324,
	AArch64_REG_Z13_HI = 325,
	AArch64_REG_Z14_HI = 326,
	AArch64_REG_Z15_HI = 327,
	AArch64_REG_Z16_HI = 328,
	AArch64_REG_Z17_HI = 329,
	AArch64_REG_Z18_HI = 330,
	AArch64_REG_Z19_HI = 331,
	AArch64_REG_Z20_HI = 332,
	AArch64_REG_Z21_HI = 333,
	AArch64_REG_Z22_HI = 334,
	AArch64_REG_Z23_HI = 335,
	AArch64_REG_Z24_HI = 336,
	AArch64_REG_Z25_HI = 337,
	AArch64_REG_Z26_HI = 338,
	AArch64_REG_Z27_HI = 339,
	AArch64_REG_Z28_HI = 340,
	AArch64_REG_Z29_HI = 341,
	AArch64_REG_Z30_HI = 342,
	AArch64_REG_Z31_HI = 343,
	AArch64_REG_D0_D1 = 344,
	AArch64_REG_D1_D2 = 345,
	AArch64_REG_D2_D3 = 346,
	AArch64_REG_D3_D4 = 347,
	AArch64_REG_D4_D5 = 348,
	AArch64_REG_D5_D6 = 349,
	AArch64_REG_D6_D7 = 350,
	AArch64_REG_D7_D8 = 351,
	AArch64_REG_D8_D9 = 352,
	AArch64_REG_D9_D10 = 353,
	AArch64_REG_D10_D11 = 354,
	AArch64_REG_D11_D12 = 355,
	AArch64_REG_D12_D13 = 356,
	AArch64_REG_D13_D14 = 357,
	AArch64_REG_D14_D15 = 358,
	AArch64_REG_D15_D16 = 359,
	AArch64_REG_D16_D17 = 360,
	AArch64_REG_D17_D18 = 361,
	AArch64_REG_D18_D19 = 362,
	AArch64_REG_D19_D20 = 363,
	AArch64_REG_D20_D21 = 364,
	AArch64_REG_D21_D22 = 365,
	AArch64_REG_D22_D23 = 366,
	AArch64_REG_D23_D24 = 367,
	AArch64_REG_D24_D25 = 368,
	AArch64_REG_D25_D26 = 369,
	AArch64_REG_D26_D27 = 370,
	AArch64_REG_D27_D28 = 371,
	AArch64_REG_D28_D29 = 372,
	AArch64_REG_D29_D30 = 373,
	AArch64_REG_D30_D31 = 374,
	AArch64_REG_D31_D0 = 375,
	AArch64_REG_D0_D1_D2_D3 = 376,
	AArch64_REG_D1_D2_D3_D4 = 377,
	AArch64_REG_D2_D3_D4_D5 = 378,
	AArch64_REG_D3_D4_D5_D6 = 379,
	AArch64_REG_D4_D5_D6_D7 = 380,
	AArch64_REG_D5_D6_D7_D8 = 381,
	AArch64_REG_D6_D7_D8_D9 = 382,
	AArch64_REG_D7_D8_D9_D10 = 383,
	AArch64_REG_D8_D9_D10_D11 = 384,
	AArch64_REG_D9_D10_D11_D12 = 385,
	AArch64_REG_D10_D11_D12_D13 = 386,
	AArch64_REG_D11_D12_D13_D14 = 387,
	AArch64_REG_D12_D13_D14_D15 = 388,
	AArch64_REG_D13_D14_D15_D16 = 389,
	AArch64_REG_D14_D15_D16_D17 = 390,
	AArch64_REG_D15_D16_D17_D18 = 391,
	AArch64_REG_D16_D17_D18_D19 = 392,
	AArch64_REG_D17_D18_D19_D20 = 393,
	AArch64_REG_D18_D19_D20_D21 = 394,
	AArch64_REG_D19_D20_D21_D22 = 395,
	AArch64_REG_D20_D21_D22_D23 = 396,
	AArch64_REG_D21_D22_D23_D24 = 397,
	AArch64_REG_D22_D23_D24_D25 = 398,
	AArch64_REG_D23_D24_D25_D26 = 399,
	AArch64_REG_D24_D25_D26_D27 = 400,
	AArch64_REG_D25_D26_D27_D28 = 401,
	AArch64_REG_D26_D27_D28_D29 = 402,
	AArch64_REG_D27_D28_D29_D30 = 403,
	AArch64_REG_D28_D29_D30_D31 = 404,
	AArch64_REG_D29_D30_D31_D0 = 405,
	AArch64_REG_D30_D31_D0_D1 = 406,
	AArch64_REG_D31_D0_D1_D2 = 407,
	AArch64_REG_D0_D1_D2 = 408,
	AArch64_REG_D1_D2_D3 = 409,
	AArch64_REG_D2_D3_D4 = 410,
	AArch64_REG_D3_D4_D5 = 411,
	AArch64_REG_D4_D5_D6 = 412,
	AArch64_REG_D5_D6_D7 = 413,
	AArch64_REG_D6_D7_D8 = 414,
	AArch64_REG_D7_D8_D9 = 415,
	AArch64_REG_D8_D9_D10 = 416,
	AArch64_REG_D9_D10_D11 = 417,
	AArch64_REG_D10_D11_D12 = 418,
	AArch64_REG_D11_D12_D13 = 419,
	AArch64_REG_D12_D13_D14 = 420,
	AArch64_REG_D13_D14_D15 = 421,
	AArch64_REG_D14_D15_D16 = 422,
	AArch64_REG_D15_D16_D17 = 423,
	AArch64_REG_D16_D17_D18 = 424,
	AArch64_REG_D17_D18_D19 = 425,
	AArch64_REG_D18_D19_D20 = 426,
	AArch64_REG_D19_D20_D21 = 427,
	AArch64_REG_D20_D21_D22 = 428,
	AArch64_REG_D21_D22_D23 = 429,
	AArch64_REG_D22_D23_D24 = 430,
	AArch64_REG_D23_D24_D25 = 431,
	AArch64_REG_D24_D25_D26 = 432,
	AArch64_REG_D25_D26_D27 = 433,
	AArch64_REG_D26_D27_D28 = 434,
	AArch64_REG_D27_D28_D29 = 435,
	AArch64_REG_D28_D29_D30 = 436,
	AArch64_REG_D29_D30_D31 = 437,
	AArch64_REG_D30_D31_D0 = 438,
	AArch64_REG_D31_D0_D1 = 439,
	AArch64_REG_P0_P1 = 440,
	AArch64_REG_P1_P2 = 441,
	AArch64_REG_P2_P3 = 442,
	AArch64_REG_P3_P4 = 443,
	AArch64_REG_P4_P5 = 444,
	AArch64_REG_P5_P6 = 445,
	AArch64_REG_P6_P7 = 446,
	AArch64_REG_P7_P8 = 447,
	AArch64_REG_P8_P9 = 448,
	AArch64_REG_P9_P10 = 449,
	AArch64_REG_P10_P11 = 450,
	AArch64_REG_P11_P12 = 451,
	AArch64_REG_P12_P13 = 452,
	AArch64_REG_P13_P14 = 453,
	AArch64_REG_P14_P15 = 454,
	AArch64_REG_P15_P0 = 455,
	AArch64_REG_Q0_Q1 = 456,
	AArch64_REG_Q1_Q2 = 457,
	AArch64_REG_Q2_Q3 = 458,
	AArch64_REG_Q3_Q4 = 459,
	AArch64_REG_Q4_Q5 = 460,
	AArch64_REG_Q5_Q6 = 461,
	AArch64_REG_Q6_Q7 = 462,
	AArch64_REG_Q7_Q8 = 463,
	AArch64_REG_Q8_Q9 = 464,
	AArch64_REG_Q9_Q10 = 465,
	AArch64_REG_Q10_Q11 = 466,
	AArch64_REG_Q11_Q12 = 467,
	AArch64_REG_Q12_Q13 = 468,
	AArch64_REG_Q13_Q14 = 469,
	AArch64_REG_Q14_Q15 = 470,
	AArch64_REG_Q15_Q16 = 471,
	AArch64_REG_Q16_Q17 = 472,
	AArch64_REG_Q17_Q18 = 473,
	AArch64_REG_Q18_Q19 = 474,
	AArch64_REG_Q19_Q20 = 475,
	AArch64_REG_Q20_Q21 = 476,
	AArch64_REG_Q21_Q22 = 477,
	AArch64_REG_Q22_Q23 = 478,
	AArch64_REG_Q23_Q24 = 479,
	AArch64_REG_Q24_Q25 = 480,
	AArch64_REG_Q25_Q26 = 481,
	AArch64_REG_Q26_Q27 = 482,
	AArch64_REG_Q27_Q28 = 483,
	AArch64_REG_Q28_Q29 = 484,
	AArch64_REG_Q29_Q30 = 485,
	AArch64_REG_Q30_Q31 = 486,
	AArch64_REG_Q31_Q0 = 487,
	AArch64_REG_Q0_Q1_Q2_Q3 = 488,
	AArch64_REG_Q1_Q2_Q3_Q4 = 489,
	AArch64_REG_Q2_Q3_Q4_Q5 = 490,
	AArch64_REG_Q3_Q4_Q5_Q6 = 491,
	AArch64_REG_Q4_Q5_Q6_Q7 = 492,
	AArch64_REG_Q5_Q6_Q7_Q8 = 493,
	AArch64_REG_Q6_Q7_Q8_Q9 = 494,
	AArch64_REG_Q7_Q8_Q9_Q10 = 495,
	AArch64_REG_Q8_Q9_Q10_Q11 = 496,
	AArch64_REG_Q9_Q10_Q11_Q12 = 497,
	AArch64_REG_Q10_Q11_Q12_Q13 = 498,
	AArch64_REG_Q11_Q12_Q13_Q14 = 499,
	AArch64_REG_Q12_Q13_Q14_Q15 = 500,
	AArch64_REG_Q13_Q14_Q15_Q16 = 501,
	AArch64_REG_Q14_Q15_Q16_Q17 = 502,
	AArch64_REG_Q15_Q16_Q17_Q18 = 503,
	AArch64_REG_Q16_Q17_Q18_Q19 = 504,
	AArch64_REG_Q17_Q18_Q19_Q20 = 505,
	AArch64_REG_Q18_Q19_Q20_Q21 = 506,
	AArch64_REG_Q19_Q20_Q21_Q22 = 507,
	AArch64_REG_Q20_Q21_Q22_Q23 = 508,
	AArch64_REG_Q21_Q22_Q23_Q24 = 509,
	AArch64_REG_Q22_Q23_Q24_Q25 = 510,
	AArch64_REG_Q23_Q24_Q25_Q26 = 511,
	AArch64_REG_Q24_Q25_Q26_Q27 = 512,
	AArch64_REG_Q25_Q26_Q27_Q28 = 513,
	AArch64_REG_Q26_Q27_Q28_Q29 = 514,
	AArch64_REG_Q27_Q28_Q29_Q30 = 515,
	AArch64_REG_Q28_Q29_Q30_Q31 = 516,
	AArch64_REG_Q29_Q30_Q31_Q0 = 517,
	AArch64_REG_Q30_Q31_Q0_Q1 = 518,
	AArch64_REG_Q31_Q0_Q1_Q2 = 519,
	AArch64_REG_Q0_Q1_Q2 = 520,
	AArch64_REG_Q1_Q2_Q3 = 521,
	AArch64_REG_Q2_Q3_Q4 = 522,
	AArch64_REG_Q3_Q4_Q5 = 523,
	AArch64_REG_Q4_Q5_Q6 = 524,
	AArch64_REG_Q5_Q6_Q7 = 525,
	AArch64_REG_Q6_Q7_Q8 = 526,
	AArch64_REG_Q7_Q8_Q9 = 527,
	AArch64_REG_Q8_Q9_Q10 = 528,
	AArch64_REG_Q9_Q10_Q11 = 529,
	AArch64_REG_Q10_Q11_Q12 = 530,
	AArch64_REG_Q11_Q12_Q13 = 531,
	AArch64_REG_Q12_Q13_Q14 = 532,
	AArch64_REG_Q13_Q14_Q15 = 533,
	AArch64_REG_Q14_Q15_Q16 = 534,
	AArch64_REG_Q15_Q16_Q17 = 535,
	AArch64_REG_Q16_Q17_Q18 = 536,
	AArch64_REG_Q17_Q18_Q19 = 537,
	AArch64_REG_Q18_Q19_Q20 = 538,
	AArch64_REG_Q19_Q20_Q21 = 539,
	AArch64_REG_Q20_Q21_Q22 = 540,
	AArch64_REG_Q21_Q22_Q23 = 541,
	AArch64_REG_Q22_Q23_Q24 = 542,
	AArch64_REG_Q23_Q24_Q25 = 543,
	AArch64_REG_Q24_Q25_Q26 = 544,
	AArch64_REG_Q25_Q26_Q27 = 545,
	AArch64_REG_Q26_Q27_Q28 = 546,
	AArch64_REG_Q27_Q28_Q29 = 547,
	AArch64_REG_Q28_Q29_Q30 = 548,
	AArch64_REG_Q29_Q30_Q31 = 549,
	AArch64_REG_Q30_Q31_Q0 = 550,
	AArch64_REG_Q31_Q0_Q1 = 551,
	AArch64_REG_X22_X23_X24_X25_X26_X27_X28_FP = 552,
	AArch64_REG_X0_X1_X2_X3_X4_X5_X6_X7 = 553,
	AArch64_REG_X2_X3_X4_X5_X6_X7_X8_X9 = 554,
	AArch64_REG_X4_X5_X6_X7_X8_X9_X10_X11 = 555,
	AArch64_REG_X6_X7_X8_X9_X10_X11_X12_X13 = 556,
	AArch64_REG_X8_X9_X10_X11_X12_X13_X14_X15 = 557,
	AArch64_REG_X10_X11_X12_X13_X14_X15_X16_X17 = 558,
	AArch64_REG_X12_X13_X14_X15_X16_X17_X18_X19 = 559,
	AArch64_REG_X14_X15_X16_X17_X18_X19_X20_X21 = 560,
	AArch64_REG_X16_X17_X18_X19_X20_X21_X22_X23 = 561,
	AArch64_REG_X18_X19_X20_X21_X22_X23_X24_X25 = 562,
	AArch64_REG_X20_X21_X22_X23_X24_X25_X26_X27 = 563,
	AArch64_REG_W30_WZR = 564,
	AArch64_REG_W0_W1 = 565,
	AArch64_REG_W2_W3 = 566,
	AArch64_REG_W4_W5 = 567,
	AArch64_REG_W6_W7 = 568,
	AArch64_REG_W8_W9 = 569,
	AArch64_REG_W10_W11 = 570,
	AArch64_REG_W12_W13 = 571,
	AArch64_REG_W14_W15 = 572,
	AArch64_REG_W16_W17 = 573,
	AArch64_REG_W18_W19 = 574,
	AArch64_REG_W20_W21 = 575,
	AArch64_REG_W22_W23 = 576,
	AArch64_REG_W24_W25 = 577,
	AArch64_REG_W26_W27 = 578,
	AArch64_REG_W28_W29 = 579,
	AArch64_REG_LR_XZR = 580,
	AArch64_REG_X28_FP = 581,
	AArch64_REG_X0_X1 = 582,
	AArch64_REG_X2_X3 = 583,
	AArch64_REG_X4_X5 = 584,
	AArch64_REG_X6_X7 = 585,
	AArch64_REG_X8_X9 = 586,
	AArch64_REG_X10_X11 = 587,
	AArch64_REG_X12_X13 = 588,
	AArch64_REG_X14_X15 = 589,
	AArch64_REG_X16_X17 = 590,
	AArch64_REG_X18_X19 = 591,
	AArch64_REG_X20_X21 = 592,
	AArch64_REG_X22_X23 = 593,
	AArch64_REG_X24_X25 = 594,
	AArch64_REG_X26_X27 = 595,
	AArch64_REG_Z0_Z1 = 596,
	AArch64_REG_Z1_Z2 = 597,
	AArch64_REG_Z2_Z3 = 598,
	AArch64_REG_Z3_Z4 = 599,
	AArch64_REG_Z4_Z5 = 600,
	AArch64_REG_Z5_Z6 = 601,
	AArch64_REG_Z6_Z7 = 602,
	AArch64_REG_Z7_Z8 = 603,
	AArch64_REG_Z8_Z9 = 604,
	AArch64_REG_Z9_Z10 = 605,
	AArch64_REG_Z10_Z11 = 606,
	AArch64_REG_Z11_Z12 = 607,
	AArch64_REG_Z12_Z13 = 608,
	AArch64_REG_Z13_Z14 = 609,
	AArch64_REG_Z14_Z15 = 610,
	AArch64_REG_Z15_Z16 = 611,
	AArch64_REG_Z16_Z17 = 612,
	AArch64_REG_Z17_Z18 = 613,
	AArch64_REG_Z18_Z19 = 614,
	AArch64_REG_Z19_Z20 = 615,
	AArch64_REG_Z20_Z21 = 616,
	AArch64_REG_Z21_Z22 = 617,
	AArch64_REG_Z22_Z23 = 618,
	AArch64_REG_Z23_Z24 = 619,
	AArch64_REG_Z24_Z25 = 620,
	AArch64_REG_Z25_Z26 = 621,
	AArch64_REG_Z26_Z27 = 622,
	AArch64_REG_Z27_Z28 = 623,
	AArch64_REG_Z28_Z29 = 624,
	AArch64_REG_Z29_Z30 = 625,
	AArch64_REG_Z30_Z31 = 626,
	AArch64_REG_Z31_Z0 = 627,
	AArch64_REG_Z0_Z1_Z2_Z3 = 628,
	AArch64_REG_Z1_Z2_Z3_Z4 = 629,
	AArch64_REG_Z2_Z3_Z4_Z5 = 630,
	AArch64_REG_Z3_Z4_Z5_Z6 = 631,
	AArch64_REG_Z4_Z5_Z6_Z7 = 632,
	AArch64_REG_Z5_Z6_Z7_Z8 = 633,
	AArch64_REG_Z6_Z7_Z8_Z9 = 634,
	AArch64_REG_Z7_Z8_Z9_Z10 = 635,
	AArch64_REG_Z8_Z9_Z10_Z11 = 636,
	AArch64_REG_Z9_Z10_Z11_Z12 = 637,
	AArch64_REG_Z10_Z11_Z12_Z13 = 638,
	AArch64_REG_Z11_Z12_Z13_Z14 = 639,
	AArch64_REG_Z12_Z13_Z14_Z15 = 640,
	AArch64_REG_Z13_Z14_Z15_Z16 = 641,
	AArch64_REG_Z14_Z15_Z16_Z17 = 642,
	AArch64_REG_Z15_Z16_Z17_Z18 = 643,
	AArch64_REG_Z16_Z17_Z18_Z19 = 644,
	AArch64_REG_Z17_Z18_Z19_Z20 = 645,
	AArch64_REG_Z18_Z19_Z20_Z21 = 646,
	AArch64_REG_Z19_Z20_Z21_Z22 = 647,
	AArch64_REG_Z20_Z21_Z22_Z23 = 648,
	AArch64_REG_Z21_Z22_Z23_Z24 = 649,
	AArch64_REG_Z22_Z23_Z24_Z25 = 650,
	AArch64_REG_Z23_Z24_Z25_Z26 = 651,
	AArch64_REG_Z24_Z25_Z26_Z27 = 652,
	AArch64_REG_Z25_Z26_Z27_Z28 = 653,
	AArch64_REG_Z26_Z27_Z28_Z29 = 654,
	AArch64_REG_Z27_Z28_Z29_Z30 = 655,
	AArch64_REG_Z28_Z29_Z30_Z31 = 656,
	AArch64_REG_Z29_Z30_Z31_Z0 = 657,
	AArch64_REG_Z30_Z31_Z0_Z1 = 658,
	AArch64_REG_Z31_Z0_Z1_Z2 = 659,
	AArch64_REG_Z0_Z1_Z2 = 660,
	AArch64_REG_Z1_Z2_Z3 = 661,
	AArch64_REG_Z2_Z3_Z4 = 662,
	AArch64_REG_Z3_Z4_Z5 = 663,
	AArch64_REG_Z4_Z5_Z6 = 664,
	AArch64_REG_Z5_Z6_Z7 = 665,
	AArch64_REG_Z6_Z7_Z8 = 666,
	AArch64_REG_Z7_Z8_Z9 = 667,
	AArch64_REG_Z8_Z9_Z10 = 668,
	AArch64_REG_Z9_Z10_Z11 = 669,
	AArch64_REG_Z10_Z11_Z12 = 670,
	AArch64_REG_Z11_Z12_Z13 = 671,
	AArch64_REG_Z12_Z13_Z14 = 672,
	AArch64_REG_Z13_Z14_Z15 = 673,
	AArch64_REG_Z14_Z15_Z16 = 674,
	AArch64_REG_Z15_Z16_Z17 = 675,
	AArch64_REG_Z16_Z17_Z18 = 676,
	AArch64_REG_Z17_Z18_Z19 = 677,
	AArch64_REG_Z18_Z19_Z20 = 678,
	AArch64_REG_Z19_Z20_Z21 = 679,
	AArch64_REG_Z20_Z21_Z22 = 680,
	AArch64_REG_Z21_Z22_Z23 = 681,
	AArch64_REG_Z22_Z23_Z24 = 682,
	AArch64_REG_Z23_Z24_Z25 = 683,
	AArch64_REG_Z24_Z25_Z26 = 684,
	AArch64_REG_Z25_Z26_Z27 = 685,
	AArch64_REG_Z26_Z27_Z28 = 686,
	AArch64_REG_Z27_Z28_Z29 = 687,
	AArch64_REG_Z28_Z29_Z30 = 688,
	AArch64_REG_Z29_Z30_Z31 = 689,
	AArch64_REG_Z30_Z31_Z0 = 690,
	AArch64_REG_Z31_Z0_Z1 = 691,
	AArch64_REG_Z16_Z24 = 692,
	AArch64_REG_Z17_Z25 = 693,
	AArch64_REG_Z18_Z26 = 694,
	AArch64_REG_Z19_Z27 = 695,
	AArch64_REG_Z20_Z28 = 696,
	AArch64_REG_Z21_Z29 = 697,
	AArch64_REG_Z22_Z30 = 698,
	AArch64_REG_Z23_Z31 = 699,
	AArch64_REG_Z0_Z8 = 700,
	AArch64_REG_Z1_Z9 = 701,
	AArch64_REG_Z2_Z10 = 702,
	AArch64_REG_Z3_Z11 = 703,
	AArch64_REG_Z4_Z12 = 704,
	AArch64_REG_Z5_Z13 = 705,
	AArch64_REG_Z6_Z14 = 706,
	AArch64_REG_Z7_Z15 = 707,
	AArch64_REG_Z16_Z20_Z24_Z28 = 708,
	AArch64_REG_Z17_Z21_Z25_Z29 = 709,
	AArch64_REG_Z18_Z22_Z26_Z30 = 710,
	AArch64_REG_Z19_Z23_Z27_Z31 = 711,
	AArch64_REG_Z0_Z4_Z8_Z12 = 712,
	AArch64_REG_Z1_Z5_Z9_Z13 = 713,
	AArch64_REG_Z2_Z6_Z10_Z14 = 714,
	AArch64_REG_Z3_Z7_Z11_Z15 = 715,
	AArch64_REG_ENDING, // 716

	// clang-format on
	// generated content <AArch64GenCSRegEnum.inc> end

  // alias registers
  ARM64_REG_IP0 = AArch64_REG_X16,
  ARM64_REG_IP1 = AArch64_REG_X17,
  ARM64_REG_X29 = AArch64_REG_FP,
  ARM64_REG_X30 = AArch64_REG_LR,
} arm64_reg;

/// Instruction's operand referring to memory
/// This is associated with ARM64_OP_MEM operand type above
typedef struct arm64_op_mem {
  arm64_reg base;  ///< base register
  arm64_reg index; ///< index register
  int32_t disp;	   ///< displacement/offset value
} arm64_op_mem;

/// SME Instruction's operand has index
/// This is associated with ARM64_OP_SME_INDEX operand type above
typedef struct arm64_op_sme_index {
  arm64_reg reg;  ///< register being indexed
  arm64_reg base; ///< base register
  int32_t disp;	  ///< displacement/offset value
} arm64_op_sme_index;

/// Instruction operand
typedef struct cs_arm64_op {
  int vector_index; ///< Vector Index for some vector operands (or -1 if
		    ///< irrelevant)
  arm64_vas vas;    ///< Vector Arrangement Specifier
  struct {
    arm64_shifter type; ///< shifter type of this operand
    unsigned int value; ///< shifter value of this operand
  } shift;
  arm64_extender ext; ///< extender type of this operand
  arm64_op_type type; ///< operand type
  arm64_svcr_op svcr; ///< MSR/MRS SVCR instruction variant.
  union {
    arm64_reg reg;	 ///< register value for REG operand
    int64_t imm;	 ///< immediate value, or index for C-IMM or IMM operand
    double fp;		 ///< floating point value for FP operand
    arm64_op_mem mem;	 ///< base/index/scale/disp value for MEM operand
    arm64_pstate pstate; ///< PState field of MSR instruction.
    arm64_sys_op sys;	 ///< IC/DC/AT/TLBI operation (see arm64_ic_op,
		      ///< arm64_dc_op, arm64_at_op, arm64_tlbi_op)
    arm64_prefetch_op prefetch; ///< PRFM operation.
    arm64_barrier_op
	barrier; ///< Memory barrier operation (ISB/DMB/DSB instructions).
    arm64_op_sme_index sme_index; ///< base/disp value for matrix tile slice
				  ///< instructions.
  };

  /// How is this operand accessed? (READ, WRITE or READ|WRITE)
  /// This field is combined of cs_ac_type.
  /// NOTE: this field is irrelevant if engine is compiled in DIET mode.
  uint8_t access;
} cs_arm64_op;

/// Instruction structure
typedef struct cs_arm64 {
  arm64_cc cc;	     ///< conditional code for this insn
  bool update_flags; ///< does this insn update flags?
  bool writeback;    ///< does this insn request writeback? 'True' means 'yes'
  bool post_index;   ///< only set if writeback is 'True', if 'False' pre-index, otherwise post.

  /// Number of operands of this instruction,
  /// or 0 when instruction has no operand.
  uint8_t op_count;

  cs_arm64_op operands[8]; ///< operands for this instruction.
} cs_arm64;

/// ARM64 instruction
typedef enum arm64_insn {
	// generated content <AArch64GenCSInsnEnum.inc> begin
	// clang-format off

	AArch64_INS_INVALID,
	AArch64_INS_ABS,
	AArch64_INS_ADCLB,
	AArch64_INS_ADCLT,
	AArch64_INS_ADCS,
	AArch64_INS_ADC,
	AArch64_INS_ADDG,
	AArch64_INS_ADDHA,
	AArch64_INS_ADDHNB,
	AArch64_INS_ADDHNT,
	AArch64_INS_ADDHN,
	AArch64_INS_ADDHN2,
	AArch64_INS_ADDPL,
	AArch64_INS_ADDP,
	AArch64_INS_ADDQV,
	AArch64_INS_ADDSPL,
	AArch64_INS_ADDSVL,
	AArch64_INS_ADDS,
	AArch64_INS_ADDVA,
	AArch64_INS_ADDVL,
	AArch64_INS_ADDV,
	AArch64_INS_ADD,
	AArch64_INS_ADR,
	AArch64_INS_ADRP,
	AArch64_INS_AESD,
	AArch64_INS_AESE,
	AArch64_INS_AESIMC,
	AArch64_INS_AESMC,
	AArch64_INS_ANDQV,
	AArch64_INS_ANDS,
	AArch64_INS_ANDV,
	AArch64_INS_AND,
	AArch64_INS_ASRD,
	AArch64_INS_ASRR,
	AArch64_INS_ASR,
	AArch64_INS_AUTDA,
	AArch64_INS_AUTDB,
	AArch64_INS_AUTDZA,
	AArch64_INS_AUTDZB,
	AArch64_INS_AUTIA,
	AArch64_INS_HINT,
	AArch64_INS_AUTIB,
	AArch64_INS_AUTIZA,
	AArch64_INS_AUTIZB,
	AArch64_INS_AXFLAG,
	AArch64_INS_B,
	AArch64_INS_BCAX,
	AArch64_INS_BC,
	AArch64_INS_BDEP,
	AArch64_INS_BEXT,
	AArch64_INS_BFDOT,
	AArch64_INS_BFADD,
	AArch64_INS_BFCLAMP,
	AArch64_INS_BFCVT,
	AArch64_INS_BFCVTN,
	AArch64_INS_BFCVTN2,
	AArch64_INS_BFCVTNT,
	AArch64_INS_BFMAXNM,
	AArch64_INS_BFMAX,
	AArch64_INS_BFMINNM,
	AArch64_INS_BFMIN,
	AArch64_INS_BFMLALB,
	AArch64_INS_BFMLALT,
	AArch64_INS_BFMLAL,
	AArch64_INS_BFMLA,
	AArch64_INS_BFMLSLB,
	AArch64_INS_BFMLSLT,
	AArch64_INS_BFMLSL,
	AArch64_INS_BFMLS,
	AArch64_INS_BFMMLA,
	AArch64_INS_BFMOPA,
	AArch64_INS_BFMOPS,
	AArch64_INS_BFMUL,
	AArch64_INS_BFM,
	AArch64_INS_BFSUB,
	AArch64_INS_BFVDOT,
	AArch64_INS_BGRP,
	AArch64_INS_BICS,
	AArch64_INS_BIC,
	AArch64_INS_BIF,
	AArch64_INS_BIT,
	AArch64_INS_BL,
	AArch64_INS_BLR,
	AArch64_INS_BLRAA,
	AArch64_INS_BLRAAZ,
	AArch64_INS_BLRAB,
	AArch64_INS_BLRABZ,
	AArch64_INS_BMOPA,
	AArch64_INS_BMOPS,
	AArch64_INS_BR,
	AArch64_INS_BRAA,
	AArch64_INS_BRAAZ,
	AArch64_INS_BRAB,
	AArch64_INS_BRABZ,
	AArch64_INS_BRB,
	AArch64_INS_BRK,
	AArch64_INS_BRKAS,
	AArch64_INS_BRKA,
	AArch64_INS_BRKBS,
	AArch64_INS_BRKB,
	AArch64_INS_BRKNS,
	AArch64_INS_BRKN,
	AArch64_INS_BRKPAS,
	AArch64_INS_BRKPA,
	AArch64_INS_BRKPBS,
	AArch64_INS_BRKPB,
	AArch64_INS_BSL1N,
	AArch64_INS_BSL2N,
	AArch64_INS_BSL,
	AArch64_INS_CADD,
	AArch64_INS_CASAB,
	AArch64_INS_CASAH,
	AArch64_INS_CASALB,
	AArch64_INS_CASALH,
	AArch64_INS_CASAL,
	AArch64_INS_CASA,
	AArch64_INS_CASB,
	AArch64_INS_CASH,
	AArch64_INS_CASLB,
	AArch64_INS_CASLH,
	AArch64_INS_CASL,
	AArch64_INS_CASPAL,
	AArch64_INS_CASPA,
	AArch64_INS_CASPL,
	AArch64_INS_CASP,
	AArch64_INS_CAS,
	AArch64_INS_CBNZ,
	AArch64_INS_CBZ,
	AArch64_INS_CCMN,
	AArch64_INS_CCMP,
	AArch64_INS_CDOT,
	AArch64_INS_CFINV,
	AArch64_INS_CLASTA,
	AArch64_INS_CLASTB,
	AArch64_INS_CLREX,
	AArch64_INS_CLS,
	AArch64_INS_CLZ,
	AArch64_INS_CMEQ,
	AArch64_INS_CMGE,
	AArch64_INS_CMGT,
	AArch64_INS_CMHI,
	AArch64_INS_CMHS,
	AArch64_INS_CMLA,
	AArch64_INS_CMLE,
	AArch64_INS_CMLT,
	AArch64_INS_CMPEQ,
	AArch64_INS_CMPGE,
	AArch64_INS_CMPGT,
	AArch64_INS_CMPHI,
	AArch64_INS_CMPHS,
	AArch64_INS_CMPLE,
	AArch64_INS_CMPLO,
	AArch64_INS_CMPLS,
	AArch64_INS_CMPLT,
	AArch64_INS_CMPNE,
	AArch64_INS_CMTST,
	AArch64_INS_CNOT,
	AArch64_INS_CNTB,
	AArch64_INS_CNTD,
	AArch64_INS_CNTH,
	AArch64_INS_CNTP,
	AArch64_INS_CNTW,
	AArch64_INS_CNT,
	AArch64_INS_COMPACT,
	AArch64_INS_CPYE,
	AArch64_INS_CPYEN,
	AArch64_INS_CPYERN,
	AArch64_INS_CPYERT,
	AArch64_INS_CPYERTN,
	AArch64_INS_CPYERTRN,
	AArch64_INS_CPYERTWN,
	AArch64_INS_CPYET,
	AArch64_INS_CPYETN,
	AArch64_INS_CPYETRN,
	AArch64_INS_CPYETWN,
	AArch64_INS_CPYEWN,
	AArch64_INS_CPYEWT,
	AArch64_INS_CPYEWTN,
	AArch64_INS_CPYEWTRN,
	AArch64_INS_CPYEWTWN,
	AArch64_INS_CPYFE,
	AArch64_INS_CPYFEN,
	AArch64_INS_CPYFERN,
	AArch64_INS_CPYFERT,
	AArch64_INS_CPYFERTN,
	AArch64_INS_CPYFERTRN,
	AArch64_INS_CPYFERTWN,
	AArch64_INS_CPYFET,
	AArch64_INS_CPYFETN,
	AArch64_INS_CPYFETRN,
	AArch64_INS_CPYFETWN,
	AArch64_INS_CPYFEWN,
	AArch64_INS_CPYFEWT,
	AArch64_INS_CPYFEWTN,
	AArch64_INS_CPYFEWTRN,
	AArch64_INS_CPYFEWTWN,
	AArch64_INS_CPYFM,
	AArch64_INS_CPYFMN,
	AArch64_INS_CPYFMRN,
	AArch64_INS_CPYFMRT,
	AArch64_INS_CPYFMRTN,
	AArch64_INS_CPYFMRTRN,
	AArch64_INS_CPYFMRTWN,
	AArch64_INS_CPYFMT,
	AArch64_INS_CPYFMTN,
	AArch64_INS_CPYFMTRN,
	AArch64_INS_CPYFMTWN,
	AArch64_INS_CPYFMWN,
	AArch64_INS_CPYFMWT,
	AArch64_INS_CPYFMWTN,
	AArch64_INS_CPYFMWTRN,
	AArch64_INS_CPYFMWTWN,
	AArch64_INS_CPYFP,
	AArch64_INS_CPYFPN,
	AArch64_INS_CPYFPRN,
	AArch64_INS_CPYFPRT,
	AArch64_INS_CPYFPRTN,
	AArch64_INS_CPYFPRTRN,
	AArch64_INS_CPYFPRTWN,
	AArch64_INS_CPYFPT,
	AArch64_INS_CPYFPTN,
	AArch64_INS_CPYFPTRN,
	AArch64_INS_CPYFPTWN,
	AArch64_INS_CPYFPWN,
	AArch64_INS_CPYFPWT,
	AArch64_INS_CPYFPWTN,
	AArch64_INS_CPYFPWTRN,
	AArch64_INS_CPYFPWTWN,
	AArch64_INS_CPYM,
	AArch64_INS_CPYMN,
	AArch64_INS_CPYMRN,
	AArch64_INS_CPYMRT,
	AArch64_INS_CPYMRTN,
	AArch64_INS_CPYMRTRN,
	AArch64_INS_CPYMRTWN,
	AArch64_INS_CPYMT,
	AArch64_INS_CPYMTN,
	AArch64_INS_CPYMTRN,
	AArch64_INS_CPYMTWN,
	AArch64_INS_CPYMWN,
	AArch64_INS_CPYMWT,
	AArch64_INS_CPYMWTN,
	AArch64_INS_CPYMWTRN,
	AArch64_INS_CPYMWTWN,
	AArch64_INS_CPYP,
	AArch64_INS_CPYPN,
	AArch64_INS_CPYPRN,
	AArch64_INS_CPYPRT,
	AArch64_INS_CPYPRTN,
	AArch64_INS_CPYPRTRN,
	AArch64_INS_CPYPRTWN,
	AArch64_INS_CPYPT,
	AArch64_INS_CPYPTN,
	AArch64_INS_CPYPTRN,
	AArch64_INS_CPYPTWN,
	AArch64_INS_CPYPWN,
	AArch64_INS_CPYPWT,
	AArch64_INS_CPYPWTN,
	AArch64_INS_CPYPWTRN,
	AArch64_INS_CPYPWTWN,
	AArch64_INS_CPY,
	AArch64_INS_CRC32B,
	AArch64_INS_CRC32CB,
	AArch64_INS_CRC32CH,
	AArch64_INS_CRC32CW,
	AArch64_INS_CRC32CX,
	AArch64_INS_CRC32H,
	AArch64_INS_CRC32W,
	AArch64_INS_CRC32X,
	AArch64_INS_CSEL,
	AArch64_INS_CSINC,
	AArch64_INS_CSINV,
	AArch64_INS_CSNEG,
	AArch64_INS_CTERMEQ,
	AArch64_INS_CTERMNE,
	AArch64_INS_CTZ,
	AArch64_INS_DCPS1,
	AArch64_INS_DCPS2,
	AArch64_INS_DCPS3,
	AArch64_INS_DECB,
	AArch64_INS_DECD,
	AArch64_INS_DECH,
	AArch64_INS_DECP,
	AArch64_INS_DECW,
	AArch64_INS_DMB,
	AArch64_INS_DRPS,
	AArch64_INS_DSB,
	AArch64_INS_DUPM,
	AArch64_INS_DUPQ,
	AArch64_INS_DUP,
	AArch64_INS_MOV,
	AArch64_INS_EON,
	AArch64_INS_EOR3,
	AArch64_INS_EORBT,
	AArch64_INS_EORQV,
	AArch64_INS_EORS,
	AArch64_INS_EORTB,
	AArch64_INS_EORV,
	AArch64_INS_EOR,
	AArch64_INS_ERET,
	AArch64_INS_ERETAA,
	AArch64_INS_ERETAB,
	AArch64_INS_EXTQ,
	AArch64_INS_MOVA,
	AArch64_INS_EXTR,
	AArch64_INS_EXT,
	AArch64_INS_FABD,
	AArch64_INS_FABS,
	AArch64_INS_FACGE,
	AArch64_INS_FACGT,
	AArch64_INS_FADDA,
	AArch64_INS_FADD,
	AArch64_INS_FADDP,
	AArch64_INS_FADDQV,
	AArch64_INS_FADDV,
	AArch64_INS_FCADD,
	AArch64_INS_FCCMP,
	AArch64_INS_FCCMPE,
	AArch64_INS_FCLAMP,
	AArch64_INS_FCMEQ,
	AArch64_INS_FCMGE,
	AArch64_INS_FCMGT,
	AArch64_INS_FCMLA,
	AArch64_INS_FCMLE,
	AArch64_INS_FCMLT,
	AArch64_INS_FCMNE,
	AArch64_INS_FCMP,
	AArch64_INS_FCMPE,
	AArch64_INS_FCMUO,
	AArch64_INS_FCPY,
	AArch64_INS_FCSEL,
	AArch64_INS_FCVTAS,
	AArch64_INS_FCVTAU,
	AArch64_INS_FCVT,
	AArch64_INS_FCVTLT,
	AArch64_INS_FCVTL,
	AArch64_INS_FCVTL2,
	AArch64_INS_FCVTMS,
	AArch64_INS_FCVTMU,
	AArch64_INS_FCVTNS,
	AArch64_INS_FCVTNT,
	AArch64_INS_FCVTNU,
	AArch64_INS_FCVTN,
	AArch64_INS_FCVTN2,
	AArch64_INS_FCVTPS,
	AArch64_INS_FCVTPU,
	AArch64_INS_FCVTXNT,
	AArch64_INS_FCVTXN,
	AArch64_INS_FCVTXN2,
	AArch64_INS_FCVTX,
	AArch64_INS_FCVTZS,
	AArch64_INS_FCVTZU,
	AArch64_INS_FDIV,
	AArch64_INS_FDIVR,
	AArch64_INS_FDOT,
	AArch64_INS_FDUP,
	AArch64_INS_FEXPA,
	AArch64_INS_FJCVTZS,
	AArch64_INS_FLOGB,
	AArch64_INS_FMADD,
	AArch64_INS_FMAD,
	AArch64_INS_FMAX,
	AArch64_INS_FMAXNM,
	AArch64_INS_FMAXNMP,
	AArch64_INS_FMAXNMQV,
	AArch64_INS_FMAXNMV,
	AArch64_INS_FMAXP,
	AArch64_INS_FMAXQV,
	AArch64_INS_FMAXV,
	AArch64_INS_FMIN,
	AArch64_INS_FMINNM,
	AArch64_INS_FMINNMP,
	AArch64_INS_FMINNMQV,
	AArch64_INS_FMINNMV,
	AArch64_INS_FMINP,
	AArch64_INS_FMINQV,
	AArch64_INS_FMINV,
	AArch64_INS_FMLAL2,
	AArch64_INS_FMLALB,
	AArch64_INS_FMLALT,
	AArch64_INS_FMLAL,
	AArch64_INS_FMLA,
	AArch64_INS_FMLSL2,
	AArch64_INS_FMLSLB,
	AArch64_INS_FMLSLT,
	AArch64_INS_FMLSL,
	AArch64_INS_FMLS,
	AArch64_INS_FMMLA,
	AArch64_INS_FMOPA,
	AArch64_INS_FMOPS,
	AArch64_INS_FMOV,
	AArch64_INS_FMSB,
	AArch64_INS_FMSUB,
	AArch64_INS_FMUL,
	AArch64_INS_FMULX,
	AArch64_INS_FNEG,
	AArch64_INS_FNMADD,
	AArch64_INS_FNMAD,
	AArch64_INS_FNMLA,
	AArch64_INS_FNMLS,
	AArch64_INS_FNMSB,
	AArch64_INS_FNMSUB,
	AArch64_INS_FNMUL,
	AArch64_INS_FRECPE,
	AArch64_INS_FRECPS,
	AArch64_INS_FRECPX,
	AArch64_INS_FRINT32X,
	AArch64_INS_FRINT32Z,
	AArch64_INS_FRINT64X,
	AArch64_INS_FRINT64Z,
	AArch64_INS_FRINTA,
	AArch64_INS_FRINTI,
	AArch64_INS_FRINTM,
	AArch64_INS_FRINTN,
	AArch64_INS_FRINTP,
	AArch64_INS_FRINTX,
	AArch64_INS_FRINTZ,
	AArch64_INS_FRSQRTE,
	AArch64_INS_FRSQRTS,
	AArch64_INS_FSCALE,
	AArch64_INS_FSQRT,
	AArch64_INS_FSUB,
	AArch64_INS_FSUBR,
	AArch64_INS_FTMAD,
	AArch64_INS_FTSMUL,
	AArch64_INS_FTSSEL,
	AArch64_INS_FVDOT,
	AArch64_INS_LD1B,
	AArch64_INS_LD1D,
	AArch64_INS_LD1H,
	AArch64_INS_LD1Q,
	AArch64_INS_LD1SB,
	AArch64_INS_LD1SH,
	AArch64_INS_LD1SW,
	AArch64_INS_LD1W,
	AArch64_INS_LDFF1B,
	AArch64_INS_LDFF1D,
	AArch64_INS_LDFF1H,
	AArch64_INS_LDFF1SB,
	AArch64_INS_LDFF1SH,
	AArch64_INS_LDFF1SW,
	AArch64_INS_LDFF1W,
	AArch64_INS_GMI,
	AArch64_INS_HISTCNT,
	AArch64_INS_HISTSEG,
	AArch64_INS_HLT,
	AArch64_INS_HVC,
	AArch64_INS_INCB,
	AArch64_INS_INCD,
	AArch64_INS_INCH,
	AArch64_INS_INCP,
	AArch64_INS_INCW,
	AArch64_INS_INDEX,
	AArch64_INS_INSR,
	AArch64_INS_INS,
	AArch64_INS_IRG,
	AArch64_INS_ISB,
	AArch64_INS_LASTA,
	AArch64_INS_LASTB,
	AArch64_INS_LD1,
	AArch64_INS_LD1RB,
	AArch64_INS_LD1RD,
	AArch64_INS_LD1RH,
	AArch64_INS_LD1ROB,
	AArch64_INS_LD1ROD,
	AArch64_INS_LD1ROH,
	AArch64_INS_LD1ROW,
	AArch64_INS_LD1RQB,
	AArch64_INS_LD1RQD,
	AArch64_INS_LD1RQH,
	AArch64_INS_LD1RQW,
	AArch64_INS_LD1RSB,
	AArch64_INS_LD1RSH,
	AArch64_INS_LD1RSW,
	AArch64_INS_LD1RW,
	AArch64_INS_LD1R,
	AArch64_INS_LD2B,
	AArch64_INS_LD2D,
	AArch64_INS_LD2H,
	AArch64_INS_LD2Q,
	AArch64_INS_LD2R,
	AArch64_INS_LD2,
	AArch64_INS_LD2W,
	AArch64_INS_LD3B,
	AArch64_INS_LD3D,
	AArch64_INS_LD3H,
	AArch64_INS_LD3Q,
	AArch64_INS_LD3R,
	AArch64_INS_LD3,
	AArch64_INS_LD3W,
	AArch64_INS_LD4B,
	AArch64_INS_LD4D,
	AArch64_INS_LD4,
	AArch64_INS_LD4H,
	AArch64_INS_LD4Q,
	AArch64_INS_LD4R,
	AArch64_INS_LD4W,
	AArch64_INS_LD64B,
	AArch64_INS_LDADDAB,
	AArch64_INS_LDADDAH,
	AArch64_INS_LDADDALB,
	AArch64_INS_LDADDALH,
	AArch64_INS_LDADDAL,
	AArch64_INS_LDADDA,
	AArch64_INS_LDADDB,
	AArch64_INS_LDADDH,
	AArch64_INS_LDADDLB,
	AArch64_INS_LDADDLH,
	AArch64_INS_LDADDL,
	AArch64_INS_LDADD,
	AArch64_INS_LDAP1,
	AArch64_INS_LDAPRB,
	AArch64_INS_LDAPRH,
	AArch64_INS_LDAPR,
	AArch64_INS_LDAPURB,
	AArch64_INS_LDAPURH,
	AArch64_INS_LDAPURSB,
	AArch64_INS_LDAPURSH,
	AArch64_INS_LDAPURSW,
	AArch64_INS_LDAPUR,
	AArch64_INS_LDARB,
	AArch64_INS_LDARH,
	AArch64_INS_LDAR,
	AArch64_INS_LDAXP,
	AArch64_INS_LDAXRB,
	AArch64_INS_LDAXRH,
	AArch64_INS_LDAXR,
	AArch64_INS_LDCLRAB,
	AArch64_INS_LDCLRAH,
	AArch64_INS_LDCLRALB,
	AArch64_INS_LDCLRALH,
	AArch64_INS_LDCLRAL,
	AArch64_INS_LDCLRA,
	AArch64_INS_LDCLRB,
	AArch64_INS_LDCLRH,
	AArch64_INS_LDCLRLB,
	AArch64_INS_LDCLRLH,
	AArch64_INS_LDCLRL,
	AArch64_INS_LDCLRP,
	AArch64_INS_LDCLRPA,
	AArch64_INS_LDCLRPAL,
	AArch64_INS_LDCLRPL,
	AArch64_INS_LDCLR,
	AArch64_INS_LDEORAB,
	AArch64_INS_LDEORAH,
	AArch64_INS_LDEORALB,
	AArch64_INS_LDEORALH,
	AArch64_INS_LDEORAL,
	AArch64_INS_LDEORA,
	AArch64_INS_LDEORB,
	AArch64_INS_LDEORH,
	AArch64_INS_LDEORLB,
	AArch64_INS_LDEORLH,
	AArch64_INS_LDEORL,
	AArch64_INS_LDEOR,
	AArch64_INS_LDG,
	AArch64_INS_LDGM,
	AArch64_INS_LDIAPP,
	AArch64_INS_LDLARB,
	AArch64_INS_LDLARH,
	AArch64_INS_LDLAR,
	AArch64_INS_LDNF1B,
	AArch64_INS_LDNF1D,
	AArch64_INS_LDNF1H,
	AArch64_INS_LDNF1SB,
	AArch64_INS_LDNF1SH,
	AArch64_INS_LDNF1SW,
	AArch64_INS_LDNF1W,
	AArch64_INS_LDNP,
	AArch64_INS_LDNT1B,
	AArch64_INS_LDNT1D,
	AArch64_INS_LDNT1H,
	AArch64_INS_LDNT1SB,
	AArch64_INS_LDNT1SH,
	AArch64_INS_LDNT1SW,
	AArch64_INS_LDNT1W,
	AArch64_INS_LDP,
	AArch64_INS_LDPSW,
	AArch64_INS_LDRAA,
	AArch64_INS_LDRAB,
	AArch64_INS_LDRB,
	AArch64_INS_LDR,
	AArch64_INS_LDRH,
	AArch64_INS_LDRSB,
	AArch64_INS_LDRSH,
	AArch64_INS_LDRSW,
	AArch64_INS_LDSETAB,
	AArch64_INS_LDSETAH,
	AArch64_INS_LDSETALB,
	AArch64_INS_LDSETALH,
	AArch64_INS_LDSETAL,
	AArch64_INS_LDSETA,
	AArch64_INS_LDSETB,
	AArch64_INS_LDSETH,
	AArch64_INS_LDSETLB,
	AArch64_INS_LDSETLH,
	AArch64_INS_LDSETL,
	AArch64_INS_LDSETP,
	AArch64_INS_LDSETPA,
	AArch64_INS_LDSETPAL,
	AArch64_INS_LDSETPL,
	AArch64_INS_LDSET,
	AArch64_INS_LDSMAXAB,
	AArch64_INS_LDSMAXAH,
	AArch64_INS_LDSMAXALB,
	AArch64_INS_LDSMAXALH,
	AArch64_INS_LDSMAXAL,
	AArch64_INS_LDSMAXA,
	AArch64_INS_LDSMAXB,
	AArch64_INS_LDSMAXH,
	AArch64_INS_LDSMAXLB,
	AArch64_INS_LDSMAXLH,
	AArch64_INS_LDSMAXL,
	AArch64_INS_LDSMAX,
	AArch64_INS_LDSMINAB,
	AArch64_INS_LDSMINAH,
	AArch64_INS_LDSMINALB,
	AArch64_INS_LDSMINALH,
	AArch64_INS_LDSMINAL,
	AArch64_INS_LDSMINA,
	AArch64_INS_LDSMINB,
	AArch64_INS_LDSMINH,
	AArch64_INS_LDSMINLB,
	AArch64_INS_LDSMINLH,
	AArch64_INS_LDSMINL,
	AArch64_INS_LDSMIN,
	AArch64_INS_LDTRB,
	AArch64_INS_LDTRH,
	AArch64_INS_LDTRSB,
	AArch64_INS_LDTRSH,
	AArch64_INS_LDTRSW,
	AArch64_INS_LDTR,
	AArch64_INS_LDUMAXAB,
	AArch64_INS_LDUMAXAH,
	AArch64_INS_LDUMAXALB,
	AArch64_INS_LDUMAXALH,
	AArch64_INS_LDUMAXAL,
	AArch64_INS_LDUMAXA,
	AArch64_INS_LDUMAXB,
	AArch64_INS_LDUMAXH,
	AArch64_INS_LDUMAXLB,
	AArch64_INS_LDUMAXLH,
	AArch64_INS_LDUMAXL,
	AArch64_INS_LDUMAX,
	AArch64_INS_LDUMINAB,
	AArch64_INS_LDUMINAH,
	AArch64_INS_LDUMINALB,
	AArch64_INS_LDUMINALH,
	AArch64_INS_LDUMINAL,
	AArch64_INS_LDUMINA,
	AArch64_INS_LDUMINB,
	AArch64_INS_LDUMINH,
	AArch64_INS_LDUMINLB,
	AArch64_INS_LDUMINLH,
	AArch64_INS_LDUMINL,
	AArch64_INS_LDUMIN,
	AArch64_INS_LDURB,
	AArch64_INS_LDUR,
	AArch64_INS_LDURH,
	AArch64_INS_LDURSB,
	AArch64_INS_LDURSH,
	AArch64_INS_LDURSW,
	AArch64_INS_LDXP,
	AArch64_INS_LDXRB,
	AArch64_INS_LDXRH,
	AArch64_INS_LDXR,
	AArch64_INS_LSLR,
	AArch64_INS_LSL,
	AArch64_INS_LSRR,
	AArch64_INS_LSR,
	AArch64_INS_LUTI2,
	AArch64_INS_LUTI4,
	AArch64_INS_MADD,
	AArch64_INS_MAD,
	AArch64_INS_MATCH,
	AArch64_INS_MLA,
	AArch64_INS_MLS,
	AArch64_INS_SETGE,
	AArch64_INS_SETGEN,
	AArch64_INS_SETGET,
	AArch64_INS_SETGETN,
	AArch64_INS_MOVAZ,
	AArch64_INS_MOVI,
	AArch64_INS_MOVK,
	AArch64_INS_MOVN,
	AArch64_INS_MOVPRFX,
	AArch64_INS_MOVT,
	AArch64_INS_MOVZ,
	AArch64_INS_MRRS,
	AArch64_INS_MRS,
	AArch64_INS_MSB,
	AArch64_INS_MSR,
	AArch64_INS_MSRR,
	AArch64_INS_MSUB,
	AArch64_INS_MUL,
	AArch64_INS_MVNI,
	AArch64_INS_NANDS,
	AArch64_INS_NAND,
	AArch64_INS_NBSL,
	AArch64_INS_NEG,
	AArch64_INS_NMATCH,
	AArch64_INS_NORS,
	AArch64_INS_NOR,
	AArch64_INS_NOT,
	AArch64_INS_ORNS,
	AArch64_INS_ORN,
	AArch64_INS_ORQV,
	AArch64_INS_ORRS,
	AArch64_INS_ORR,
	AArch64_INS_ORV,
	AArch64_INS_PACDA,
	AArch64_INS_PACDB,
	AArch64_INS_PACDZA,
	AArch64_INS_PACDZB,
	AArch64_INS_PACGA,
	AArch64_INS_PACIA,
	AArch64_INS_PACIB,
	AArch64_INS_PACIZA,
	AArch64_INS_PACIZB,
	AArch64_INS_PEXT,
	AArch64_INS_PFALSE,
	AArch64_INS_PFIRST,
	AArch64_INS_PMOV,
	AArch64_INS_PMULLB,
	AArch64_INS_PMULLT,
	AArch64_INS_PMULL2,
	AArch64_INS_PMULL,
	AArch64_INS_PMUL,
	AArch64_INS_PNEXT,
	AArch64_INS_PRFB,
	AArch64_INS_PRFD,
	AArch64_INS_PRFH,
	AArch64_INS_PRFM,
	AArch64_INS_PRFUM,
	AArch64_INS_PRFW,
	AArch64_INS_PSEL,
	AArch64_INS_PTEST,
	AArch64_INS_PTRUES,
	AArch64_INS_PTRUE,
	AArch64_INS_PUNPKHI,
	AArch64_INS_PUNPKLO,
	AArch64_INS_RADDHNB,
	AArch64_INS_RADDHNT,
	AArch64_INS_RADDHN,
	AArch64_INS_RADDHN2,
	AArch64_INS_RAX1,
	AArch64_INS_RBIT,
	AArch64_INS_RCWCAS,
	AArch64_INS_RCWCASA,
	AArch64_INS_RCWCASAL,
	AArch64_INS_RCWCASL,
	AArch64_INS_RCWCASP,
	AArch64_INS_RCWCASPA,
	AArch64_INS_RCWCASPAL,
	AArch64_INS_RCWCASPL,
	AArch64_INS_RCWCLR,
	AArch64_INS_RCWCLRA,
	AArch64_INS_RCWCLRAL,
	AArch64_INS_RCWCLRL,
	AArch64_INS_RCWCLRP,
	AArch64_INS_RCWCLRPA,
	AArch64_INS_RCWCLRPAL,
	AArch64_INS_RCWCLRPL,
	AArch64_INS_RCWSCLR,
	AArch64_INS_RCWSCLRA,
	AArch64_INS_RCWSCLRAL,
	AArch64_INS_RCWSCLRL,
	AArch64_INS_RCWSCLRP,
	AArch64_INS_RCWSCLRPA,
	AArch64_INS_RCWSCLRPAL,
	AArch64_INS_RCWSCLRPL,
	AArch64_INS_RCWSCAS,
	AArch64_INS_RCWSCASA,
	AArch64_INS_RCWSCASAL,
	AArch64_INS_RCWSCASL,
	AArch64_INS_RCWSCASP,
	AArch64_INS_RCWSCASPA,
	AArch64_INS_RCWSCASPAL,
	AArch64_INS_RCWSCASPL,
	AArch64_INS_RCWSET,
	AArch64_INS_RCWSETA,
	AArch64_INS_RCWSETAL,
	AArch64_INS_RCWSETL,
	AArch64_INS_RCWSETP,
	AArch64_INS_RCWSETPA,
	AArch64_INS_RCWSETPAL,
	AArch64_INS_RCWSETPL,
	AArch64_INS_RCWSSET,
	AArch64_INS_RCWSSETA,
	AArch64_INS_RCWSSETAL,
	AArch64_INS_RCWSSETL,
	AArch64_INS_RCWSSETP,
	AArch64_INS_RCWSSETPA,
	AArch64_INS_RCWSSETPAL,
	AArch64_INS_RCWSSETPL,
	AArch64_INS_RCWSWP,
	AArch64_INS_RCWSWPA,
	AArch64_INS_RCWSWPAL,
	AArch64_INS_RCWSWPL,
	AArch64_INS_RCWSWPP,
	AArch64_INS_RCWSWPPA,
	AArch64_INS_RCWSWPPAL,
	AArch64_INS_RCWSWPPL,
	AArch64_INS_RCWSSWP,
	AArch64_INS_RCWSSWPA,
	AArch64_INS_RCWSSWPAL,
	AArch64_INS_RCWSSWPL,
	AArch64_INS_RCWSSWPP,
	AArch64_INS_RCWSSWPPA,
	AArch64_INS_RCWSSWPPAL,
	AArch64_INS_RCWSSWPPL,
	AArch64_INS_RDFFRS,
	AArch64_INS_RDFFR,
	AArch64_INS_RDSVL,
	AArch64_INS_RDVL,
	AArch64_INS_RET,
	AArch64_INS_RETAA,
	AArch64_INS_RETAB,
	AArch64_INS_REV16,
	AArch64_INS_REV32,
	AArch64_INS_REV64,
	AArch64_INS_REVB,
	AArch64_INS_REVD,
	AArch64_INS_REVH,
	AArch64_INS_REVW,
	AArch64_INS_REV,
	AArch64_INS_RMIF,
	AArch64_INS_ROR,
	AArch64_INS_RPRFM,
	AArch64_INS_RSHRNB,
	AArch64_INS_RSHRNT,
	AArch64_INS_RSHRN2,
	AArch64_INS_RSHRN,
	AArch64_INS_RSUBHNB,
	AArch64_INS_RSUBHNT,
	AArch64_INS_RSUBHN,
	AArch64_INS_RSUBHN2,
	AArch64_INS_SABALB,
	AArch64_INS_SABALT,
	AArch64_INS_SABAL2,
	AArch64_INS_SABAL,
	AArch64_INS_SABA,
	AArch64_INS_SABDLB,
	AArch64_INS_SABDLT,
	AArch64_INS_SABDL2,
	AArch64_INS_SABDL,
	AArch64_INS_SABD,
	AArch64_INS_SADALP,
	AArch64_INS_SADDLBT,
	AArch64_INS_SADDLB,
	AArch64_INS_SADDLP,
	AArch64_INS_SADDLT,
	AArch64_INS_SADDLV,
	AArch64_INS_SADDL2,
	AArch64_INS_SADDL,
	AArch64_INS_SADDV,
	AArch64_INS_SADDWB,
	AArch64_INS_SADDWT,
	AArch64_INS_SADDW2,
	AArch64_INS_SADDW,
	AArch64_INS_SB,
	AArch64_INS_SBCLB,
	AArch64_INS_SBCLT,
	AArch64_INS_SBCS,
	AArch64_INS_SBC,
	AArch64_INS_SBFM,
	AArch64_INS_SCLAMP,
	AArch64_INS_SCVTF,
	AArch64_INS_SDIVR,
	AArch64_INS_SDIV,
	AArch64_INS_SDOT,
	AArch64_INS_SEL,
	AArch64_INS_SETE,
	AArch64_INS_SETEN,
	AArch64_INS_SETET,
	AArch64_INS_SETETN,
	AArch64_INS_SETF16,
	AArch64_INS_SETF8,
	AArch64_INS_SETFFR,
	AArch64_INS_SETGM,
	AArch64_INS_SETGMN,
	AArch64_INS_SETGMT,
	AArch64_INS_SETGMTN,
	AArch64_INS_SETGP,
	AArch64_INS_SETGPN,
	AArch64_INS_SETGPT,
	AArch64_INS_SETGPTN,
	AArch64_INS_SETM,
	AArch64_INS_SETMN,
	AArch64_INS_SETMT,
	AArch64_INS_SETMTN,
	AArch64_INS_SETP,
	AArch64_INS_SETPN,
	AArch64_INS_SETPT,
	AArch64_INS_SETPTN,
	AArch64_INS_SHA1C,
	AArch64_INS_SHA1H,
	AArch64_INS_SHA1M,
	AArch64_INS_SHA1P,
	AArch64_INS_SHA1SU0,
	AArch64_INS_SHA1SU1,
	AArch64_INS_SHA256H2,
	AArch64_INS_SHA256H,
	AArch64_INS_SHA256SU0,
	AArch64_INS_SHA256SU1,
	AArch64_INS_SHA512H,
	AArch64_INS_SHA512H2,
	AArch64_INS_SHA512SU0,
	AArch64_INS_SHA512SU1,
	AArch64_INS_SHADD,
	AArch64_INS_SHLL2,
	AArch64_INS_SHLL,
	AArch64_INS_SHL,
	AArch64_INS_SHRNB,
	AArch64_INS_SHRNT,
	AArch64_INS_SHRN2,
	AArch64_INS_SHRN,
	AArch64_INS_SHSUBR,
	AArch64_INS_SHSUB,
	AArch64_INS_SLI,
	AArch64_INS_SM3PARTW1,
	AArch64_INS_SM3PARTW2,
	AArch64_INS_SM3SS1,
	AArch64_INS_SM3TT1A,
	AArch64_INS_SM3TT1B,
	AArch64_INS_SM3TT2A,
	AArch64_INS_SM3TT2B,
	AArch64_INS_SM4E,
	AArch64_INS_SM4EKEY,
	AArch64_INS_SMADDL,
	AArch64_INS_SMAXP,
	AArch64_INS_SMAXQV,
	AArch64_INS_SMAXV,
	AArch64_INS_SMAX,
	AArch64_INS_SMC,
	AArch64_INS_SMINP,
	AArch64_INS_SMINQV,
	AArch64_INS_SMINV,
	AArch64_INS_SMIN,
	AArch64_INS_SMLALB,
	AArch64_INS_SMLALL,
	AArch64_INS_SMLALT,
	AArch64_INS_SMLAL,
	AArch64_INS_SMLAL2,
	AArch64_INS_SMLSLB,
	AArch64_INS_SMLSLL,
	AArch64_INS_SMLSLT,
	AArch64_INS_SMLSL,
	AArch64_INS_SMLSL2,
	AArch64_INS_SMMLA,
	AArch64_INS_SMOPA,
	AArch64_INS_SMOPS,
	AArch64_INS_SMOV,
	AArch64_INS_SMSUBL,
	AArch64_INS_SMULH,
	AArch64_INS_SMULLB,
	AArch64_INS_SMULLT,
	AArch64_INS_SMULL2,
	AArch64_INS_SMULL,
	AArch64_INS_SPLICE,
	AArch64_INS_SQABS,
	AArch64_INS_SQADD,
	AArch64_INS_SQCADD,
	AArch64_INS_SQCVTN,
	AArch64_INS_SQCVTUN,
	AArch64_INS_SQCVTU,
	AArch64_INS_SQCVT,
	AArch64_INS_SQDECB,
	AArch64_INS_SQDECD,
	AArch64_INS_SQDECH,
	AArch64_INS_SQDECP,
	AArch64_INS_SQDECW,
	AArch64_INS_SQDMLALBT,
	AArch64_INS_SQDMLALB,
	AArch64_INS_SQDMLALT,
	AArch64_INS_SQDMLAL,
	AArch64_INS_SQDMLAL2,
	AArch64_INS_SQDMLSLBT,
	AArch64_INS_SQDMLSLB,
	AArch64_INS_SQDMLSLT,
	AArch64_INS_SQDMLSL,
	AArch64_INS_SQDMLSL2,
	AArch64_INS_SQDMULH,
	AArch64_INS_SQDMULLB,
	AArch64_INS_SQDMULLT,
	AArch64_INS_SQDMULL,
	AArch64_INS_SQDMULL2,
	AArch64_INS_SQINCB,
	AArch64_INS_SQINCD,
	AArch64_INS_SQINCH,
	AArch64_INS_SQINCP,
	AArch64_INS_SQINCW,
	AArch64_INS_SQNEG,
	AArch64_INS_SQRDCMLAH,
	AArch64_INS_SQRDMLAH,
	AArch64_INS_SQRDMLSH,
	AArch64_INS_SQRDMULH,
	AArch64_INS_SQRSHLR,
	AArch64_INS_SQRSHL,
	AArch64_INS_SQRSHRNB,
	AArch64_INS_SQRSHRNT,
	AArch64_INS_SQRSHRN,
	AArch64_INS_SQRSHRN2,
	AArch64_INS_SQRSHRUNB,
	AArch64_INS_SQRSHRUNT,
	AArch64_INS_SQRSHRUN,
	AArch64_INS_SQRSHRUN2,
	AArch64_INS_SQRSHRU,
	AArch64_INS_SQRSHR,
	AArch64_INS_SQSHLR,
	AArch64_INS_SQSHLU,
	AArch64_INS_SQSHL,
	AArch64_INS_SQSHRNB,
	AArch64_INS_SQSHRNT,
	AArch64_INS_SQSHRN,
	AArch64_INS_SQSHRN2,
	AArch64_INS_SQSHRUNB,
	AArch64_INS_SQSHRUNT,
	AArch64_INS_SQSHRUN,
	AArch64_INS_SQSHRUN2,
	AArch64_INS_SQSUBR,
	AArch64_INS_SQSUB,
	AArch64_INS_SQXTNB,
	AArch64_INS_SQXTNT,
	AArch64_INS_SQXTN2,
	AArch64_INS_SQXTN,
	AArch64_INS_SQXTUNB,
	AArch64_INS_SQXTUNT,
	AArch64_INS_SQXTUN2,
	AArch64_INS_SQXTUN,
	AArch64_INS_SRHADD,
	AArch64_INS_SRI,
	AArch64_INS_SRSHLR,
	AArch64_INS_SRSHL,
	AArch64_INS_SRSHR,
	AArch64_INS_SRSRA,
	AArch64_INS_SSHLLB,
	AArch64_INS_SSHLLT,
	AArch64_INS_SSHLL2,
	AArch64_INS_SSHLL,
	AArch64_INS_SSHL,
	AArch64_INS_SSHR,
	AArch64_INS_SSRA,
	AArch64_INS_ST1B,
	AArch64_INS_ST1D,
	AArch64_INS_ST1H,
	AArch64_INS_ST1Q,
	AArch64_INS_ST1W,
	AArch64_INS_SSUBLBT,
	AArch64_INS_SSUBLB,
	AArch64_INS_SSUBLTB,
	AArch64_INS_SSUBLT,
	AArch64_INS_SSUBL2,
	AArch64_INS_SSUBL,
	AArch64_INS_SSUBWB,
	AArch64_INS_SSUBWT,
	AArch64_INS_SSUBW2,
	AArch64_INS_SSUBW,
	AArch64_INS_ST1,
	AArch64_INS_ST2B,
	AArch64_INS_ST2D,
	AArch64_INS_ST2G,
	AArch64_INS_ST2H,
	AArch64_INS_ST2Q,
	AArch64_INS_ST2,
	AArch64_INS_ST2W,
	AArch64_INS_ST3B,
	AArch64_INS_ST3D,
	AArch64_INS_ST3H,
	AArch64_INS_ST3Q,
	AArch64_INS_ST3,
	AArch64_INS_ST3W,
	AArch64_INS_ST4B,
	AArch64_INS_ST4D,
	AArch64_INS_ST4,
	AArch64_INS_ST4H,
	AArch64_INS_ST4Q,
	AArch64_INS_ST4W,
	AArch64_INS_ST64B,
	AArch64_INS_ST64BV,
	AArch64_INS_ST64BV0,
	AArch64_INS_STGM,
	AArch64_INS_STG,
	AArch64_INS_STGP,
	AArch64_INS_STILP,
	AArch64_INS_STL1,
	AArch64_INS_STLLRB,
	AArch64_INS_STLLRH,
	AArch64_INS_STLLR,
	AArch64_INS_STLRB,
	AArch64_INS_STLRH,
	AArch64_INS_STLR,
	AArch64_INS_STLURB,
	AArch64_INS_STLURH,
	AArch64_INS_STLUR,
	AArch64_INS_STLXP,
	AArch64_INS_STLXRB,
	AArch64_INS_STLXRH,
	AArch64_INS_STLXR,
	AArch64_INS_STNP,
	AArch64_INS_STNT1B,
	AArch64_INS_STNT1D,
	AArch64_INS_STNT1H,
	AArch64_INS_STNT1W,
	AArch64_INS_STP,
	AArch64_INS_STRB,
	AArch64_INS_STR,
	AArch64_INS_STRH,
	AArch64_INS_STTRB,
	AArch64_INS_STTRH,
	AArch64_INS_STTR,
	AArch64_INS_STURB,
	AArch64_INS_STUR,
	AArch64_INS_STURH,
	AArch64_INS_STXP,
	AArch64_INS_STXRB,
	AArch64_INS_STXRH,
	AArch64_INS_STXR,
	AArch64_INS_STZ2G,
	AArch64_INS_STZGM,
	AArch64_INS_STZG,
	AArch64_INS_SUBG,
	AArch64_INS_SUBHNB,
	AArch64_INS_SUBHNT,
	AArch64_INS_SUBHN,
	AArch64_INS_SUBHN2,
	AArch64_INS_SUBP,
	AArch64_INS_SUBPS,
	AArch64_INS_SUBR,
	AArch64_INS_SUBS,
	AArch64_INS_SUB,
	AArch64_INS_SUDOT,
	AArch64_INS_SUMLALL,
	AArch64_INS_SUMOPA,
	AArch64_INS_SUMOPS,
	AArch64_INS_SUNPKHI,
	AArch64_INS_SUNPKLO,
	AArch64_INS_SUNPK,
	AArch64_INS_SUQADD,
	AArch64_INS_SUVDOT,
	AArch64_INS_SVC,
	AArch64_INS_SVDOT,
	AArch64_INS_SWPAB,
	AArch64_INS_SWPAH,
	AArch64_INS_SWPALB,
	AArch64_INS_SWPALH,
	AArch64_INS_SWPAL,
	AArch64_INS_SWPA,
	AArch64_INS_SWPB,
	AArch64_INS_SWPH,
	AArch64_INS_SWPLB,
	AArch64_INS_SWPLH,
	AArch64_INS_SWPL,
	AArch64_INS_SWPP,
	AArch64_INS_SWPPA,
	AArch64_INS_SWPPAL,
	AArch64_INS_SWPPL,
	AArch64_INS_SWP,
	AArch64_INS_SXTB,
	AArch64_INS_SXTH,
	AArch64_INS_SXTW,
	AArch64_INS_SYSL,
	AArch64_INS_SYSP,
	AArch64_INS_SYS,
	AArch64_INS_TBLQ,
	AArch64_INS_TBL,
	AArch64_INS_TBNZ,
	AArch64_INS_TBXQ,
	AArch64_INS_TBX,
	AArch64_INS_TBZ,
	AArch64_INS_TCANCEL,
	AArch64_INS_TCOMMIT,
	AArch64_INS_TRCIT,
	AArch64_INS_TRN1,
	AArch64_INS_TRN2,
	AArch64_INS_TSB,
	AArch64_INS_TSTART,
	AArch64_INS_TTEST,
	AArch64_INS_UABALB,
	AArch64_INS_UABALT,
	AArch64_INS_UABAL2,
	AArch64_INS_UABAL,
	AArch64_INS_UABA,
	AArch64_INS_UABDLB,
	AArch64_INS_UABDLT,
	AArch64_INS_UABDL2,
	AArch64_INS_UABDL,
	AArch64_INS_UABD,
	AArch64_INS_UADALP,
	AArch64_INS_UADDLB,
	AArch64_INS_UADDLP,
	AArch64_INS_UADDLT,
	AArch64_INS_UADDLV,
	AArch64_INS_UADDL2,
	AArch64_INS_UADDL,
	AArch64_INS_UADDV,
	AArch64_INS_UADDWB,
	AArch64_INS_UADDWT,
	AArch64_INS_UADDW2,
	AArch64_INS_UADDW,
	AArch64_INS_UBFM,
	AArch64_INS_UCLAMP,
	AArch64_INS_UCVTF,
	AArch64_INS_UDF,
	AArch64_INS_UDIVR,
	AArch64_INS_UDIV,
	AArch64_INS_UDOT,
	AArch64_INS_UHADD,
	AArch64_INS_UHSUBR,
	AArch64_INS_UHSUB,
	AArch64_INS_UMADDL,
	AArch64_INS_UMAXP,
	AArch64_INS_UMAXQV,
	AArch64_INS_UMAXV,
	AArch64_INS_UMAX,
	AArch64_INS_UMINP,
	AArch64_INS_UMINQV,
	AArch64_INS_UMINV,
	AArch64_INS_UMIN,
	AArch64_INS_UMLALB,
	AArch64_INS_UMLALL,
	AArch64_INS_UMLALT,
	AArch64_INS_UMLAL,
	AArch64_INS_UMLAL2,
	AArch64_INS_UMLSLB,
	AArch64_INS_UMLSLL,
	AArch64_INS_UMLSLT,
	AArch64_INS_UMLSL,
	AArch64_INS_UMLSL2,
	AArch64_INS_UMMLA,
	AArch64_INS_UMOPA,
	AArch64_INS_UMOPS,
	AArch64_INS_UMOV,
	AArch64_INS_UMSUBL,
	AArch64_INS_UMULH,
	AArch64_INS_UMULLB,
	AArch64_INS_UMULLT,
	AArch64_INS_UMULL2,
	AArch64_INS_UMULL,
	AArch64_INS_UQADD,
	AArch64_INS_UQCVTN,
	AArch64_INS_UQCVT,
	AArch64_INS_UQDECB,
	AArch64_INS_UQDECD,
	AArch64_INS_UQDECH,
	AArch64_INS_UQDECP,
	AArch64_INS_UQDECW,
	AArch64_INS_UQINCB,
	AArch64_INS_UQINCD,
	AArch64_INS_UQINCH,
	AArch64_INS_UQINCP,
	AArch64_INS_UQINCW,
	AArch64_INS_UQRSHLR,
	AArch64_INS_UQRSHL,
	AArch64_INS_UQRSHRNB,
	AArch64_INS_UQRSHRNT,
	AArch64_INS_UQRSHRN,
	AArch64_INS_UQRSHRN2,
	AArch64_INS_UQRSHR,
	AArch64_INS_UQSHLR,
	AArch64_INS_UQSHL,
	AArch64_INS_UQSHRNB,
	AArch64_INS_UQSHRNT,
	AArch64_INS_UQSHRN,
	AArch64_INS_UQSHRN2,
	AArch64_INS_UQSUBR,
	AArch64_INS_UQSUB,
	AArch64_INS_UQXTNB,
	AArch64_INS_UQXTNT,
	AArch64_INS_UQXTN2,
	AArch64_INS_UQXTN,
	AArch64_INS_URECPE,
	AArch64_INS_URHADD,
	AArch64_INS_URSHLR,
	AArch64_INS_URSHL,
	AArch64_INS_URSHR,
	AArch64_INS_URSQRTE,
	AArch64_INS_URSRA,
	AArch64_INS_USDOT,
	AArch64_INS_USHLLB,
	AArch64_INS_USHLLT,
	AArch64_INS_USHLL2,
	AArch64_INS_USHLL,
	AArch64_INS_USHL,
	AArch64_INS_USHR,
	AArch64_INS_USMLALL,
	AArch64_INS_USMMLA,
	AArch64_INS_USMOPA,
	AArch64_INS_USMOPS,
	AArch64_INS_USQADD,
	AArch64_INS_USRA,
	AArch64_INS_USUBLB,
	AArch64_INS_USUBLT,
	AArch64_INS_USUBL2,
	AArch64_INS_USUBL,
	AArch64_INS_USUBWB,
	AArch64_INS_USUBWT,
	AArch64_INS_USUBW2,
	AArch64_INS_USUBW,
	AArch64_INS_USVDOT,
	AArch64_INS_UUNPKHI,
	AArch64_INS_UUNPKLO,
	AArch64_INS_UUNPK,
	AArch64_INS_UVDOT,
	AArch64_INS_UXTB,
	AArch64_INS_UXTH,
	AArch64_INS_UXTW,
	AArch64_INS_UZP1,
	AArch64_INS_UZP2,
	AArch64_INS_UZPQ1,
	AArch64_INS_UZPQ2,
	AArch64_INS_UZP,
	AArch64_INS_WFET,
	AArch64_INS_WFIT,
	AArch64_INS_WHILEGE,
	AArch64_INS_WHILEGT,
	AArch64_INS_WHILEHI,
	AArch64_INS_WHILEHS,
	AArch64_INS_WHILELE,
	AArch64_INS_WHILELO,
	AArch64_INS_WHILELS,
	AArch64_INS_WHILELT,
	AArch64_INS_WHILERW,
	AArch64_INS_WHILEWR,
	AArch64_INS_WRFFR,
	AArch64_INS_XAFLAG,
	AArch64_INS_XAR,
	AArch64_INS_XPACD,
	AArch64_INS_XPACI,
	AArch64_INS_XTN2,
	AArch64_INS_XTN,
	AArch64_INS_ZERO,
	AArch64_INS_ZIP1,
	AArch64_INS_ZIP2,
	AArch64_INS_ZIPQ1,
	AArch64_INS_ZIPQ2,
	AArch64_INS_ZIP,

	// clang-format on
	// generated content <AArch64GenCSInsnEnum.inc> end

  ARM64_INS_ENDING, // <-- mark the end of the list of insn
} arm64_insn;

/// Group of ARM64 instructions
typedef enum arm64_insn_group {
  ARM64_GRP_INVALID = 0, ///< = CS_GRP_INVALID

  // Generic groups
  // all jump instructions (conditional+direct+indirect jumps)
  ARM64_GRP_JUMP, ///< = CS_GRP_JUMP
  ARM64_GRP_CALL,
  ARM64_GRP_RET,
  ARM64_GRP_INT,
  ARM64_GRP_PRIVILEGE = 6,   ///< = CS_GRP_PRIVILEGE
  ARM64_GRP_BRANCH_RELATIVE, ///< = CS_GRP_BRANCH_RELATIVE
	// generated content <AArch64GenCSFeatureEnum.inc> begin
	// clang-format off

	AArch64_FEATURE_HasV8_0a = 128,
	AArch64_FEATURE_HasV8_1a,
	AArch64_FEATURE_HasV8_2a,
	AArch64_FEATURE_HasV8_3a,
	AArch64_FEATURE_HasV8_4a,
	AArch64_FEATURE_HasV8_5a,
	AArch64_FEATURE_HasV8_6a,
	AArch64_FEATURE_HasV8_7a,
	AArch64_FEATURE_HasV8_8a,
	AArch64_FEATURE_HasV8_9a,
	AArch64_FEATURE_HasV9_0a,
	AArch64_FEATURE_HasV9_1a,
	AArch64_FEATURE_HasV9_2a,
	AArch64_FEATURE_HasV9_3a,
	AArch64_FEATURE_HasV9_4a,
	AArch64_FEATURE_HasV8_0r,
	AArch64_FEATURE_HasEL2VMSA,
	AArch64_FEATURE_HasEL3,
	AArch64_FEATURE_HasVH,
	AArch64_FEATURE_HasLOR,
	AArch64_FEATURE_HasPAuth,
	AArch64_FEATURE_HasJS,
	AArch64_FEATURE_HasCCIDX,
	AArch64_FEATURE_HasComplxNum,
	AArch64_FEATURE_HasNV,
	AArch64_FEATURE_HasMPAM,
	AArch64_FEATURE_HasDIT,
	AArch64_FEATURE_HasTRACEV8_4,
	AArch64_FEATURE_HasAM,
	AArch64_FEATURE_HasSEL2,
	AArch64_FEATURE_HasTLB_RMI,
	AArch64_FEATURE_HasFlagM,
	AArch64_FEATURE_HasRCPC_IMMO,
	AArch64_FEATURE_HasFPARMv8,
	AArch64_FEATURE_HasNEON,
	AArch64_FEATURE_HasCrypto,
	AArch64_FEATURE_HasSM4,
	AArch64_FEATURE_HasSHA3,
	AArch64_FEATURE_HasSHA2,
	AArch64_FEATURE_HasAES,
	AArch64_FEATURE_HasDotProd,
	AArch64_FEATURE_HasCRC,
	AArch64_FEATURE_HasCSSC,
	AArch64_FEATURE_HasLSE,
	AArch64_FEATURE_HasRAS,
	AArch64_FEATURE_HasRDM,
	AArch64_FEATURE_HasFullFP16,
	AArch64_FEATURE_HasFP16FML,
	AArch64_FEATURE_HasSPE,
	AArch64_FEATURE_HasFuseAES,
	AArch64_FEATURE_HasSVE,
	AArch64_FEATURE_HasSVE2,
	AArch64_FEATURE_HasSVE2p1,
	AArch64_FEATURE_HasSVE2AES,
	AArch64_FEATURE_HasSVE2SM4,
	AArch64_FEATURE_HasSVE2SHA3,
	AArch64_FEATURE_HasSVE2BitPerm,
	AArch64_FEATURE_HasB16B16,
	AArch64_FEATURE_HasSME,
	AArch64_FEATURE_HasSMEF64F64,
	AArch64_FEATURE_HasSMEF16F16,
	AArch64_FEATURE_HasSMEI16I64,
	AArch64_FEATURE_HasSME2,
	AArch64_FEATURE_HasSME2p1,
	AArch64_FEATURE_HasSVEorSME,
	AArch64_FEATURE_HasSVE2orSME,
	AArch64_FEATURE_HasSVE2p1_or_HasSME,
	AArch64_FEATURE_HasSVE2p1_or_HasSME2,
	AArch64_FEATURE_HasSVE2p1_or_HasSME2p1,
	AArch64_FEATURE_HasNEONorSME,
	AArch64_FEATURE_HasRCPC,
	AArch64_FEATURE_HasAltNZCV,
	AArch64_FEATURE_HasFRInt3264,
	AArch64_FEATURE_HasSB,
	AArch64_FEATURE_HasPredRes,
	AArch64_FEATURE_HasCCDP,
	AArch64_FEATURE_HasBTI,
	AArch64_FEATURE_HasMTE,
	AArch64_FEATURE_HasTME,
	AArch64_FEATURE_HasETE,
	AArch64_FEATURE_HasTRBE,
	AArch64_FEATURE_HasBF16,
	AArch64_FEATURE_HasMatMulInt8,
	AArch64_FEATURE_HasMatMulFP32,
	AArch64_FEATURE_HasMatMulFP64,
	AArch64_FEATURE_HasXS,
	AArch64_FEATURE_HasWFxT,
	AArch64_FEATURE_HasLS64,
	AArch64_FEATURE_HasBRBE,
	AArch64_FEATURE_HasSPE_EEF,
	AArch64_FEATURE_HasHBC,
	AArch64_FEATURE_HasMOPS,
	AArch64_FEATURE_HasCLRBHB,
	AArch64_FEATURE_HasSPECRES2,
	AArch64_FEATURE_HasITE,
	AArch64_FEATURE_HasTHE,
	AArch64_FEATURE_HasRCPC3,
	AArch64_FEATURE_HasLSE128,
	AArch64_FEATURE_HasD128,
	AArch64_FEATURE_UseNegativeImmediates,
	AArch64_FEATURE_HasCCPP,
	AArch64_FEATURE_HasPAN,
	AArch64_FEATURE_HasPsUAO,
	AArch64_FEATURE_HasPAN_RWV,
	AArch64_FEATURE_HasCONTEXTIDREL2,

	// clang-format on
	// generated content <AArch64GenCSFeatureEnum.inc> end

  ARM64_GRP_ENDING, // <-- mark the end of the list of groups
} arm64_insn_group;

#ifdef __cplusplus
}
#endif

#endif
