<profile>

<section name = "Vivado HLS Report for 'Filter2D'" level="0">
<item name = "Date">Fri Jul 31 10:05:13 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">gray_filter</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.674, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">388975, 388975, 388975, 388975, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">388974, 388974, 807, -, -, 482, no</column>
<column name=" + loop_width">804, 804, 4, 1, 1, 802, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 518</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 78</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 28</column>
<column name="Register">0, -, 412, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 1, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ov5640_GaussianBleOg_U27">ov5640_GaussianBleOg, 0, 0, 0, 13</column>
<column name="ov5640_GaussianBleOg_U28">ov5640_GaussianBleOg, 0, 0, 0, 13</column>
<column name="ov5640_GaussianBleOg_U29">ov5640_GaussianBleOg, 0, 0, 0, 13</column>
<column name="ov5640_GaussianBleOg_U30">ov5640_GaussianBleOg, 0, 0, 0, 13</column>
<column name="ov5640_GaussianBleOg_U31">ov5640_GaussianBleOg, 0, 0, 0, 13</column>
<column name="ov5640_GaussianBleOg_U32">ov5640_GaussianBleOg, 0, 0, 0, 13</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ov5640_GaussianBlfYi_U33">ov5640_GaussianBlfYi, i0 * i1</column>
<column name="ov5640_GaussianBlg8j_U34">ov5640_GaussianBlg8j, i0 + i1 * (i2 + i3)</column>
<column name="ov5640_GaussianBlhbi_U35">ov5640_GaussianBlhbi, i0 * i1 + i2</column>
<column name="ov5640_GaussianBlibs_U36">ov5640_GaussianBlibs, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_3_U">Filter2D_k_buf_0_bkb, 1, 0, 0, 800, 8, 1, 6400</column>
<column name="k_buf_0_val_4_U">Filter2D_k_buf_0_bkb, 1, 0, 0, 800, 8, 1, 6400</column>
<column name="k_buf_0_val_5_U">Filter2D_k_buf_0_bkb, 1, 0, 0, 800, 8, 1, 6400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ImagLoc_x_fu_640_p2">+, 0, 0, 11, 2, 11</column>
<column name="i_V_fu_326_p2">+, 0, 0, 9, 9, 1</column>
<column name="j_V_fu_618_p2">+, 0, 0, 10, 10, 1</column>
<column name="p_Val2_2_fu_1235_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_Val2_s_fu_1207_p2">+, 0, 0, 27, 27, 27</column>
<column name="p_assign_6_1_fu_458_p2">+, 0, 0, 10, 3, 10</column>
<column name="p_assign_6_2_fu_484_p2">+, 0, 0, 10, 3, 10</column>
<column name="sum_V_2_fu_1126_p2">+, 0, 0, 26, 26, 26</column>
<column name="tmp2_fu_1107_p2">+, 0, 0, 26, 26, 26</column>
<column name="tmp3_fu_1116_p2">+, 0, 0, 25, 25, 25</column>
<column name="tmp_28_fu_570_p2">+, 0, 0, 3, 1, 2</column>
<column name="tmp_30_cast_fu_388_p2">+, 0, 0, 3, 2, 2</column>
<column name="tmp_3_fu_382_p2">+, 0, 0, 10, 2, 10</column>
<column name="p_assign_1_fu_684_p2">-, 0, 0, 11, 1, 11</column>
<column name="p_assign_2_fu_712_p2">-, 0, 0, 12, 11, 12</column>
<column name="p_assign_7_fu_428_p2">-, 0, 0, 10, 1, 10</column>
<column name="p_assign_8_fu_452_p2">-, 0, 0, 4, 3, 2</column>
<column name="r_V_41_0_1_fu_1009_p2">-, 0, 0, 20, 20, 20</column>
<column name="r_V_41_1_2_fu_1089_p2">-, 0, 0, 20, 20, 20</column>
<column name="r_V_41_1_fu_1053_p2">-, 0, 0, 20, 20, 20</column>
<column name="r_V_41_2_1_fu_1156_p2">-, 0, 0, 20, 20, 20</column>
<column name="tmp_32_fu_538_p2">-, 0, 0, 4, 3, 2</column>
<column name="ap_block_pp0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter3">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_999">and, 0, 0, 1, 1, 1</column>
<column name="ap_enable_state3_pp0_iter0_stage0">and, 0, 0, 1, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage0">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op147_read_state4">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op148_store_state4">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op150_store_state4">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op156_store_state4">and, 0, 0, 1, 1, 1</column>
<column name="deleted_zeros_fu_1285_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i496_i_fu_414_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_fu_776_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_i_fu_670_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp8_fu_742_p2">and, 0, 0, 1, 1, 1</column>
<column name="Range1_all_zeros_fu_1251_p2">icmp, 0, 0, 2, 5, 1</column>
<column name="exitcond460_i_fu_612_p2">icmp, 0, 0, 5, 10, 9</column>
<column name="exitcond461_i_fu_320_p2">icmp, 0, 0, 5, 9, 6</column>
<column name="icmp1_fu_634_p2">icmp, 0, 0, 5, 9, 1</column>
<column name="icmp_fu_354_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="tmp_10_fu_706_p2">icmp, 0, 0, 5, 11, 10</column>
<column name="tmp_1_fu_360_p2">icmp, 0, 0, 5, 9, 1</column>
<column name="tmp_264_1_fu_366_p2">icmp, 0, 0, 5, 9, 1</column>
<column name="tmp_2_fu_372_p2">icmp, 0, 0, 5, 9, 7</column>
<column name="tmp_4_fu_446_p2">icmp, 0, 0, 5, 10, 9</column>
<column name="tmp_5_fu_332_p2">icmp, 0, 0, 5, 9, 7</column>
<column name="tmp_8_fu_664_p2">icmp, 0, 0, 5, 11, 10</column>
<column name="tmp_s_fu_408_p2">icmp, 0, 0, 5, 10, 9</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_fu_764_p2">or, 0, 0, 1, 1, 1</column>
<column name="not_carry_1_fu_1279_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp7_fu_736_p2">or, 0, 0, 1, 1, 1</column>
<column name="col_buf_0_val_0_0_fu_816_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_1_0_fu_835_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_2_0_fu_854_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_assign_3_fu_718_p3">select, 0, 0, 12, 1, 12</column>
<column name="p_dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_p2_i497_i_fu_434_p3">select, 0, 0, 10, 1, 10</column>
<column name="p_p2_i497_i_p_assign_8_fu_510_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_p2_i_i_fu_690_p3">select, 0, 0, 11, 1, 11</column>
<column name="src_kernel_win_0_va_6_fu_908_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_7_fu_926_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_8_fu_944_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_11_fu_548_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_18_fu_556_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_29_fu_586_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_31_fu_594_p3">select, 0, 0, 2, 1, 2</column>
<column name="x_fu_748_p3">select, 0, 0, 13, 1, 13</column>
<column name="y_fu_518_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="col_assign_1_t_fu_799_p2">xor, 0, 0, 2, 2, 2</column>
<column name="rev1_fu_658_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev2_fu_1265_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_402_p2">xor, 0, 0, 2, 1, 2</column>
<column name="row_assign_8_0_t_fu_526_p2">xor, 0, 0, 2, 2, 2</column>
<column name="row_assign_8_1_t_fu_564_p2">xor, 0, 0, 2, 2, 2</column>
<column name="row_assign_8_2_t_fu_602_p2">xor, 0, 0, 2, 2, 2</column>
<column name="tmp_220_0_not_fu_338_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_38_fu_576_p2">xor, 0, 0, 2, 2, 2</column>
<column name="tmp_6_fu_532_p2">xor, 0, 0, 3, 2, 3</column>
<column name="tmp_8_not_fu_730_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter2">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">3, 2, 1, 2</column>
<column name="k_buf_0_val_4_d1">3, 3, 8, 24</column>
<column name="k_buf_0_val_5_d1">3, 3, 8, 24</column>
<column name="p_dst_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="p_src_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="t_V_4_reg_305">3, 2, 10, 20</column>
<column name="t_V_reg_294">3, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="brmerge_reg_1481">1, 0, 1, 0</column>
<column name="exitcond460_i_reg_1463">1, 0, 1, 0</column>
<column name="i_V_reg_1414">9, 0, 9, 0</column>
<column name="icmp_reg_1428">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_addr_reg_1488">10, 0, 10, 0</column>
<column name="k_buf_0_val_4_addr_reg_1494">10, 0, 10, 0</column>
<column name="k_buf_0_val_5_addr_reg_1500">10, 0, 10, 0</column>
<column name="or_cond_i_i_reg_1472">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1506">1, 0, 1, 0</column>
<column name="r_V_41_1_1_reg_1528">21, 0, 21, 0</column>
<column name="right_border_buf_0_1_fu_196">8, 0, 8, 0</column>
<column name="right_border_buf_0_2_fu_200">8, 0, 8, 0</column>
<column name="right_border_buf_0_3_fu_204">8, 0, 8, 0</column>
<column name="right_border_buf_0_4_fu_208">8, 0, 8, 0</column>
<column name="right_border_buf_0_5_fu_212">8, 0, 8, 0</column>
<column name="right_border_buf_0_s_fu_192">8, 0, 8, 0</column>
<column name="row_assign_8_0_t_reg_1448">2, 0, 2, 0</column>
<column name="row_assign_8_1_t_reg_1453">2, 0, 2, 0</column>
<column name="row_assign_8_2_t_reg_1458">2, 0, 2, 0</column>
<column name="src_kernel_win_0_va_16_reg_1533">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_1_fu_172">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_2_fu_176">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_3_fu_180">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_4_fu_184">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_5_fu_188">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_6_reg_1510">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_7_reg_1516">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_8_reg_1522">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_fu_168">8, 0, 8, 0</column>
<column name="sum_V_2_reg_1538">26, 0, 26, 0</column>
<column name="t_V_4_reg_305">10, 0, 10, 0</column>
<column name="t_V_reg_294">9, 0, 9, 0</column>
<column name="tmp5_reg_1543">25, 0, 25, 0</column>
<column name="tmp_1_reg_1433">1, 0, 1, 0</column>
<column name="tmp_220_0_not_reg_1423">1, 0, 1, 0</column>
<column name="tmp_264_1_reg_1437">1, 0, 1, 0</column>
<column name="tmp_2_reg_1441">1, 0, 1, 0</column>
<column name="tmp_43_reg_1476">2, 0, 2, 0</column>
<column name="tmp_5_reg_1419">1, 0, 1, 0</column>
<column name="exitcond460_i_reg_1463">64, 32, 1, 0</column>
<column name="or_cond_i_reg_1506">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="p_src_data_stream_V_dout">in, 8, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_empty_n">in, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_read">out, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_din">out, 8, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_write">out, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
