<profile>

<section name = "Vitis HLS Report for 'fir_Pipeline_Shift_Accum_Loop'" level="0">
<item name = "Date">Fri Nov 24 14:23:54 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Lab4_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.210 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">185, 185, 1.850 us, 1.850 us, 185, 185, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Shift_Accum_Loop">183, 183, 4, 1, 1, 181, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 979, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 5987, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 5, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_12s_32s_32_1_1_U2">mul_12s_32s_32_1_1, 0, 2, 0, 21, 0</column>
<column name="mux_1818_32_1_1_U1">mux_1818_32_1_1, 0, 0, 0, 958, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="firCoeff_U">fir_Pipeline_Shift_Accum_Loop_firCoeff_ROM_AUTO_1R, 1, 0, 0, 0, 181, 12, 1, 2172</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_1_fu_3047_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln21_fu_857_p2">+, 0, 0, 16, 9, 2</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1710">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1715">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_frp_pvb_pf_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op204_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln25_fu_841_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_772">9, 2, 32, 64</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_data_2_reg_806">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter2_data_2_reg_806">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="fir_int_int_shift_reg">9, 2, 32, 64</column>
<column name="i_fu_776">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_772">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_data_2_reg_806">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_data_2_reg_806">32, 0, 32, 0</column>
<column name="firCoeff_load_reg_3104">12, 0, 12, 0</column>
<column name="fir_int_int_shift_reg">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_1">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_2">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_3">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_4">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_5">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_6">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_7">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_8">32, 0, 32, 0</column>
<column name="fir_int_int_shift_reg_9">32, 0, 32, 0</column>
<column name="i_fu_776">9, 0, 9, 0</column>
<column name="icmp_ln25_reg_3080">1, 0, 1, 0</column>
<column name="mul_ln32_reg_3109">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_10">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_100">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_101">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_102">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_103">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_104">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_105">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_106">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_107">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_108">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_109">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_11">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_110">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_111">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_112">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_113">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_114">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_115">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_116">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_117">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_118">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_119">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_12">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_120">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_121">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_122">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_123">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_124">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_125">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_126">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_127">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_128">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_129">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_13">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_130">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_131">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_132">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_133">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_134">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_135">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_136">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_137">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_138">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_139">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_14">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_140">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_141">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_142">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_143">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_144">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_145">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_146">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_147">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_148">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_149">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_15">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_150">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_151">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_152">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_153">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_154">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_155">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_156">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_157">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_158">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_159">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_16">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_160">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_161">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_162">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_163">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_164">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_165">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_166">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_167">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_168">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_169">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_17">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_170">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_171">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_172">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_173">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_174">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_175">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_176">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_177">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_178">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_179">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_18">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_19">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_20">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_21">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_22">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_23">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_24">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_25">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_26">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_27">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_28">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_29">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_30">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_31">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_32">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_33">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_34">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_35">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_36">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_37">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_38">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_39">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_40">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_41">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_42">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_43">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_44">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_45">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_46">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_47">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_48">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_49">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_50">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_51">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_52">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_53">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_54">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_55">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_56">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_57">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_58">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_59">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_60">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_61">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_62">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_63">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_64">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_65">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_66">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_67">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_68">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_69">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_70">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_71">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_72">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_73">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_74">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_75">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_76">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_77">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_78">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_79">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_80">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_81">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_82">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_83">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_84">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_85">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_86">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_87">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_88">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_89">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_90">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_91">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_92">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_93">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_94">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_95">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_96">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_97">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_98">32, 0, 32, 0</column>
<column name="p_ZZ3firPiS_E9shift_reg_99">32, 0, 32, 0</column>
<column name="tmp_reg_3076">1, 0, 1, 0</column>
<column name="trunc_ln29_reg_3084">8, 0, 8, 0</column>
<column name="tmp_reg_3076">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_Pipeline_Shift_Accum_Loop, return value</column>
<column name="x_TVALID">in, 1, axis, x, pointer</column>
<column name="x_TDATA">in, 32, axis, x, pointer</column>
<column name="x_TREADY">out, 1, axis, x, pointer</column>
<column name="acc_out">out, 32, ap_vld, acc_out, pointer</column>
<column name="acc_out_ap_vld">out, 1, ap_vld, acc_out, pointer</column>
</table>
</item>
</section>
</profile>
