###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID item0110.item.uni-bremen.de)
#  Generated on:      Fri Aug  9 20:42:25 2024
#  Design:            ibex_core
#  Command:           create_ccopt_clock_tree_spec -views ana_wc -file results/ctsSpec_dummy.tcl
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# Pin offsets inferred from set_clock_latency assertions:
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[1012]/CP} 0.014
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[1017]/CP} 0.034
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[118]/CP} 0.011
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[119]/CP} 0.049
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[144]/CP} 0.050
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[216]/CP} 0.029
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[251]/CP} 0.030
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[287]/CP} 0.012
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[310]/CP} 0.010
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[315]/CP} 0.028
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[383]/CP} 0.010
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[407]/CP} 0.018
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[408]/CP} 0.021
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[439]/CP} 0.043
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[601]/CP} 0.014
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[633]/CP} 0.027
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[63]/CP} 0.023
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[661]/CP} 0.010
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[663]/CP} 0.025
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[665]/CP} 0.020
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[695]/CP} 0.028
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[698]/CP} 0.012
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[723]/CP} 0.046
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[733]/CP} 0.012
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[760]/CP} 0.021
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[884]/CP} 0.012
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[886]/CP} 0.011
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[893]/CP} 0.013
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[917]/CP} 0.013
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[919]/CP} 0.045
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[921]/CP} 0.026
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[949]/CP} 0.012
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[953]/CP} 0.022
set_ccopt_property insertion_delay -pin {gen_regfile_ff.register_file_i/rf_reg_q_reg[985]/CP} 0.038
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_alu_id_o_reg[28]/CP} 0.148
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_alu_id_o_reg[31]/CP} 0.258
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_alu_id_o_reg[3]/CP} 0.132
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[15]/CP} 0.186
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[16]/CP} 0.187
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[17]/CP} 0.265
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[18]/CP} 0.300
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[19]/CP} 0.196
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[20]/CP} 0.230
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[21]/CP} 0.177
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[22]/CP} 0.181
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[23]/CP} 0.256
set_ccopt_property insertion_delay -pin {if_stage_i/instr_rdata_id_o_reg[24]/CP} 0.261

# The following pins are clock sources
set_ccopt_property cts_is_sdc_clock_root -pin clk_i true

# Input pins determined constant across all timing configs.
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST0/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST1/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST10/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST2/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST3/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST4/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST5/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST6/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST7/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/RC_CG_HIER_INST9/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/u_dscratch0_csr_RC_CG_HIER_INST11/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/u_dscratch1_csr_RC_CG_HIER_INST12/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/u_mepc_csr_RC_CG_HIER_INST13/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/u_mscratch_csr_RC_CG_HIER_INST14/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin cs_registers_i/u_mtval_csr_RC_CG_HIER_INST16/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin ex_block_i/RC_CG_HIER_INST17/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST18/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST19/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST20/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST21/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST22/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST23/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST24/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST25/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST26/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST27/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST28/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST29/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST30/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST31/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST32/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST33/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST34/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST35/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST36/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST37/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST38/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST39/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST40/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST41/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST42/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST43/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST44/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST45/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST46/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST47/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin gen_regfile_ff.register_file_i/RC_CG_HIER_INST48/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin id_stage_i/RC_CG_HIER_INST49/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin id_stage_i/RC_CG_HIER_INST50/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin id_stage_i/controller_i_RC_CG_HIER_INST51/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST52/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST53/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST54/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST55/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST56/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST57/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST58/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST59/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin if_stage_i/RC_CG_HIER_INST60/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin load_store_unit_i/RC_CG_HIER_INST61/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin load_store_unit_i/RC_CG_HIER_INST62/RC_CGIC_INST/TE 0
set_ccopt_property case_analysis -pin load_store_unit_i/RC_CG_HIER_INST63/RC_CGIC_INST/TE 0

# Clocks present at pin clk_i
#   clk_i (period 2.000ns) in timing_config mysdc([/usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/do_syn/results/post_syn_ibex_core.sdc])
create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner default -early -clock_tree clk_i 0.040
set_ccopt_property target_max_trans_sdc -delay_corner default -late -clock_tree clk_i 0.040
# Clock tree offset inferred from set_clock_latency -source assertions:
set_ccopt_property source_latency -clock_tree clk_i 0.400
# Clock period setting for source pin of clk_i
set_ccopt_property clock_period -pin clk_i 2

##############################################################################
##
## Timing connectivity based skew groups: off
##
##############################################################################
set_ccopt_property timing_connectivity_info {}

# Skew group to balance non generated clock:clk_i in timing_config:mysdc (sdc /usrf06/home/agids/stu/s_ids108/Master_Proj/ibex/ibex_WT_Scan2/do_syn/results/post_syn_ibex_core.sdc)
create_ccopt_skew_group -name clk_i/mysdc -sources clk_i -auto_sinks
set_ccopt_property include_source_latency -skew_group clk_i/mysdc true
set_ccopt_property extracted_from_clock_name -skew_group clk_i/mysdc clk_i
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/mysdc mysdc
set_ccopt_property extracted_from_delay_corners -skew_group clk_i/mysdc default


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

