#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d09770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d09900 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cfc2d0 .functor NOT 1, L_0x1d57530, C4<0>, C4<0>, C4<0>;
L_0x1d57310 .functor XOR 2, L_0x1d571b0, L_0x1d57270, C4<00>, C4<00>;
L_0x1d57420 .functor XOR 2, L_0x1d57310, L_0x1d57380, C4<00>, C4<00>;
v0x1d52e10_0 .net *"_ivl_10", 1 0, L_0x1d57380;  1 drivers
v0x1d52f10_0 .net *"_ivl_12", 1 0, L_0x1d57420;  1 drivers
v0x1d52ff0_0 .net *"_ivl_2", 1 0, L_0x1d56180;  1 drivers
v0x1d530b0_0 .net *"_ivl_4", 1 0, L_0x1d571b0;  1 drivers
v0x1d53190_0 .net *"_ivl_6", 1 0, L_0x1d57270;  1 drivers
v0x1d532c0_0 .net *"_ivl_8", 1 0, L_0x1d57310;  1 drivers
v0x1d533a0_0 .net "a", 0 0, v0x1d4ff40_0;  1 drivers
v0x1d53440_0 .net "b", 0 0, v0x1d4ffe0_0;  1 drivers
v0x1d534e0_0 .net "c", 0 0, v0x1d50080_0;  1 drivers
v0x1d53580_0 .var "clk", 0 0;
v0x1d53620_0 .net "d", 0 0, v0x1d501c0_0;  1 drivers
v0x1d536c0_0 .net "out_pos_dut", 0 0, L_0x1d57030;  1 drivers
v0x1d53760_0 .net "out_pos_ref", 0 0, L_0x1d54c90;  1 drivers
v0x1d53800_0 .net "out_sop_dut", 0 0, L_0x1d55d20;  1 drivers
v0x1d538a0_0 .net "out_sop_ref", 0 0, L_0x1d2a6f0;  1 drivers
v0x1d53940_0 .var/2u "stats1", 223 0;
v0x1d539e0_0 .var/2u "strobe", 0 0;
v0x1d53a80_0 .net "tb_match", 0 0, L_0x1d57530;  1 drivers
v0x1d53b50_0 .net "tb_mismatch", 0 0, L_0x1cfc2d0;  1 drivers
v0x1d53bf0_0 .net "wavedrom_enable", 0 0, v0x1d50490_0;  1 drivers
v0x1d53cc0_0 .net "wavedrom_title", 511 0, v0x1d50530_0;  1 drivers
L_0x1d56180 .concat [ 1 1 0 0], L_0x1d54c90, L_0x1d2a6f0;
L_0x1d571b0 .concat [ 1 1 0 0], L_0x1d54c90, L_0x1d2a6f0;
L_0x1d57270 .concat [ 1 1 0 0], L_0x1d57030, L_0x1d55d20;
L_0x1d57380 .concat [ 1 1 0 0], L_0x1d54c90, L_0x1d2a6f0;
L_0x1d57530 .cmp/eeq 2, L_0x1d56180, L_0x1d57420;
S_0x1d09a90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d09900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cfc6b0 .functor AND 1, v0x1d50080_0, v0x1d501c0_0, C4<1>, C4<1>;
L_0x1cfca90 .functor NOT 1, v0x1d4ff40_0, C4<0>, C4<0>, C4<0>;
L_0x1cfce70 .functor NOT 1, v0x1d4ffe0_0, C4<0>, C4<0>, C4<0>;
L_0x1cfd0f0 .functor AND 1, L_0x1cfca90, L_0x1cfce70, C4<1>, C4<1>;
L_0x1d14390 .functor AND 1, L_0x1cfd0f0, v0x1d50080_0, C4<1>, C4<1>;
L_0x1d2a6f0 .functor OR 1, L_0x1cfc6b0, L_0x1d14390, C4<0>, C4<0>;
L_0x1d54110 .functor NOT 1, v0x1d4ffe0_0, C4<0>, C4<0>, C4<0>;
L_0x1d54180 .functor OR 1, L_0x1d54110, v0x1d501c0_0, C4<0>, C4<0>;
L_0x1d54290 .functor AND 1, v0x1d50080_0, L_0x1d54180, C4<1>, C4<1>;
L_0x1d54350 .functor NOT 1, v0x1d4ff40_0, C4<0>, C4<0>, C4<0>;
L_0x1d54420 .functor OR 1, L_0x1d54350, v0x1d4ffe0_0, C4<0>, C4<0>;
L_0x1d54490 .functor AND 1, L_0x1d54290, L_0x1d54420, C4<1>, C4<1>;
L_0x1d54610 .functor NOT 1, v0x1d4ffe0_0, C4<0>, C4<0>, C4<0>;
L_0x1d54680 .functor OR 1, L_0x1d54610, v0x1d501c0_0, C4<0>, C4<0>;
L_0x1d545a0 .functor AND 1, v0x1d50080_0, L_0x1d54680, C4<1>, C4<1>;
L_0x1d54810 .functor NOT 1, v0x1d4ff40_0, C4<0>, C4<0>, C4<0>;
L_0x1d54910 .functor OR 1, L_0x1d54810, v0x1d501c0_0, C4<0>, C4<0>;
L_0x1d549d0 .functor AND 1, L_0x1d545a0, L_0x1d54910, C4<1>, C4<1>;
L_0x1d54b80 .functor XNOR 1, L_0x1d54490, L_0x1d549d0, C4<0>, C4<0>;
v0x1cfbc00_0 .net *"_ivl_0", 0 0, L_0x1cfc6b0;  1 drivers
v0x1cfc000_0 .net *"_ivl_12", 0 0, L_0x1d54110;  1 drivers
v0x1cfc3e0_0 .net *"_ivl_14", 0 0, L_0x1d54180;  1 drivers
v0x1cfc7c0_0 .net *"_ivl_16", 0 0, L_0x1d54290;  1 drivers
v0x1cfcba0_0 .net *"_ivl_18", 0 0, L_0x1d54350;  1 drivers
v0x1cfcf80_0 .net *"_ivl_2", 0 0, L_0x1cfca90;  1 drivers
v0x1cfd200_0 .net *"_ivl_20", 0 0, L_0x1d54420;  1 drivers
v0x1d4e4b0_0 .net *"_ivl_24", 0 0, L_0x1d54610;  1 drivers
v0x1d4e590_0 .net *"_ivl_26", 0 0, L_0x1d54680;  1 drivers
v0x1d4e670_0 .net *"_ivl_28", 0 0, L_0x1d545a0;  1 drivers
v0x1d4e750_0 .net *"_ivl_30", 0 0, L_0x1d54810;  1 drivers
v0x1d4e830_0 .net *"_ivl_32", 0 0, L_0x1d54910;  1 drivers
v0x1d4e910_0 .net *"_ivl_36", 0 0, L_0x1d54b80;  1 drivers
L_0x7f907fa47018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d4e9d0_0 .net *"_ivl_38", 0 0, L_0x7f907fa47018;  1 drivers
v0x1d4eab0_0 .net *"_ivl_4", 0 0, L_0x1cfce70;  1 drivers
v0x1d4eb90_0 .net *"_ivl_6", 0 0, L_0x1cfd0f0;  1 drivers
v0x1d4ec70_0 .net *"_ivl_8", 0 0, L_0x1d14390;  1 drivers
v0x1d4ed50_0 .net "a", 0 0, v0x1d4ff40_0;  alias, 1 drivers
v0x1d4ee10_0 .net "b", 0 0, v0x1d4ffe0_0;  alias, 1 drivers
v0x1d4eed0_0 .net "c", 0 0, v0x1d50080_0;  alias, 1 drivers
v0x1d4ef90_0 .net "d", 0 0, v0x1d501c0_0;  alias, 1 drivers
v0x1d4f050_0 .net "out_pos", 0 0, L_0x1d54c90;  alias, 1 drivers
v0x1d4f110_0 .net "out_sop", 0 0, L_0x1d2a6f0;  alias, 1 drivers
v0x1d4f1d0_0 .net "pos0", 0 0, L_0x1d54490;  1 drivers
v0x1d4f290_0 .net "pos1", 0 0, L_0x1d549d0;  1 drivers
L_0x1d54c90 .functor MUXZ 1, L_0x7f907fa47018, L_0x1d54490, L_0x1d54b80, C4<>;
S_0x1d4f410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d09900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d4ff40_0 .var "a", 0 0;
v0x1d4ffe0_0 .var "b", 0 0;
v0x1d50080_0 .var "c", 0 0;
v0x1d50120_0 .net "clk", 0 0, v0x1d53580_0;  1 drivers
v0x1d501c0_0 .var "d", 0 0;
v0x1d502b0_0 .var/2u "fail", 0 0;
v0x1d50350_0 .var/2u "fail1", 0 0;
v0x1d503f0_0 .net "tb_match", 0 0, L_0x1d57530;  alias, 1 drivers
v0x1d50490_0 .var "wavedrom_enable", 0 0;
v0x1d50530_0 .var "wavedrom_title", 511 0;
E_0x1d080e0/0 .event negedge, v0x1d50120_0;
E_0x1d080e0/1 .event posedge, v0x1d50120_0;
E_0x1d080e0 .event/or E_0x1d080e0/0, E_0x1d080e0/1;
S_0x1d4f740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d4f410;
 .timescale -12 -12;
v0x1d4f980_0 .var/2s "i", 31 0;
E_0x1d07f80 .event posedge, v0x1d50120_0;
S_0x1d4fa80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d4f410;
 .timescale -12 -12;
v0x1d4fc80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d4fd60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d4f410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d50710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d09900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d54e40 .functor NOT 1, v0x1d4ff40_0, C4<0>, C4<0>, C4<0>;
L_0x1d54ed0 .functor NOT 1, v0x1d4ffe0_0, C4<0>, C4<0>, C4<0>;
L_0x1d55070 .functor AND 1, L_0x1d54e40, L_0x1d54ed0, C4<1>, C4<1>;
L_0x1d55180 .functor AND 1, L_0x1d55070, v0x1d50080_0, C4<1>, C4<1>;
L_0x1d55380 .functor AND 1, L_0x1d55180, v0x1d501c0_0, C4<1>, C4<1>;
L_0x1d55550 .functor AND 1, v0x1d4ff40_0, v0x1d4ffe0_0, C4<1>, C4<1>;
L_0x1d55710 .functor AND 1, L_0x1d55550, v0x1d50080_0, C4<1>, C4<1>;
L_0x1d557d0 .functor NOT 1, v0x1d501c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d55890 .functor AND 1, L_0x1d55710, L_0x1d557d0, C4<1>, C4<1>;
L_0x1d559a0 .functor OR 1, L_0x1d55380, L_0x1d55890, C4<0>, C4<0>;
L_0x1d55b10 .functor AND 1, v0x1d4ff40_0, v0x1d4ffe0_0, C4<1>, C4<1>;
L_0x1d55b80 .functor AND 1, L_0x1d55b10, v0x1d50080_0, C4<1>, C4<1>;
L_0x1d55c60 .functor AND 1, L_0x1d55b80, v0x1d501c0_0, C4<1>, C4<1>;
L_0x1d55d20 .functor OR 1, L_0x1d559a0, L_0x1d55c60, C4<0>, C4<0>;
L_0x1d55bf0 .functor NOT 1, v0x1d4ffe0_0, C4<0>, C4<0>, C4<0>;
L_0x1d55f00 .functor OR 1, v0x1d4ff40_0, L_0x1d55bf0, C4<0>, C4<0>;
L_0x1d56050 .functor OR 1, L_0x1d55f00, v0x1d50080_0, C4<0>, C4<0>;
L_0x1d56110 .functor OR 1, v0x1d4ff40_0, v0x1d4ffe0_0, C4<0>, C4<0>;
L_0x1d56220 .functor NOT 1, v0x1d50080_0, C4<0>, C4<0>, C4<0>;
L_0x1d56290 .functor OR 1, L_0x1d56110, L_0x1d56220, C4<0>, C4<0>;
L_0x1d56450 .functor AND 1, L_0x1d56050, L_0x1d56290, C4<1>, C4<1>;
L_0x1d56560 .functor NOT 1, v0x1d4ff40_0, C4<0>, C4<0>, C4<0>;
L_0x1d56690 .functor NOT 1, v0x1d4ffe0_0, C4<0>, C4<0>, C4<0>;
L_0x1d56700 .functor OR 1, L_0x1d56560, L_0x1d56690, C4<0>, C4<0>;
L_0x1d568e0 .functor OR 1, L_0x1d56700, v0x1d501c0_0, C4<0>, C4<0>;
L_0x1d569a0 .functor AND 1, L_0x1d56450, L_0x1d568e0, C4<1>, C4<1>;
L_0x1d56b90 .functor NOT 1, v0x1d4ff40_0, C4<0>, C4<0>, C4<0>;
L_0x1d56c00 .functor OR 1, L_0x1d56b90, v0x1d4ffe0_0, C4<0>, C4<0>;
L_0x1d56db0 .functor NOT 1, v0x1d501c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d56e20 .functor OR 1, L_0x1d56c00, L_0x1d56db0, C4<0>, C4<0>;
L_0x1d57030 .functor AND 1, L_0x1d569a0, L_0x1d56e20, C4<1>, C4<1>;
v0x1d508d0_0 .net *"_ivl_0", 0 0, L_0x1d54e40;  1 drivers
v0x1d509b0_0 .net *"_ivl_10", 0 0, L_0x1d55550;  1 drivers
v0x1d50a90_0 .net *"_ivl_12", 0 0, L_0x1d55710;  1 drivers
v0x1d50b80_0 .net *"_ivl_14", 0 0, L_0x1d557d0;  1 drivers
v0x1d50c60_0 .net *"_ivl_16", 0 0, L_0x1d55890;  1 drivers
v0x1d50d90_0 .net *"_ivl_18", 0 0, L_0x1d559a0;  1 drivers
v0x1d50e70_0 .net *"_ivl_2", 0 0, L_0x1d54ed0;  1 drivers
v0x1d50f50_0 .net *"_ivl_20", 0 0, L_0x1d55b10;  1 drivers
v0x1d51030_0 .net *"_ivl_22", 0 0, L_0x1d55b80;  1 drivers
v0x1d511a0_0 .net *"_ivl_24", 0 0, L_0x1d55c60;  1 drivers
v0x1d51280_0 .net *"_ivl_28", 0 0, L_0x1d55bf0;  1 drivers
v0x1d51360_0 .net *"_ivl_30", 0 0, L_0x1d55f00;  1 drivers
v0x1d51440_0 .net *"_ivl_32", 0 0, L_0x1d56050;  1 drivers
v0x1d51520_0 .net *"_ivl_34", 0 0, L_0x1d56110;  1 drivers
v0x1d51600_0 .net *"_ivl_36", 0 0, L_0x1d56220;  1 drivers
v0x1d516e0_0 .net *"_ivl_38", 0 0, L_0x1d56290;  1 drivers
v0x1d517c0_0 .net *"_ivl_4", 0 0, L_0x1d55070;  1 drivers
v0x1d519b0_0 .net *"_ivl_40", 0 0, L_0x1d56450;  1 drivers
v0x1d51a90_0 .net *"_ivl_42", 0 0, L_0x1d56560;  1 drivers
v0x1d51b70_0 .net *"_ivl_44", 0 0, L_0x1d56690;  1 drivers
v0x1d51c50_0 .net *"_ivl_46", 0 0, L_0x1d56700;  1 drivers
v0x1d51d30_0 .net *"_ivl_48", 0 0, L_0x1d568e0;  1 drivers
v0x1d51e10_0 .net *"_ivl_50", 0 0, L_0x1d569a0;  1 drivers
v0x1d51ef0_0 .net *"_ivl_52", 0 0, L_0x1d56b90;  1 drivers
v0x1d51fd0_0 .net *"_ivl_54", 0 0, L_0x1d56c00;  1 drivers
v0x1d520b0_0 .net *"_ivl_56", 0 0, L_0x1d56db0;  1 drivers
v0x1d52190_0 .net *"_ivl_58", 0 0, L_0x1d56e20;  1 drivers
v0x1d52270_0 .net *"_ivl_6", 0 0, L_0x1d55180;  1 drivers
v0x1d52350_0 .net *"_ivl_8", 0 0, L_0x1d55380;  1 drivers
v0x1d52430_0 .net "a", 0 0, v0x1d4ff40_0;  alias, 1 drivers
v0x1d524d0_0 .net "b", 0 0, v0x1d4ffe0_0;  alias, 1 drivers
v0x1d525c0_0 .net "c", 0 0, v0x1d50080_0;  alias, 1 drivers
v0x1d526b0_0 .net "d", 0 0, v0x1d501c0_0;  alias, 1 drivers
v0x1d529b0_0 .net "out_pos", 0 0, L_0x1d57030;  alias, 1 drivers
v0x1d52a70_0 .net "out_sop", 0 0, L_0x1d55d20;  alias, 1 drivers
S_0x1d52bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d09900;
 .timescale -12 -12;
E_0x1cf19f0 .event anyedge, v0x1d539e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d539e0_0;
    %nor/r;
    %assign/vec4 v0x1d539e0_0, 0;
    %wait E_0x1cf19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d4f410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d50350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d4f410;
T_4 ;
    %wait E_0x1d080e0;
    %load/vec4 v0x1d503f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d502b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d4f410;
T_5 ;
    %wait E_0x1d07f80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %wait E_0x1d07f80;
    %load/vec4 v0x1d502b0_0;
    %store/vec4 v0x1d50350_0, 0, 1;
    %fork t_1, S_0x1d4f740;
    %jmp t_0;
    .scope S_0x1d4f740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d4f980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d4f980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d07f80;
    %load/vec4 v0x1d4f980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d4f980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d4f980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d4f410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d080e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d501c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d50080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %assign/vec4 v0x1d4ff40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d502b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d50350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d09900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d53580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d539e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d09900;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d53580_0;
    %inv;
    %store/vec4 v0x1d53580_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d09900;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d50120_0, v0x1d53b50_0, v0x1d533a0_0, v0x1d53440_0, v0x1d534e0_0, v0x1d53620_0, v0x1d538a0_0, v0x1d53800_0, v0x1d53760_0, v0x1d536c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d09900;
T_9 ;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d09900;
T_10 ;
    %wait E_0x1d080e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d53940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53940_0, 4, 32;
    %load/vec4 v0x1d53a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53940_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d53940_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53940_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d538a0_0;
    %load/vec4 v0x1d538a0_0;
    %load/vec4 v0x1d53800_0;
    %xor;
    %load/vec4 v0x1d538a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53940_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53940_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d53760_0;
    %load/vec4 v0x1d53760_0;
    %load/vec4 v0x1d536c0_0;
    %xor;
    %load/vec4 v0x1d53760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53940_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d53940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d53940_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response28/top_module.sv";
