OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement       8501.7 u
average displacement        0.3 u
max displacement            4.2 u
original HPWL           81091.8 u
legalized HPWL          89215.9 u
delta HPWL                   10 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 30893 cells, 365 terminals, 29961 edges and 92121 pins.
[INFO DPO-0109] Network stats: inst 31258, edges 29961, pins 92121
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 1652 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 29606 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (101358, 101250)
[INFO DPO-0310] Assigned 29606 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 8.924352e+07.
[INFO DPO-0302] End of matching; objective is 8.901570e+07, improvement is 0.26 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.780325e+07.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.762509e+07.
[INFO DPO-0307] End of global swaps; objective is 8.762509e+07, improvement is 1.56 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.732298e+07.
[INFO DPO-0309] End of vertical swaps; objective is 8.732298e+07, improvement is 0.34 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.714440e+07.
[INFO DPO-0305] End of reordering; objective is 8.714440e+07, improvement is 0.20 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 592120 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 592120, swaps 76337, moves 164025 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.157185e+07, Scratch cost 8.079112e+07, Incremental cost 8.079112e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.079112e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.96 percent.
[INFO DPO-0328] End of random improver; improvement is 0.957103 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 14827 cell orientations for row compatibility.
[INFO DPO-0383] Performed 6170 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.563862e+07, improvement is 0.85 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            89215.9 u
Final HPWL               85389.1 u
Delta HPWL                  -4.3 %

[INFO DPL-0020] Mirrored 4569 instances
[INFO DPL-0021] HPWL before           85389.1 u
[INFO DPL-0022] HPWL after            85260.8 u
[INFO DPL-0023] HPWL delta               -0.2 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[0].encoder_unit/threshold_memory/_10916_/CLK ^
 112.40
gen_encoder_units[0].encoder_unit/_588_/CLK ^
   0.00      0.00     112.40


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09458_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.35    0.11  160.11 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 29.60   15.56  175.67 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     5   54.23                           net258 (net)
                 32.36    4.46  180.13 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09404_/A (CKINVDCx8_ASAP7_75t_R)
                 18.16   13.78  193.90 v gen_encoder_units[3].encoder_unit/threshold_memory/_09404_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.19                           gen_encoder_units[3].encoder_unit/threshold_memory/_00016_ (net)
                 18.16    0.01  193.91 v gen_encoder_units[3].encoder_unit/threshold_memory/_09458_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                193.91   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09458_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.28   31.28   library removal time
                                 31.28   data required time
-----------------------------------------------------------------------------
                                 31.28   data required time
                               -193.91   data arrival time
-----------------------------------------------------------------------------
                                162.63   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09472_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09247_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_09472_/CLK (DLLx1_ASAP7_75t_R)
                  7.72   18.29  818.29 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09472_/Q (DLLx1_ASAP7_75t_R)
     1    0.61                           gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  7.72    0.00  818.29 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/B (AND2x2_ASAP7_75t_R)
                                818.29   data arrival time

                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                          0.00  800.00   clock reconvergence pessimism
                                800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/A (AND2x2_ASAP7_75t_R)
                          0.00  800.00   clock gating hold time
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -818.29   data arrival time
-----------------------------------------------------------------------------
                                 18.29   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/_669_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_669_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/_669_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 22.06   41.98   41.98 ^ gen_encoder_units[2].encoder_unit/_669_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    1.92                           gen_encoder_units[2].encoder_unit/_001_ (net)
                 22.06    0.03   42.01 ^ gen_encoder_units[2].encoder_unit/_565_/B (NAND2x1_ASAP7_75t_R)
                  9.11    8.97   50.98 v gen_encoder_units[2].encoder_unit/_565_/Y (NAND2x1_ASAP7_75t_R)
     1    0.71                           gen_encoder_units[2].encoder_unit/_093_ (net)
                  9.11    0.01   50.99 v gen_encoder_units[2].encoder_unit/_669_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 50.99   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/_669_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          4.62    4.62   library hold time
                                  4.62   data required time
-----------------------------------------------------------------------------
                                  4.62   data required time
                                -50.99   data arrival time
-----------------------------------------------------------------------------
                                 46.37   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_669_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.35    0.11  160.11 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 29.60   15.56  175.67 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     5   54.23                           net258 (net)
                 70.13   20.64  196.32 ^ load_slew708/A (BUFx16f_ASAP7_75t_R)
                 15.58   28.45  224.77 ^ load_slew708/Y (BUFx16f_ASAP7_75t_R)
     5   57.16                           net708 (net)
                163.29   51.46  276.23 ^ gen_encoder_units[2].encoder_unit/_558_/A (CKINVDCx20_ASAP7_75t_R)
                 66.70   38.27  314.49 v gen_encoder_units[2].encoder_unit/_558_/Y (CKINVDCx20_ASAP7_75t_R)
    82   84.16                           gen_encoder_units[2].encoder_unit/_082_ (net)
                 81.49   16.46  330.95 v gen_encoder_units[2].encoder_unit/_669_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                330.95   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[2].encoder_unit/_669_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -18.50 1581.50   library recovery time
                               1581.50   data required time
-----------------------------------------------------------------------------
                               1581.50   data required time
                               -330.95   data arrival time
-----------------------------------------------------------------------------
                               1250.55   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_10595_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09336_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_10595_/CLK (DLLx3_ASAP7_75t_R)
                 60.57   57.71  857.71 v gen_encoder_units[0].encoder_unit/threshold_memory/_10595_/Q (DLLx3_ASAP7_75t_R)
    33   29.79                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i.cg_we_global.en_latch (net)
                 62.60    6.02  863.73 v gen_encoder_units[0].encoder_unit/threshold_memory/_09336_/B (AND3x1_ASAP7_75t_R)
                                863.73   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09336_/A (AND3x1_ASAP7_75t_R)
                          0.00 1600.00   clock gating setup time
                               1600.00   data required time
-----------------------------------------------------------------------------
                               1600.00   data required time
                               -863.73   data arrival time
-----------------------------------------------------------------------------
                                736.27   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09456_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_11541_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09456_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 83.60   75.55   75.55 v gen_encoder_units[1].encoder_unit/threshold_memory/_09456_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.42                           gen_encoder_units[1].encoder_unit/threshold_memory/_00015_ (net)
                 83.60    0.29   75.84 v gen_encoder_units[1].encoder_unit/threshold_memory/_09420_/A (CKINVDCx20_ASAP7_75t_R)
                 54.02   23.40   99.24 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09420_/Y (CKINVDCx20_ASAP7_75t_R)
   128  121.00                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                276.55   86.88  186.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_11541_/D (DHLx1_ASAP7_75t_R)
                                186.12   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_11541_/CLK (DHLx1_ASAP7_75t_R)
                        186.12  186.12   time borrowed from endpoint
                                186.12   data required time
-----------------------------------------------------------------------------
                                186.12   data required time
                               -186.12   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     800.00
library setup time                    -23.64
--------------------------------------------
max time borrow                       776.36
actual time borrow                    186.12
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_669_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.35    0.11  160.11 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 29.60   15.56  175.67 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     5   54.23                           net258 (net)
                 70.13   20.64  196.32 ^ load_slew708/A (BUFx16f_ASAP7_75t_R)
                 15.58   28.45  224.77 ^ load_slew708/Y (BUFx16f_ASAP7_75t_R)
     5   57.16                           net708 (net)
                163.29   51.46  276.23 ^ gen_encoder_units[2].encoder_unit/_558_/A (CKINVDCx20_ASAP7_75t_R)
                 66.70   38.27  314.49 v gen_encoder_units[2].encoder_unit/_558_/Y (CKINVDCx20_ASAP7_75t_R)
    82   84.16                           gen_encoder_units[2].encoder_unit/_082_ (net)
                 81.49   16.46  330.95 v gen_encoder_units[2].encoder_unit/_669_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                330.95   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[2].encoder_unit/_669_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -18.50 1581.50   library recovery time
                               1581.50   data required time
-----------------------------------------------------------------------------
                               1581.50   data required time
                               -330.95   data arrival time
-----------------------------------------------------------------------------
                               1250.55   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_10595_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09336_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_10595_/CLK (DLLx3_ASAP7_75t_R)
                 60.57   57.71  857.71 v gen_encoder_units[0].encoder_unit/threshold_memory/_10595_/Q (DLLx3_ASAP7_75t_R)
    33   29.79                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i.cg_we_global.en_latch (net)
                 62.60    6.02  863.73 v gen_encoder_units[0].encoder_unit/threshold_memory/_09336_/B (AND3x1_ASAP7_75t_R)
                                863.73   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09336_/A (AND3x1_ASAP7_75t_R)
                          0.00 1600.00   clock gating setup time
                               1600.00   data required time
-----------------------------------------------------------------------------
                               1600.00   data required time
                               -863.73   data arrival time
-----------------------------------------------------------------------------
                                736.27   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_09456_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_11541_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09456_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 83.60   75.55   75.55 v gen_encoder_units[1].encoder_unit/threshold_memory/_09456_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.42                           gen_encoder_units[1].encoder_unit/threshold_memory/_00015_ (net)
                 83.60    0.29   75.84 v gen_encoder_units[1].encoder_unit/threshold_memory/_09420_/A (CKINVDCx20_ASAP7_75t_R)
                 54.02   23.40   99.24 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_09420_/Y (CKINVDCx20_ASAP7_75t_R)
   128  121.00                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                276.55   86.88  186.12 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_11541_/D (DHLx1_ASAP7_75t_R)
                                186.12   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_11541_/CLK (DHLx1_ASAP7_75t_R)
                        186.12  186.12   time borrowed from endpoint
                                186.12   data required time
-----------------------------------------------------------------------------
                                186.12   data required time
                               -186.12   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     800.00
library setup time                    -23.64
--------------------------------------------
max time borrow                       776.36
actual time borrow                    186.12
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
9.645007133483887

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0301

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.234735488891602

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1787

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
186.1180

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.85e-03   2.54e-04   8.58e-07   5.10e-03  57.4%
Combinational          9.36e-04   2.86e-03   2.30e-06   3.79e-03  42.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.79e-03   3.11e-03   3.16e-06   8.90e-03 100.0%
                          65.0%      35.0%       0.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 4151 u^2 42% utilization.

Elapsed time: 0:22.34[h:]min:sec. CPU time: user 22.16 sys 0.18 (100%). Peak memory: 344452KB.
