
pcb-loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000641c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080065ac  080065ac  000075ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006644  08006644  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006644  08006644  00007644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800664c  0800664c  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800664c  0800664c  0000764c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006654  08006654  00007654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006658  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008060  2**0
                  CONTENTS
 10 .bss          00000430  20000060  20000060  00008060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000490  20000490  00008060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 13 .debug_info   000157db  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d61  00000000  00000000  0001d86b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001118  00000000  00000000  000205d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d48  00000000  00000000  000216e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a7b  00000000  00000000  00022430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012a4e  00000000  00000000  00046eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfd82  00000000  00000000  000598f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012967b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005320  00000000  00000000  001296c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0012e9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006594 	.word	0x08006594

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006594 	.word	0x08006594

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <_ZN18CommandInterpreterC1Ev>:
#include "CommandHandler.h"

CommandInterpreter::CommandInterpreter()
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
    : bufferPos(0)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2200      	movs	r2, #0
 800028c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    , g0Callback(nullptr)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2200      	movs	r2, #0
 8000294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    , g1Callback(nullptr)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	2200      	movs	r2, #0
 800029c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    , g2Callback(nullptr)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2200      	movs	r2, #0
 80002a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    , m114Callback(nullptr)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	2200      	movs	r2, #0
 80002ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    , current_p(0.0f)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f04f 0200 	mov.w	r2, #0
 80002b6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    , current_l(0.0f)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	f04f 0200 	mov.w	r2, #0
 80002c0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    , current_u(0.0f)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	f04f 0200 	mov.w	r2, #0
 80002ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    , current_f(0.0f) {
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f04f 0200 	mov.w	r2, #0
 80002d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    buffer[0] = '\0';
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2200      	movs	r2, #0
 80002dc:	701a      	strb	r2, [r3, #0]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr

080002ec <_ZN18CommandInterpreter13setG0CallbackEPFvffffE>:

void CommandInterpreter::setG0Callback(G0Callback callback) {
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	6039      	str	r1, [r7, #0]
    g0Callback = callback;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	683a      	ldr	r2, [r7, #0]
 80002fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 80002fe:	bf00      	nop
 8000300:	370c      	adds	r7, #12
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr

0800030a <_ZN18CommandInterpreter13setG1CallbackEPFvfffE>:

void CommandInterpreter::setG1Callback(G1Callback callback) {
 800030a:	b480      	push	{r7}
 800030c:	b083      	sub	sp, #12
 800030e:	af00      	add	r7, sp, #0
 8000310:	6078      	str	r0, [r7, #4]
 8000312:	6039      	str	r1, [r7, #0]
    g1Callback = callback;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	683a      	ldr	r2, [r7, #0]
 8000318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <_ZN18CommandInterpreter13setG2CallbackEPFvvE>:

void CommandInterpreter::setG2Callback(G2Callback callback) {
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	6039      	str	r1, [r7, #0]
    g2Callback = callback;
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	683a      	ldr	r2, [r7, #0]
 8000336:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr

08000346 <_ZN18CommandInterpreter15setM114CallbackEPFvvE>:

void CommandInterpreter::setM114Callback(M114Callback callback) {
 8000346:	b480      	push	{r7}
 8000348:	b083      	sub	sp, #12
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
 800034e:	6039      	str	r1, [r7, #0]
    m114Callback = callback;
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	683a      	ldr	r2, [r7, #0]
 8000354:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8000358:	bf00      	nop
 800035a:	370c      	adds	r7, #12
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr

08000364 <_ZN18CommandInterpreter7addCharEc>:
    current_l = l;
    current_u = u;
    current_f = f;
}

void CommandInterpreter::addChar(char c) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
 800036c:	460b      	mov	r3, r1
 800036e:	70fb      	strb	r3, [r7, #3]
    if (c == '\n' || c == '\r') {
 8000370:	78fb      	ldrb	r3, [r7, #3]
 8000372:	2b0a      	cmp	r3, #10
 8000374:	d002      	beq.n	800037c <_ZN18CommandInterpreter7addCharEc+0x18>
 8000376:	78fb      	ldrb	r3, [r7, #3]
 8000378:	2b0d      	cmp	r3, #13
 800037a:	d116      	bne.n	80003aa <_ZN18CommandInterpreter7addCharEc+0x46>
        if (bufferPos > 0) {
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000382:	2b00      	cmp	r3, #0
 8000384:	d02a      	beq.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
            buffer[bufferPos] = '\0';
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800038c:	461a      	mov	r2, r3
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	2100      	movs	r1, #0
 8000392:	5499      	strb	r1, [r3, r2]
            processCommand();
 8000394:	6878      	ldr	r0, [r7, #4]
 8000396:	f000 f94b 	bl	8000630 <_ZN18CommandInterpreter14processCommandEv>
            bufferPos = 0;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	2200      	movs	r2, #0
 800039e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            buffer[0] = '\0';
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	2200      	movs	r2, #0
 80003a6:	701a      	strb	r2, [r3, #0]
        if (bufferPos > 0) {
 80003a8:	e018      	b.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
        }
    } else if (bufferPos < MAX_BUFFER - 1) {
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80003b0:	2b7e      	cmp	r3, #126	@ 0x7e
 80003b2:	d813      	bhi.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
        buffer[bufferPos++] = c;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80003ba:	1c5a      	adds	r2, r3, #1
 80003bc:	b2d1      	uxtb	r1, r2
 80003be:	687a      	ldr	r2, [r7, #4]
 80003c0:	f882 1080 	strb.w	r1, [r2, #128]	@ 0x80
 80003c4:	4619      	mov	r1, r3
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	78fa      	ldrb	r2, [r7, #3]
 80003ca:	545a      	strb	r2, [r3, r1]
        buffer[bufferPos] = '\0';
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80003d2:	461a      	mov	r2, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	2100      	movs	r1, #0
 80003d8:	5499      	strb	r1, [r3, r2]
    }
}
 80003da:	e7ff      	b.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
 80003dc:	bf00      	nop
 80003de:	3708      	adds	r7, #8
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <_ZN18CommandInterpreter7isDigitEc>:
        bufferPos = 0;
        buffer[0] = '\0';
    }
}

bool CommandInterpreter::isDigit(char c) {
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	460b      	mov	r3, r1
 80003ee:	70fb      	strb	r3, [r7, #3]
    return c >= '0' && c <= '9';
 80003f0:	78fb      	ldrb	r3, [r7, #3]
 80003f2:	2b2f      	cmp	r3, #47	@ 0x2f
 80003f4:	d904      	bls.n	8000400 <_ZN18CommandInterpreter7isDigitEc+0x1c>
 80003f6:	78fb      	ldrb	r3, [r7, #3]
 80003f8:	2b39      	cmp	r3, #57	@ 0x39
 80003fa:	d801      	bhi.n	8000400 <_ZN18CommandInterpreter7isDigitEc+0x1c>
 80003fc:	2301      	movs	r3, #1
 80003fe:	e000      	b.n	8000402 <_ZN18CommandInterpreter7isDigitEc+0x1e>
 8000400:	2300      	movs	r3, #0
}
 8000402:	4618      	mov	r0, r3
 8000404:	370c      	adds	r7, #12
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr

0800040e <_ZN18CommandInterpreter12parseCommandEPKcR7Command>:
        }
        str++;
    }
}

bool CommandInterpreter::parseCommand(const char* str, Command& cmd) {
 800040e:	b480      	push	{r7}
 8000410:	b089      	sub	sp, #36	@ 0x24
 8000412:	af00      	add	r7, sp, #0
 8000414:	60f8      	str	r0, [r7, #12]
 8000416:	60b9      	str	r1, [r7, #8]
 8000418:	607a      	str	r2, [r7, #4]
    // Überspringe führende Leerzeichen
    while (*str == ' ') str++;
 800041a:	e002      	b.n	8000422 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x14>
 800041c:	68bb      	ldr	r3, [r7, #8]
 800041e:	3301      	adds	r3, #1
 8000420:	60bb      	str	r3, [r7, #8]
 8000422:	68bb      	ldr	r3, [r7, #8]
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	2b20      	cmp	r3, #32
 8000428:	d0f8      	beq.n	800041c <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xe>

    char temp[8];
    uint8_t i = 0;
 800042a:	2300      	movs	r3, #0
 800042c:	77fb      	strb	r3, [r7, #31]

    // Kopiere und konvertiere zu Großbuchstaben
    while (*str && *str != ' ' && i < 7) {
 800042e:	e026      	b.n	800047e <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x70>
        temp[i] = *str;
 8000430:	7ffb      	ldrb	r3, [r7, #31]
 8000432:	68ba      	ldr	r2, [r7, #8]
 8000434:	7812      	ldrb	r2, [r2, #0]
 8000436:	3320      	adds	r3, #32
 8000438:	443b      	add	r3, r7
 800043a:	f803 2c0c 	strb.w	r2, [r3, #-12]
        if (temp[i] >= 'a' && temp[i] <= 'z') {
 800043e:	7ffb      	ldrb	r3, [r7, #31]
 8000440:	3320      	adds	r3, #32
 8000442:	443b      	add	r3, r7
 8000444:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000448:	2b60      	cmp	r3, #96	@ 0x60
 800044a:	d912      	bls.n	8000472 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x64>
 800044c:	7ffb      	ldrb	r3, [r7, #31]
 800044e:	3320      	adds	r3, #32
 8000450:	443b      	add	r3, r7
 8000452:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000456:	2b7a      	cmp	r3, #122	@ 0x7a
 8000458:	d80b      	bhi.n	8000472 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x64>
            temp[i] = temp[i] - 32;
 800045a:	7ffb      	ldrb	r3, [r7, #31]
 800045c:	3320      	adds	r3, #32
 800045e:	443b      	add	r3, r7
 8000460:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8000464:	7ffb      	ldrb	r3, [r7, #31]
 8000466:	3a20      	subs	r2, #32
 8000468:	b2d2      	uxtb	r2, r2
 800046a:	3320      	adds	r3, #32
 800046c:	443b      	add	r3, r7
 800046e:	f803 2c0c 	strb.w	r2, [r3, #-12]
        }
        i++;
 8000472:	7ffb      	ldrb	r3, [r7, #31]
 8000474:	3301      	adds	r3, #1
 8000476:	77fb      	strb	r3, [r7, #31]
        str++;
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	3301      	adds	r3, #1
 800047c:	60bb      	str	r3, [r7, #8]
    while (*str && *str != ' ' && i < 7) {
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d006      	beq.n	8000494 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x86>
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	2b20      	cmp	r3, #32
 800048c:	d002      	beq.n	8000494 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x86>
 800048e:	7ffb      	ldrb	r3, [r7, #31]
 8000490:	2b06      	cmp	r3, #6
 8000492:	d9cd      	bls.n	8000430 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x22>
    }
    temp[i] = '\0';
 8000494:	7ffb      	ldrb	r3, [r7, #31]
 8000496:	3320      	adds	r3, #32
 8000498:	443b      	add	r3, r7
 800049a:	2200      	movs	r2, #0
 800049c:	f803 2c0c 	strb.w	r2, [r3, #-12]

    // Prüfe G-Befehle
    if (temp[0] == 'G' && temp[2] == '\0') {
 80004a0:	7d3b      	ldrb	r3, [r7, #20]
 80004a2:	2b47      	cmp	r3, #71	@ 0x47
 80004a4:	d11a      	bne.n	80004dc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xce>
 80004a6:	7dbb      	ldrb	r3, [r7, #22]
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d117      	bne.n	80004dc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xce>
        if (temp[1] == '0') {
 80004ac:	7d7b      	ldrb	r3, [r7, #21]
 80004ae:	2b30      	cmp	r3, #48	@ 0x30
 80004b0:	d104      	bne.n	80004bc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xae>
            cmd = Command::G0;
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
            return true;
 80004b8:	2301      	movs	r3, #1
 80004ba:	e024      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        } else if (temp[1] == '1') {
 80004bc:	7d7b      	ldrb	r3, [r7, #21]
 80004be:	2b31      	cmp	r3, #49	@ 0x31
 80004c0:	d104      	bne.n	80004cc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xbe>
            cmd = Command::G1;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	2201      	movs	r2, #1
 80004c6:	701a      	strb	r2, [r3, #0]
            return true;
 80004c8:	2301      	movs	r3, #1
 80004ca:	e01c      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        } else if (temp[1] == '2') {
 80004cc:	7d7b      	ldrb	r3, [r7, #21]
 80004ce:	2b32      	cmp	r3, #50	@ 0x32
 80004d0:	d104      	bne.n	80004dc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xce>
            cmd = Command::G2;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	2202      	movs	r2, #2
 80004d6:	701a      	strb	r2, [r3, #0]
            return true;
 80004d8:	2301      	movs	r3, #1
 80004da:	e014      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        }
    }

    // Prüfe M-Befehle
    if (temp[0] == 'M') {
 80004dc:	7d3b      	ldrb	r3, [r7, #20]
 80004de:	2b4d      	cmp	r3, #77	@ 0x4d
 80004e0:	d110      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
        // M114
        if (temp[1] == '1' && temp[2] == '1' && temp[3] == '4' && temp[4] == '\0') {
 80004e2:	7d7b      	ldrb	r3, [r7, #21]
 80004e4:	2b31      	cmp	r3, #49	@ 0x31
 80004e6:	d10d      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
 80004e8:	7dbb      	ldrb	r3, [r7, #22]
 80004ea:	2b31      	cmp	r3, #49	@ 0x31
 80004ec:	d10a      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
 80004ee:	7dfb      	ldrb	r3, [r7, #23]
 80004f0:	2b34      	cmp	r3, #52	@ 0x34
 80004f2:	d107      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
 80004f4:	7e3b      	ldrb	r3, [r7, #24]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d104      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
            cmd = Command::M114;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2203      	movs	r2, #3
 80004fe:	701a      	strb	r2, [r3, #0]
            return true;
 8000500:	2301      	movs	r3, #1
 8000502:	e000      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        }
    }

    return false;
 8000504:	2300      	movs	r3, #0
}
 8000506:	4618      	mov	r0, r3
 8000508:	3724      	adds	r7, #36	@ 0x24
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
	...

08000514 <_ZN18CommandInterpreter10parseFloatEPKcRf>:

bool CommandInterpreter::parseFloat(const char* str, float& result) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b088      	sub	sp, #32
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
    result = 0.0f;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	f04f 0200 	mov.w	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
    float sign = 1.0f;
 8000528:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800052c:	61fb      	str	r3, [r7, #28]
    bool hasDigits = false;
 800052e:	2300      	movs	r3, #0
 8000530:	76fb      	strb	r3, [r7, #27]

    // Vorzeichen
    if (*str == '-') {
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b2d      	cmp	r3, #45	@ 0x2d
 8000538:	d105      	bne.n	8000546 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x32>
        sign = -1.0f;
 800053a:	4b3a      	ldr	r3, [pc, #232]	@ (8000624 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x110>)
 800053c:	61fb      	str	r3, [r7, #28]
        str++;
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	3301      	adds	r3, #1
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	e01f      	b.n	8000586 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x72>
    } else if (*str == '+') {
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b2b      	cmp	r3, #43	@ 0x2b
 800054c:	d11b      	bne.n	8000586 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x72>
        str++;
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	3301      	adds	r3, #1
 8000552:	60bb      	str	r3, [r7, #8]
    }

    // Ganzzahlteil
    while (isDigit(*str)) {
 8000554:	e017      	b.n	8000586 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x72>
        result = result * 10.0f + (*str - '0');
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	edd3 7a00 	vldr	s15, [r3]
 800055c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000560:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	3b30      	subs	r3, #48	@ 0x30
 800056a:	ee07 3a90 	vmov	s15, r3
 800056e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	edc3 7a00 	vstr	s15, [r3]
        str++;
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	3301      	adds	r3, #1
 8000580:	60bb      	str	r3, [r7, #8]
        hasDigits = true;
 8000582:	2301      	movs	r3, #1
 8000584:	76fb      	strb	r3, [r7, #27]
    while (isDigit(*str)) {
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	4619      	mov	r1, r3
 800058c:	68f8      	ldr	r0, [r7, #12]
 800058e:	f7ff ff29 	bl	80003e4 <_ZN18CommandInterpreter7isDigitEc>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d1de      	bne.n	8000556 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x42>
    }

    // Dezimalteil
    if (*str == '.' || *str == ',') {
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b2e      	cmp	r3, #46	@ 0x2e
 800059e:	d003      	beq.n	80005a8 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x94>
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b2c      	cmp	r3, #44	@ 0x2c
 80005a6:	d12e      	bne.n	8000606 <_ZN18CommandInterpreter10parseFloatEPKcRf+0xf2>
        str++;
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	3301      	adds	r3, #1
 80005ac:	60bb      	str	r3, [r7, #8]
        float decimal = 0.1f;
 80005ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x114>)
 80005b0:	617b      	str	r3, [r7, #20]
        while (isDigit(*str)) {
 80005b2:	e01f      	b.n	80005f4 <_ZN18CommandInterpreter10parseFloatEPKcRf+0xe0>
            result += (*str - '0') * decimal;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	ed93 7a00 	vldr	s14, [r3]
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	3b30      	subs	r3, #48	@ 0x30
 80005c0:	ee07 3a90 	vmov	s15, r3
 80005c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80005c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80005cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80005d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	edc3 7a00 	vstr	s15, [r3]
            decimal *= 0.1f;
 80005da:	edd7 7a05 	vldr	s15, [r7, #20]
 80005de:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800062c <_ZN18CommandInterpreter10parseFloatEPKcRf+0x118>
 80005e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005e6:	edc7 7a05 	vstr	s15, [r7, #20]
            str++;
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	3301      	adds	r3, #1
 80005ee:	60bb      	str	r3, [r7, #8]
            hasDigits = true;
 80005f0:	2301      	movs	r3, #1
 80005f2:	76fb      	strb	r3, [r7, #27]
        while (isDigit(*str)) {
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	4619      	mov	r1, r3
 80005fa:	68f8      	ldr	r0, [r7, #12]
 80005fc:	f7ff fef2 	bl	80003e4 <_ZN18CommandInterpreter7isDigitEc>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d1d6      	bne.n	80005b4 <_ZN18CommandInterpreter10parseFloatEPKcRf+0xa0>
        }
    }

    result *= sign;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	ed93 7a00 	vldr	s14, [r3]
 800060c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	edc3 7a00 	vstr	s15, [r3]
    return hasDigits;
 800061a:	7efb      	ldrb	r3, [r7, #27]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3720      	adds	r7, #32
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	bf800000 	.word	0xbf800000
 8000628:	3dcccccd 	.word	0x3dcccccd
 800062c:	3dcccccd 	.word	0x3dcccccd

08000630 <_ZN18CommandInterpreter14processCommandEv>:

void CommandInterpreter::processCommand() {
 8000630:	b580      	push	{r7, lr}
 8000632:	b08c      	sub	sp, #48	@ 0x30
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
    if (bufferPos == 0) {
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800063e:	2b00      	cmp	r3, #0
 8000640:	f000 8139 	beq.w	80008b6 <_ZN18CommandInterpreter14processCommandEv+0x286>
        return;
    }

    Command cmd;
    if (!parseCommand(buffer, cmd)) {
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f107 0212 	add.w	r2, r7, #18
 800064a:	4619      	mov	r1, r3
 800064c:	6878      	ldr	r0, [r7, #4]
 800064e:	f7ff fede 	bl	800040e <_ZN18CommandInterpreter12parseCommandEPKcR7Command>
 8000652:	4603      	mov	r3, r0
 8000654:	f083 0301 	eor.w	r3, r3, #1
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2b00      	cmp	r3, #0
 800065c:	f040 812d 	bne.w	80008ba <_ZN18CommandInterpreter14processCommandEv+0x28a>
        return; // Unbekannter Befehl
    }

    // Befehle ohne Parameter - direkt Callback aufrufen
    if (cmd == Command::G2) {
 8000660:	7cbb      	ldrb	r3, [r7, #18]
 8000662:	2b02      	cmp	r3, #2
 8000664:	d10a      	bne.n	800067c <_ZN18CommandInterpreter14processCommandEv+0x4c>
        if (g2Callback) {
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800066c:	2b00      	cmp	r3, #0
 800066e:	f000 8126 	beq.w	80008be <_ZN18CommandInterpreter14processCommandEv+0x28e>
            g2Callback();
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000678:	4798      	blx	r3
        }
        return;
 800067a:	e120      	b.n	80008be <_ZN18CommandInterpreter14processCommandEv+0x28e>
    }

    if (cmd == Command::M114) {
 800067c:	7cbb      	ldrb	r3, [r7, #18]
 800067e:	2b03      	cmp	r3, #3
 8000680:	d10a      	bne.n	8000698 <_ZN18CommandInterpreter14processCommandEv+0x68>
        if (m114Callback) {
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000688:	2b00      	cmp	r3, #0
 800068a:	f000 811a 	beq.w	80008c2 <_ZN18CommandInterpreter14processCommandEv+0x292>
            m114Callback();
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000694:	4798      	blx	r3
        }
        return;
 8000696:	e114      	b.n	80008c2 <_ZN18CommandInterpreter14processCommandEv+0x292>
    }

    // Finde Start der Parameter (nach dem Befehl)
    const char* params = buffer;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (*params && *params != ' ') {
 800069c:	e002      	b.n	80006a4 <_ZN18CommandInterpreter14processCommandEv+0x74>
        params++;
 800069e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a0:	3301      	adds	r3, #1
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (*params && *params != ' ') {
 80006a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d003      	beq.n	80006b4 <_ZN18CommandInterpreter14processCommandEv+0x84>
 80006ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b20      	cmp	r3, #32
 80006b2:	d1f4      	bne.n	800069e <_ZN18CommandInterpreter14processCommandEv+0x6e>
    }

    // Starte mit aktuellen gespeicherten Werten
    float p_val = current_p;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80006ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    float l_val = current_l;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80006c2:	627b      	str	r3, [r7, #36]	@ 0x24
    float u_val = current_u;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80006ca:	623b      	str	r3, [r7, #32]
    float f_val = current_f;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80006d2:	61fb      	str	r3, [r7, #28]

    // Parse Parameter (überschreibe gespeicherte Werte falls vorhanden)
    bool has_p = false;
 80006d4:	2300      	movs	r3, #0
 80006d6:	76fb      	strb	r3, [r7, #27]
    bool has_l = false;
 80006d8:	2300      	movs	r3, #0
 80006da:	76bb      	strb	r3, [r7, #26]
    bool has_u = false;
 80006dc:	2300      	movs	r3, #0
 80006de:	767b      	strb	r3, [r7, #25]
    bool has_f = false;
 80006e0:	2300      	movs	r3, #0
 80006e2:	763b      	strb	r3, [r7, #24]

    const char* current = params;
 80006e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e6:	617b      	str	r3, [r7, #20]
    while (*current) {
 80006e8:	e085      	b.n	80007f6 <_ZN18CommandInterpreter14processCommandEv+0x1c6>
        // Überspringe Leerzeichen
        while (*current == ' ' || *current == '\t') current++;
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	3301      	adds	r3, #1
 80006ee:	617b      	str	r3, [r7, #20]
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b20      	cmp	r3, #32
 80006f6:	d0f8      	beq.n	80006ea <_ZN18CommandInterpreter14processCommandEv+0xba>
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b09      	cmp	r3, #9
 80006fe:	d0f4      	beq.n	80006ea <_ZN18CommandInterpreter14processCommandEv+0xba>
        if (!*current) break;
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d07c      	beq.n	8000802 <_ZN18CommandInterpreter14processCommandEv+0x1d2>

        // Prüfe Parameter-Buchstabe
        char paramType = *current;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	74fb      	strb	r3, [r7, #19]
        if (paramType >= 'a' && paramType <= 'z') {
 800070e:	7cfb      	ldrb	r3, [r7, #19]
 8000710:	2b60      	cmp	r3, #96	@ 0x60
 8000712:	d905      	bls.n	8000720 <_ZN18CommandInterpreter14processCommandEv+0xf0>
 8000714:	7cfb      	ldrb	r3, [r7, #19]
 8000716:	2b7a      	cmp	r3, #122	@ 0x7a
 8000718:	d802      	bhi.n	8000720 <_ZN18CommandInterpreter14processCommandEv+0xf0>
            paramType = paramType - 32; // zu Großbuchstaben
 800071a:	7cfb      	ldrb	r3, [r7, #19]
 800071c:	3b20      	subs	r3, #32
 800071e:	74fb      	strb	r3, [r7, #19]
        }

        if (paramType == 'P' || paramType == 'L' ||
 8000720:	7cfb      	ldrb	r3, [r7, #19]
 8000722:	2b50      	cmp	r3, #80	@ 0x50
 8000724:	d008      	beq.n	8000738 <_ZN18CommandInterpreter14processCommandEv+0x108>
 8000726:	7cfb      	ldrb	r3, [r7, #19]
 8000728:	2b4c      	cmp	r3, #76	@ 0x4c
 800072a:	d005      	beq.n	8000738 <_ZN18CommandInterpreter14processCommandEv+0x108>
 800072c:	7cfb      	ldrb	r3, [r7, #19]
 800072e:	2b55      	cmp	r3, #85	@ 0x55
 8000730:	d002      	beq.n	8000738 <_ZN18CommandInterpreter14processCommandEv+0x108>
            paramType == 'U' || paramType == 'F') {
 8000732:	7cfb      	ldrb	r3, [r7, #19]
 8000734:	2b46      	cmp	r3, #70	@ 0x46
 8000736:	d159      	bne.n	80007ec <_ZN18CommandInterpreter14processCommandEv+0x1bc>

            current++; // Überspringe Parameter-Buchstabe
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	3301      	adds	r3, #1
 800073c:	617b      	str	r3, [r7, #20]

            float value;
            if (parseFloat(current, value)) {
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	461a      	mov	r2, r3
 8000744:	6979      	ldr	r1, [r7, #20]
 8000746:	6878      	ldr	r0, [r7, #4]
 8000748:	f7ff fee4 	bl	8000514 <_ZN18CommandInterpreter10parseFloatEPKcRf>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d03f      	beq.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
                switch (paramType) {
 8000752:	7cfb      	ldrb	r3, [r7, #19]
 8000754:	3b46      	subs	r3, #70	@ 0x46
 8000756:	2b0f      	cmp	r3, #15
 8000758:	d83b      	bhi.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
 800075a:	a201      	add	r2, pc, #4	@ (adr r2, 8000760 <_ZN18CommandInterpreter14processCommandEv+0x130>)
 800075c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000760:	080007bf 	.word	0x080007bf
 8000764:	080007d3 	.word	0x080007d3
 8000768:	080007d3 	.word	0x080007d3
 800076c:	080007d3 	.word	0x080007d3
 8000770:	080007d3 	.word	0x080007d3
 8000774:	080007d3 	.word	0x080007d3
 8000778:	080007ab 	.word	0x080007ab
 800077c:	080007d3 	.word	0x080007d3
 8000780:	080007d3 	.word	0x080007d3
 8000784:	080007d3 	.word	0x080007d3
 8000788:	080007a1 	.word	0x080007a1
 800078c:	080007d3 	.word	0x080007d3
 8000790:	080007d3 	.word	0x080007d3
 8000794:	080007d3 	.word	0x080007d3
 8000798:	080007d3 	.word	0x080007d3
 800079c:	080007b5 	.word	0x080007b5
                    case 'P':
                        p_val = value;
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	62bb      	str	r3, [r7, #40]	@ 0x28
                        has_p = true;
 80007a4:	2301      	movs	r3, #1
 80007a6:	76fb      	strb	r3, [r7, #27]
                        break;
 80007a8:	e00f      	b.n	80007ca <_ZN18CommandInterpreter14processCommandEv+0x19a>
                    case 'L':
                        l_val = value;
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	627b      	str	r3, [r7, #36]	@ 0x24
                        has_l = true;
 80007ae:	2301      	movs	r3, #1
 80007b0:	76bb      	strb	r3, [r7, #26]
                        break;
 80007b2:	e00a      	b.n	80007ca <_ZN18CommandInterpreter14processCommandEv+0x19a>
                    case 'U':
                        u_val = value;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	623b      	str	r3, [r7, #32]
                        has_u = true;
 80007b8:	2301      	movs	r3, #1
 80007ba:	767b      	strb	r3, [r7, #25]
                        break;
 80007bc:	e005      	b.n	80007ca <_ZN18CommandInterpreter14processCommandEv+0x19a>
                    case 'F':
                        f_val = value;
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	61fb      	str	r3, [r7, #28]
                        has_f = true;
 80007c2:	2301      	movs	r3, #1
 80007c4:	763b      	strb	r3, [r7, #24]
                        break;
 80007c6:	bf00      	nop
 80007c8:	e003      	b.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
                }
            }

            // Überspringe bis zum nächsten Leerzeichen oder Ende
            while (*current && *current != ' ' && *current != '\t') {
 80007ca:	e002      	b.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
                current++;
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	3301      	adds	r3, #1
 80007d0:	617b      	str	r3, [r7, #20]
            while (*current && *current != ' ' && *current != '\t') {
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d00c      	beq.n	80007f4 <_ZN18CommandInterpreter14processCommandEv+0x1c4>
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b20      	cmp	r3, #32
 80007e0:	d008      	beq.n	80007f4 <_ZN18CommandInterpreter14processCommandEv+0x1c4>
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b09      	cmp	r3, #9
 80007e8:	d1f0      	bne.n	80007cc <_ZN18CommandInterpreter14processCommandEv+0x19c>
            }
        } else {
 80007ea:	e003      	b.n	80007f4 <_ZN18CommandInterpreter14processCommandEv+0x1c4>
            // Unbekanntes Zeichen, überspringe
            current++;
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	3301      	adds	r3, #1
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	e000      	b.n	80007f6 <_ZN18CommandInterpreter14processCommandEv+0x1c6>
        } else {
 80007f4:	bf00      	nop
    while (*current) {
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	f47f af78 	bne.w	80006f0 <_ZN18CommandInterpreter14processCommandEv+0xc0>
 8000800:	e000      	b.n	8000804 <_ZN18CommandInterpreter14processCommandEv+0x1d4>
        if (!*current) break;
 8000802:	bf00      	nop
        }
    }

    // Aktualisiere gespeicherte Werte nur wenn sie im Befehl vorhanden waren
    if (has_p) current_p = p_val;
 8000804:	7efb      	ldrb	r3, [r7, #27]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d003      	beq.n	8000812 <_ZN18CommandInterpreter14processCommandEv+0x1e2>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800080e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (has_l) current_l = l_val;
 8000812:	7ebb      	ldrb	r3, [r7, #26]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d003      	beq.n	8000820 <_ZN18CommandInterpreter14processCommandEv+0x1f0>
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800081c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    if (has_u) current_u = u_val;
 8000820:	7e7b      	ldrb	r3, [r7, #25]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d003      	beq.n	800082e <_ZN18CommandInterpreter14processCommandEv+0x1fe>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	6a3a      	ldr	r2, [r7, #32]
 800082a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    if (has_f) current_f = f_val; // F ist kommandoübergreifend
 800082e:	7e3b      	ldrb	r3, [r7, #24]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d003      	beq.n	800083c <_ZN18CommandInterpreter14processCommandEv+0x20c>
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	69fa      	ldr	r2, [r7, #28]
 8000838:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    // Rufe entsprechenden Callback auf mit aktuellen Werten
    if (cmd == Command::G0 && g0Callback) {
 800083c:	7cbb      	ldrb	r3, [r7, #18]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d11d      	bne.n	800087e <_ZN18CommandInterpreter14processCommandEv+0x24e>
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000848:	2b00      	cmp	r3, #0
 800084a:	d018      	beq.n	800087e <_ZN18CommandInterpreter14processCommandEv+0x24e>
        g0Callback(current_p, current_l, current_u, current_f);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	edd2 7a25 	vldr	s15, [r2, #148]	@ 0x94
 8000858:	687a      	ldr	r2, [r7, #4]
 800085a:	ed92 7a26 	vldr	s14, [r2, #152]	@ 0x98
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	edd2 6a27 	vldr	s13, [r2, #156]	@ 0x9c
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	ed92 6a28 	vldr	s12, [r2, #160]	@ 0xa0
 800086a:	eef0 1a46 	vmov.f32	s3, s12
 800086e:	eeb0 1a66 	vmov.f32	s2, s13
 8000872:	eef0 0a47 	vmov.f32	s1, s14
 8000876:	eeb0 0a67 	vmov.f32	s0, s15
 800087a:	4798      	blx	r3
 800087c:	e022      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
    } else if (cmd == Command::G1 && g1Callback) {
 800087e:	7cbb      	ldrb	r3, [r7, #18]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d11f      	bne.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800088a:	2b00      	cmp	r3, #0
 800088c:	d01a      	beq.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        g1Callback(current_p, current_l, current_u);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000894:	687a      	ldr	r2, [r7, #4]
 8000896:	edd2 7a25 	vldr	s15, [r2, #148]	@ 0x94
 800089a:	687a      	ldr	r2, [r7, #4]
 800089c:	ed92 7a26 	vldr	s14, [r2, #152]	@ 0x98
 80008a0:	687a      	ldr	r2, [r7, #4]
 80008a2:	edd2 6a27 	vldr	s13, [r2, #156]	@ 0x9c
 80008a6:	eeb0 1a66 	vmov.f32	s2, s13
 80008aa:	eef0 0a47 	vmov.f32	s1, s14
 80008ae:	eeb0 0a67 	vmov.f32	s0, s15
 80008b2:	4798      	blx	r3
 80008b4:	e006      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return;
 80008b6:	bf00      	nop
 80008b8:	e004      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return; // Unbekannter Befehl
 80008ba:	bf00      	nop
 80008bc:	e002      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return;
 80008be:	bf00      	nop
 80008c0:	e000      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return;
 80008c2:	bf00      	nop
    }
}
 80008c4:	3730      	adds	r7, #48	@ 0x30
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop

080008cc <_ZNK18StepperMotorDriver9MmToStepsEf>:
private:
    void StepPulse();
    void EnableOutput(bool en);
    void UpdateMotionProfile();
    void StartMotion(float targetSteps);
    float MmToSteps(float mm) const { return mm * _stepsPerMm; }
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	ed87 0a00 	vstr	s0, [r7]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	ed93 7a07 	vldr	s14, [r3, #28]
 80008de:	edd7 7a00 	vldr	s15, [r7]
 80008e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008e6:	eeb0 0a67 	vmov.f32	s0, s15
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>:
#include "StepperMotorDriver.h"
#include <cmath>

StepperMotorDriver::StepperMotorDriver(GPIO_TypeDef* stepPort, uint16_t stepPin,
 80008f4:	b480      	push	{r7}
 80008f6:	b087      	sub	sp, #28
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6178      	str	r0, [r7, #20]
 80008fc:	6139      	str	r1, [r7, #16]
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	ed87 0a01 	vstr	s0, [r7, #4]
 8000904:	edc7 0a00 	vstr	s1, [r7]
 8000908:	4613      	mov	r3, r2
 800090a:	81fb      	strh	r3, [r7, #14]
                                       GPIO_TypeDef* dirPort,  uint16_t dirPin,
                                       GPIO_TypeDef* enPort,   uint16_t enPin,
                                       float stepsPerRev,
                                       float mmPerRev)
    : _stepPort(stepPort),
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	601a      	str	r2, [r3, #0]
      _dirPort(dirPort),
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	68ba      	ldr	r2, [r7, #8]
 8000916:	605a      	str	r2, [r3, #4]
      _enPort(enPort),
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800091c:	609a      	str	r2, [r3, #8]
      _stepPin(stepPin),
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	89fa      	ldrh	r2, [r7, #14]
 8000922:	819a      	strh	r2, [r3, #12]
      _dirPin(dirPin),
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	8c3a      	ldrh	r2, [r7, #32]
 8000928:	81da      	strh	r2, [r3, #14]
      _enPin(enPin),
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800092e:	821a      	strh	r2, [r3, #16]
      _enabled(false),
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	2200      	movs	r2, #0
 8000934:	749a      	strb	r2, [r3, #18]
      _direction(true),
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	2201      	movs	r2, #1
 800093a:	74da      	strb	r2, [r3, #19]
      _stepsPerRev(stepsPerRev),
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	615a      	str	r2, [r3, #20]
      _mmPerRev(mmPerRev),
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	683a      	ldr	r2, [r7, #0]
 8000946:	619a      	str	r2, [r3, #24]
      _stepsPerMm(stepsPerRev / mmPerRev),
 8000948:	edd7 6a01 	vldr	s13, [r7, #4]
 800094c:	ed97 7a00 	vldr	s14, [r7]
 8000950:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	edc3 7a07 	vstr	s15, [r3, #28]
      _currentPositionSteps(0.0f),
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	f04f 0200 	mov.w	r2, #0
 8000960:	621a      	str	r2, [r3, #32]
      _targetPositionSteps(0.0f),
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	f04f 0200 	mov.w	r2, #0
 8000968:	625a      	str	r2, [r3, #36]	@ 0x24
      _phase(MotionPhase::IDLE),
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	2200      	movs	r2, #0
 800096e:	629a      	str	r2, [r3, #40]	@ 0x28
      _maxSpeed(1000.0f),
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	4a0f      	ldr	r2, [pc, #60]	@ (80009b0 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0xbc>)
 8000974:	62da      	str	r2, [r3, #44]	@ 0x2c
      _acceleration(500.0f),
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	4a0e      	ldr	r2, [pc, #56]	@ (80009b4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0xc0>)
 800097a:	631a      	str	r2, [r3, #48]	@ 0x30
      _jerk(2000.0f),
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	4a0e      	ldr	r2, [pc, #56]	@ (80009b8 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0xc4>)
 8000980:	635a      	str	r2, [r3, #52]	@ 0x34
      _currentSpeed(0.0f),
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	f04f 0200 	mov.w	r2, #0
 8000988:	639a      	str	r2, [r3, #56]	@ 0x38
      _currentAccel(0.0f),
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	f04f 0200 	mov.w	r2, #0
 8000990:	63da      	str	r2, [r3, #60]	@ 0x3c
      _stepAccumulator(0.0f),
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	f04f 0200 	mov.w	r2, #0
 8000998:	641a      	str	r2, [r3, #64]	@ 0x40
      _phaseTime(0)
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	2200      	movs	r2, #0
 800099e:	645a      	str	r2, [r3, #68]	@ 0x44
{
}
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	4618      	mov	r0, r3
 80009a4:	371c      	adds	r7, #28
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	447a0000 	.word	0x447a0000
 80009b4:	43fa0000 	.word	0x43fa0000
 80009b8:	44fa0000 	.word	0x44fa0000

080009bc <_ZN18StepperMotorDriver4InitEv>:

void StepperMotorDriver::Init()
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_dirPort, _dirPin, GPIO_PIN_RESET);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6858      	ldr	r0, [r3, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	89db      	ldrh	r3, [r3, #14]
 80009cc:	2200      	movs	r2, #0
 80009ce:	4619      	mov	r1, r3
 80009d0:	f002 fcba 	bl	8003348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_RESET);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6818      	ldr	r0, [r3, #0]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	899b      	ldrh	r3, [r3, #12]
 80009dc:	2200      	movs	r2, #0
 80009de:	4619      	mov	r1, r3
 80009e0:	f002 fcb2 	bl	8003348 <HAL_GPIO_WritePin>
    EnableOutput(false);
 80009e4:	2100      	movs	r1, #0
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f000 f8d9 	bl	8000b9e <_ZN18StepperMotorDriver12EnableOutputEb>
    _currentPositionSteps = 0.0f;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f04f 0200 	mov.w	r2, #0
 80009f2:	621a      	str	r2, [r3, #32]
}
 80009f4:	bf00      	nop
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <_ZN18StepperMotorDriver12SetDirectionEb>:

void StepperMotorDriver::SetDirection(bool forward)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	70fb      	strb	r3, [r7, #3]
    _direction = forward;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	78fa      	ldrb	r2, [r7, #3]
 8000a0c:	74da      	strb	r2, [r3, #19]
    HAL_GPIO_WritePin(_dirPort, _dirPin, forward ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6858      	ldr	r0, [r3, #4]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	89d9      	ldrh	r1, [r3, #14]
 8000a16:	78fb      	ldrb	r3, [r7, #3]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <_ZN18StepperMotorDriver12SetDirectionEb+0x24>
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e000      	b.n	8000a22 <_ZN18StepperMotorDriver12SetDirectionEb+0x26>
 8000a20:	2300      	movs	r3, #0
 8000a22:	461a      	mov	r2, r3
 8000a24:	f002 fc90 	bl	8003348 <HAL_GPIO_WritePin>
}
 8000a28:	bf00      	nop
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <_ZN18StepperMotorDriver11SetMaxSpeedEf>:

void StepperMotorDriver::SetMaxSpeed(float stepsPerSec)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	ed87 0a00 	vstr	s0, [r7]
    _maxSpeed = stepsPerSec;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	683a      	ldr	r2, [r7, #0]
 8000a40:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8000a42:	bf00      	nop
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <_ZN18StepperMotorDriver15SetAccelerationEf>:

void StepperMotorDriver::SetAcceleration(float stepsPerSec2)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
 8000a56:	ed87 0a00 	vstr	s0, [r7]
    _acceleration = stepsPerSec2;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	683a      	ldr	r2, [r7, #0]
 8000a5e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000a60:	bf00      	nop
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <_ZN18StepperMotorDriver7SetJerkEf>:

void StepperMotorDriver::SetJerk(float stepsPerSec3)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	ed87 0a00 	vstr	s0, [r7]
    _jerk = stepsPerSec3;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	683a      	ldr	r2, [r7, #0]
 8000a7c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr

08000a8a <_ZN18StepperMotorDriver8StartAbsEf>:
    _mmPerRev = mm;
    _stepsPerMm = _stepsPerRev / _mmPerRev;
}

void StepperMotorDriver::StartAbs(float targetPositionMm)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b084      	sub	sp, #16
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
 8000a92:	ed87 0a00 	vstr	s0, [r7]
    float targetSteps = MmToSteps(targetPositionMm);
 8000a96:	ed97 0a00 	vldr	s0, [r7]
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f7ff ff16 	bl	80008cc <_ZNK18StepperMotorDriver9MmToStepsEf>
 8000aa0:	ed87 0a03 	vstr	s0, [r7, #12]
    StartMotion(targetSteps);
 8000aa4:	ed97 0a03 	vldr	s0, [r7, #12]
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f000 f825 	bl	8000af8 <_ZN18StepperMotorDriver11StartMotionEf>
}
 8000aae:	bf00      	nop
 8000ab0:	3710      	adds	r7, #16
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <_ZN18StepperMotorDriver8StartRelEf>:

void StepperMotorDriver::StartRel(float distanceMm)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	ed2d 8b02 	vpush	{d8}
 8000abc:	b084      	sub	sp, #16
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	ed87 0a00 	vstr	s0, [r7]
    float targetSteps = _currentPositionSteps + MmToSteps(distanceMm);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	ed93 8a08 	vldr	s16, [r3, #32]
 8000acc:	ed97 0a00 	vldr	s0, [r7]
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f7ff fefb 	bl	80008cc <_ZNK18StepperMotorDriver9MmToStepsEf>
 8000ad6:	eef0 7a40 	vmov.f32	s15, s0
 8000ada:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000ade:	edc7 7a03 	vstr	s15, [r7, #12]
    StartMotion(targetSteps);
 8000ae2:	ed97 0a03 	vldr	s0, [r7, #12]
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f000 f806 	bl	8000af8 <_ZN18StepperMotorDriver11StartMotionEf>
}
 8000aec:	bf00      	nop
 8000aee:	3710      	adds	r7, #16
 8000af0:	46bd      	mov	sp, r7
 8000af2:	ecbd 8b02 	vpop	{d8}
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <_ZN18StepperMotorDriver11StartMotionEf>:

void StepperMotorDriver::StartMotion(float targetSteps)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	ed87 0a00 	vstr	s0, [r7]
    _targetPositionSteps = targetSteps;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	683a      	ldr	r2, [r7, #0]
 8000b08:	625a      	str	r2, [r3, #36]	@ 0x24

    // Richtung bestimmen
    bool forward = (_targetPositionSteps >= _currentPositionSteps);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	edd3 7a08 	vldr	s15, [r3, #32]
 8000b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b1e:	bfac      	ite	ge
 8000b20:	2301      	movge	r3, #1
 8000b22:	2300      	movlt	r3, #0
 8000b24:	73fb      	strb	r3, [r7, #15]
    SetDirection(forward);
 8000b26:	7bfb      	ldrb	r3, [r7, #15]
 8000b28:	4619      	mov	r1, r3
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f7ff ff66 	bl	80009fc <_ZN18StepperMotorDriver12SetDirectionEb>

    // Bewegung starten
    _enabled = true;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2201      	movs	r2, #1
 8000b34:	749a      	strb	r2, [r3, #18]
    _phase = MotionPhase::JERK_IN;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	629a      	str	r2, [r3, #40]	@ 0x28
    _currentSpeed = 0.0f;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f04f 0200 	mov.w	r2, #0
 8000b42:	639a      	str	r2, [r3, #56]	@ 0x38
    _currentAccel = 0.0f;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f04f 0200 	mov.w	r2, #0
 8000b4a:	63da      	str	r2, [r3, #60]	@ 0x3c
    _stepAccumulator = 0.0f;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f04f 0200 	mov.w	r2, #0
 8000b52:	641a      	str	r2, [r3, #64]	@ 0x40
    _phaseTime = 0;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	645a      	str	r2, [r3, #68]	@ 0x44
    EnableOutput(true);
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f000 f81e 	bl	8000b9e <_ZN18StepperMotorDriver12EnableOutputEb>
}
 8000b62:	bf00      	nop
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <_ZN18StepperMotorDriver4StopEv>:

void StepperMotorDriver::Stop()
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
    _enabled = false;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2200      	movs	r2, #0
 8000b76:	749a      	strb	r2, [r3, #18]
    _phase = MotionPhase::IDLE;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	629a      	str	r2, [r3, #40]	@ 0x28
    _currentSpeed = 0.0f;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f04f 0200 	mov.w	r2, #0
 8000b84:	639a      	str	r2, [r3, #56]	@ 0x38
    _currentAccel = 0.0f;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f04f 0200 	mov.w	r2, #0
 8000b8c:	63da      	str	r2, [r3, #60]	@ 0x3c
    EnableOutput(false);
 8000b8e:	2100      	movs	r1, #0
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f000 f804 	bl	8000b9e <_ZN18StepperMotorDriver12EnableOutputEb>
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <_ZN18StepperMotorDriver12EnableOutputEb>:

void StepperMotorDriver::EnableOutput(bool en)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b082      	sub	sp, #8
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(_enPort, _enPin, en ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6898      	ldr	r0, [r3, #8]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	8a19      	ldrh	r1, [r3, #16]
 8000bb2:	78fb      	ldrb	r3, [r7, #3]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <_ZN18StepperMotorDriver12EnableOutputEb+0x1e>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	e000      	b.n	8000bbe <_ZN18StepperMotorDriver12EnableOutputEb+0x20>
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	f002 fbc2 	bl	8003348 <HAL_GPIO_WritePin>
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <_ZN18StepperMotorDriver9StepPulseEv>:

void StepperMotorDriver::StepPulse()
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_SET);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6818      	ldr	r0, [r3, #0]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	899b      	ldrh	r3, [r3, #12]
 8000bdc:	2201      	movs	r2, #1
 8000bde:	4619      	mov	r1, r3
 8000be0:	f002 fbb2 	bl	8003348 <HAL_GPIO_WritePin>
    for (volatile int i = 0; i < 60; ++i) { __NOP(); }
 8000be4:	2300      	movs	r3, #0
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	e003      	b.n	8000bf2 <_ZN18StepperMotorDriver9StepPulseEv+0x26>
 8000bea:	bf00      	nop
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	2b3b      	cmp	r3, #59	@ 0x3b
 8000bf6:	bfd4      	ite	le
 8000bf8:	2301      	movle	r3, #1
 8000bfa:	2300      	movgt	r3, #0
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d1f3      	bne.n	8000bea <_ZN18StepperMotorDriver9StepPulseEv+0x1e>
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_RESET);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	6818      	ldr	r0, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	899b      	ldrh	r3, [r3, #12]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f002 fb9b 	bl	8003348 <HAL_GPIO_WritePin>
}
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <_ZN18StepperMotorDriver19UpdateMotionProfileEv>:

void StepperMotorDriver::UpdateMotionProfile()
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
    const float dt = 0.001f;  // 1 ms in Sekunden
 8000c24:	4bb2      	ldr	r3, [pc, #712]	@ (8000ef0 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2d4>)
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
    _phaseTime++;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2c:	1c5a      	adds	r2, r3, #1
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	645a      	str	r2, [r3, #68]	@ 0x44

    // Verbleibende Distanz berechnen
    float remainingSteps = fabsf(_targetPositionSteps - _currentPositionSteps);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	edd3 7a08 	vldr	s15, [r3, #32]
 8000c3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c42:	eef0 7ae7 	vabs.f32	s15, s15
 8000c46:	edc7 7a08 	vstr	s15, [r7, #32]

    // Prüfen ob Ziel erreicht
    if (remainingSteps < 0.5f)
 8000c4a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c4e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000c52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5a:	d507      	bpl.n	8000c6c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x50>
    {
        Stop();
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f7ff ff84 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
        _currentPositionSteps = _targetPositionSteps;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	621a      	str	r2, [r3, #32]
        return;
 8000c6a:	e1c1      	b.n	8000ff0 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3d4>
    }

    switch (_phase)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c70:	3b01      	subs	r3, #1
 8000c72:	2b06      	cmp	r3, #6
 8000c74:	f200 8191 	bhi.w	8000f9a <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x37e>
 8000c78:	a201      	add	r2, pc, #4	@ (adr r2, 8000c80 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x64>)
 8000c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c7e:	bf00      	nop
 8000c80:	08000c9d 	.word	0x08000c9d
 8000c84:	08000ce9 	.word	0x08000ce9
 8000c88:	08000d91 	.word	0x08000d91
 8000c8c:	08000e3d 	.word	0x08000e3d
 8000c90:	08000e99 	.word	0x08000e99
 8000c94:	08000efd 	.word	0x08000efd
 8000c98:	08000f3b 	.word	0x08000f3b
    {
        case MotionPhase::JERK_IN:
        {
            // Beschleunigung steigt linear
            _currentAccel += _jerk * dt;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8000ca8:	eddf 6a93 	vldr	s13, [pc, #588]	@ 8000ef8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2dc>
 8000cac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            if (_currentAccel >= _acceleration)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000cc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cce:	da00      	bge.n	8000cd2 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0xb6>
            {
                _currentAccel = _acceleration;
                _phase = MotionPhase::ACCEL;
                _phaseTime = 0;
            }
            break;
 8000cd0:	e164      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
                _currentAccel = _acceleration;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	63da      	str	r2, [r3, #60]	@ 0x3c
                _phase = MotionPhase::ACCEL;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2202      	movs	r2, #2
 8000cde:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	645a      	str	r2, [r3, #68]	@ 0x44
            break;
 8000ce6:	e159      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
        }

        case MotionPhase::ACCEL:
        {
            // Konstante Beschleunigung
            _currentAccel = _acceleration;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	63da      	str	r2, [r3, #60]	@ 0x3c

            // Prüfen ob wir Maximalgeschwindigkeit erreichen
            float speedDiff = _maxSpeed - _currentSpeed;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000cfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d00:	edc7 7a05 	vstr	s15, [r7, #20]
            float accelNeeded = (_currentAccel * _currentAccel) / (2.0f * _jerk);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000d10:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8000d1a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d22:	edc7 7a04 	vstr	s15, [r7, #16]

            if (speedDiff <= accelNeeded)
 8000d26:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d36:	d805      	bhi.n	8000d44 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x128>
            {
                _phase = MotionPhase::JERK_OUT_ACCEL;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2200      	movs	r2, #0
 8000d42:	645a      	str	r2, [r3, #68]	@ 0x44
            }

            // Prüfen ob wir bremsen müssen
            float stepsToStop = (_currentSpeed * _currentSpeed) / (2.0f * _acceleration);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000d50:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000d5a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000d5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d62:	edc7 7a03 	vstr	s15, [r7, #12]
            if (remainingSteps <= stepsToStop * 1.2f)  // 20% Sicherheit
 8000d66:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d6a:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8000ef4 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2d8>
 8000d6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d72:	ed97 7a08 	vldr	s14, [r7, #32]
 8000d76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d7e:	d900      	bls.n	8000d82 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x166>
            {
                _phase = MotionPhase::JERK_IN_DECEL;
                _phaseTime = 0;
            }
            break;
 8000d80:	e10c      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
                _phase = MotionPhase::JERK_IN_DECEL;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2205      	movs	r2, #5
 8000d86:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	645a      	str	r2, [r3, #68]	@ 0x44
            break;
 8000d8e:	e105      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
        }

        case MotionPhase::JERK_OUT_ACCEL:
        {
            // Beschleunigung fällt ab
            _currentAccel -= _jerk * dt;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8000d9c:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8000ef8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2dc>
 8000da0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000da4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            if (_currentAccel <= 0.0f || _currentSpeed >= _maxSpeed)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000db4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dbc:	d90a      	bls.n	8000dd4 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x1b8>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000dca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd2:	db0d      	blt.n	8000df0 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x1d4>
            {
                _currentAccel = 0.0f;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f04f 0200 	mov.w	r2, #0
 8000dda:	63da      	str	r2, [r3, #60]	@ 0x3c
                _currentSpeed = _maxSpeed;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	639a      	str	r2, [r3, #56]	@ 0x38
                _phase = MotionPhase::CONSTANT;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2204      	movs	r2, #4
 8000de8:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2200      	movs	r2, #0
 8000dee:	645a      	str	r2, [r3, #68]	@ 0x44
            }

            // Prüfen ob wir bremsen müssen
            float stopsToStop = (_currentSpeed * _currentSpeed) / (2.0f * _acceleration);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000dfc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000e06:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e0e:	edc7 7a06 	vstr	s15, [r7, #24]
            if (remainingSteps <= stopsToStop * 1.2f)
 8000e12:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e16:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8000ef4 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2d8>
 8000e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e1e:	ed97 7a08 	vldr	s14, [r7, #32]
 8000e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e2a:	d900      	bls.n	8000e2e <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x212>
            {
                _phase = MotionPhase::JERK_IN_DECEL;
                _phaseTime = 0;
            }
            break;
 8000e2c:	e0b6      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
                _phase = MotionPhase::JERK_IN_DECEL;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2205      	movs	r2, #5
 8000e32:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2200      	movs	r2, #0
 8000e38:	645a      	str	r2, [r3, #68]	@ 0x44
            break;
 8000e3a:	e0af      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
        }

        case MotionPhase::CONSTANT:
        {
            // Konstante Geschwindigkeit
            _currentAccel = 0.0f;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f04f 0200 	mov.w	r2, #0
 8000e42:	63da      	str	r2, [r3, #60]	@ 0x3c
            _currentSpeed = _maxSpeed;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	639a      	str	r2, [r3, #56]	@ 0x38

            // Prüfen ob wir bremsen müssen
            float stepsToStop = (_currentSpeed * _currentSpeed) / (2.0f * _acceleration);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000e58:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000e62:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e6a:	edc7 7a07 	vstr	s15, [r7, #28]
            if (remainingSteps <= stepsToStop * 1.2f)
 8000e6e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e72:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000ef4 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2d8>
 8000e76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8000e7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e86:	d900      	bls.n	8000e8a <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x26e>
            {
                _phase = MotionPhase::JERK_IN_DECEL;
                _phaseTime = 0;
            }
            break;
 8000e88:	e088      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
                _phase = MotionPhase::JERK_IN_DECEL;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2205      	movs	r2, #5
 8000e8e:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	645a      	str	r2, [r3, #68]	@ 0x44
            break;
 8000e96:	e081      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
        }

        case MotionPhase::JERK_IN_DECEL:
        {
            // Bremsbeschleunigung steigt
            _currentAccel -= _jerk * dt;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8000ea4:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8000ef8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2dc>
 8000ea8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000eac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            if (_currentAccel <= -_acceleration)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000ec2:	eef1 7a67 	vneg.f32	s15, s15
 8000ec6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ece:	d900      	bls.n	8000ed2 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2b6>
            {
                _currentAccel = -_acceleration;
                _phase = MotionPhase::DECEL;
                _phaseTime = 0;
            }
            break;
 8000ed0:	e064      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
                _currentAccel = -_acceleration;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000ed8:	eef1 7a67 	vneg.f32	s15, s15
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
                _phase = MotionPhase::DECEL;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2206      	movs	r2, #6
 8000ee6:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2200      	movs	r2, #0
 8000eec:	645a      	str	r2, [r3, #68]	@ 0x44
            break;
 8000eee:	e055      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
 8000ef0:	3a83126f 	.word	0x3a83126f
 8000ef4:	3f99999a 	.word	0x3f99999a
 8000ef8:	3a83126f 	.word	0x3a83126f
        }

        case MotionPhase::DECEL:
        {
            // Konstantes Bremsen
            _currentAccel = -_acceleration;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000f02:	eef1 7a67 	vneg.f32	s15, s15
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

            // Prüfen ob wir Jerk-Out starten müssen
            if (_currentSpeed <= _acceleration / 2.0f)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8000f18:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8000f1c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000f20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f28:	d900      	bls.n	8000f2c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x310>
            {
                _phase = MotionPhase::JERK_OUT_DECEL;
                _phaseTime = 0;
            }
            break;
 8000f2a:	e037      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
                _phase = MotionPhase::JERK_OUT_DECEL;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2207      	movs	r2, #7
 8000f30:	629a      	str	r2, [r3, #40]	@ 0x28
                _phaseTime = 0;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	645a      	str	r2, [r3, #68]	@ 0x44
            break;
 8000f38:	e030      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
        }

        case MotionPhase::JERK_OUT_DECEL:
        {
            // Bremsbeschleunigung fällt ab
            _currentAccel += _jerk * dt;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8000f46:	ed5f 6a14 	vldr	s13, [pc, #-80]	@ 8000ef8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2dc>
 8000f4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            if (_currentAccel >= 0.0f || _currentSpeed <= 0.0f)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000f5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f66:	da08      	bge.n	8000f7a <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x35e>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000f6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f76:	d900      	bls.n	8000f7a <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x35e>
                _currentAccel = 0.0f;
                _currentSpeed = 0.0f;
                Stop();
                _currentPositionSteps = _targetPositionSteps;
            }
            break;
 8000f78:	e010      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
                _currentAccel = 0.0f;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f04f 0200 	mov.w	r2, #0
 8000f80:	63da      	str	r2, [r3, #60]	@ 0x3c
                _currentSpeed = 0.0f;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f04f 0200 	mov.w	r2, #0
 8000f88:	639a      	str	r2, [r3, #56]	@ 0x38
                Stop();
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f7ff fded 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
                _currentPositionSteps = _targetPositionSteps;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	621a      	str	r2, [r3, #32]
            break;
 8000f98:	e000      	b.n	8000f9c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x380>
        }

        default:
            break;
 8000f9a:	bf00      	nop
    }

    // Geschwindigkeit aktualisieren
    _currentSpeed += _currentAccel * dt;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8000fa8:	ed5f 6a2d 	vldr	s13, [pc, #-180]	@ 8000ef8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2dc>
 8000fac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

    // Begrenzung
    if (_currentSpeed > _maxSpeed)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000fc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	dd03      	ble.n	8000fd8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3bc>
        _currentSpeed = _maxSpeed;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	639a      	str	r2, [r3, #56]	@ 0x38
    if (_currentSpeed < 0.0f)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8000fde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe6:	d503      	bpl.n	8000ff0 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3d4>
        _currentSpeed = 0.0f;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000ff0:	3728      	adds	r7, #40	@ 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop

08000ff8 <_ZN18StepperMotorDriver11OnTimerTickEv>:

void StepperMotorDriver::OnTimerTick()
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
    if (!_enabled || _phase == MotionPhase::IDLE)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	7c9b      	ldrb	r3, [r3, #18]
 8001004:	f083 0301 	eor.w	r3, r3, #1
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d149      	bne.n	80010a2 <_ZN18StepperMotorDriver11OnTimerTickEv+0xaa>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001012:	2b00      	cmp	r3, #0
 8001014:	d045      	beq.n	80010a2 <_ZN18StepperMotorDriver11OnTimerTickEv+0xaa>
        return;

    UpdateMotionProfile();
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff fe00 	bl	8000c1c <_ZN18StepperMotorDriver19UpdateMotionProfileEv>

    // Schritte generieren basierend auf aktueller Geschwindigkeit
    const float dt = 0.001f;  // 1 ms
 800101c:	4b23      	ldr	r3, [pc, #140]	@ (80010ac <_ZN18StepperMotorDriver11OnTimerTickEv+0xb4>)
 800101e:	60fb      	str	r3, [r7, #12]
    _stepAccumulator += _currentSpeed * dt;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800102c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80010b0 <_ZN18StepperMotorDriver11OnTimerTickEv+0xb8>
 8001030:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001034:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

    // Ganze Schritte ausführen
    while (_stepAccumulator >= 1.0f)
 800103e:	e025      	b.n	800108c <_ZN18StepperMotorDriver11OnTimerTickEv+0x94>
    {
        StepPulse();
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff fdc3 	bl	8000bcc <_ZN18StepperMotorDriver9StepPulseEv>
        _stepAccumulator -= 1.0f;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800104c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001050:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

        // Position aktualisieren (Richtung beachten)
        if (_direction)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	7cdb      	ldrb	r3, [r3, #19]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d00a      	beq.n	8001078 <_ZN18StepperMotorDriver11OnTimerTickEv+0x80>
            _currentPositionSteps += 1.0f;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	edd3 7a08 	vldr	s15, [r3, #32]
 8001068:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800106c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	edc3 7a08 	vstr	s15, [r3, #32]
 8001076:	e009      	b.n	800108c <_ZN18StepperMotorDriver11OnTimerTickEv+0x94>
        else
            _currentPositionSteps -= 1.0f;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	edd3 7a08 	vldr	s15, [r3, #32]
 800107e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001082:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	edc3 7a08 	vstr	s15, [r3, #32]
    while (_stepAccumulator >= 1.0f)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001092:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001096:	eef4 7ac7 	vcmpe.f32	s15, s14
 800109a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109e:	dacf      	bge.n	8001040 <_ZN18StepperMotorDriver11OnTimerTickEv+0x48>
 80010a0:	e000      	b.n	80010a4 <_ZN18StepperMotorDriver11OnTimerTickEv+0xac>
        return;
 80010a2:	bf00      	nop
    }
}
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	3a83126f 	.word	0x3a83126f
 80010b0:	3a83126f 	.word	0x3a83126f

080010b4 <_ZN19StepperTimerManagerC1Ev>:
#include "StepperTimerManager.h"

StepperTimerManager::StepperTimerManager() : _count(0)
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2020 	strb.w	r2, [r3, #32]
{
    for (int i = 0; i < MAX_STEPPERS; ++i)
 80010c4:	2300      	movs	r3, #0
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	e007      	b.n	80010da <_ZN19StepperTimerManagerC1Ev+0x26>
        _steppers[i] = nullptr;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	2100      	movs	r1, #0
 80010d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < MAX_STEPPERS; ++i)
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	3301      	adds	r3, #1
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2b07      	cmp	r3, #7
 80010de:	ddf4      	ble.n	80010ca <_ZN19StepperTimerManagerC1Ev+0x16>
}
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4618      	mov	r0, r3
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <_ZN19StepperTimerManager8InstanceEv>:

StepperTimerManager& StepperTimerManager::Instance()
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    static StepperTimerManager instance;
 80010f4:	4b10      	ldr	r3, [pc, #64]	@ (8001138 <_ZN19StepperTimerManager8InstanceEv+0x48>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f3bf 8f5b 	dmb	ish
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b00      	cmp	r3, #0
 8001102:	bf0c      	ite	eq
 8001104:	2301      	moveq	r3, #1
 8001106:	2300      	movne	r3, #0
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d010      	beq.n	8001130 <_ZN19StepperTimerManager8InstanceEv+0x40>
 800110e:	480a      	ldr	r0, [pc, #40]	@ (8001138 <_ZN19StepperTimerManager8InstanceEv+0x48>)
 8001110:	f004 fc97 	bl	8005a42 <__cxa_guard_acquire>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	bf14      	ite	ne
 800111a:	2301      	movne	r3, #1
 800111c:	2300      	moveq	r3, #0
 800111e:	b2db      	uxtb	r3, r3
 8001120:	2b00      	cmp	r3, #0
 8001122:	d005      	beq.n	8001130 <_ZN19StepperTimerManager8InstanceEv+0x40>
 8001124:	4805      	ldr	r0, [pc, #20]	@ (800113c <_ZN19StepperTimerManager8InstanceEv+0x4c>)
 8001126:	f7ff ffc5 	bl	80010b4 <_ZN19StepperTimerManagerC1Ev>
 800112a:	4803      	ldr	r0, [pc, #12]	@ (8001138 <_ZN19StepperTimerManager8InstanceEv+0x48>)
 800112c:	f004 fc95 	bl	8005a5a <__cxa_guard_release>
    return instance;
 8001130:	4b02      	ldr	r3, [pc, #8]	@ (800113c <_ZN19StepperTimerManager8InstanceEv+0x4c>)
}
 8001132:	4618      	mov	r0, r3
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	200000a0 	.word	0x200000a0
 800113c:	2000007c 	.word	0x2000007c

08001140 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>:

void StepperTimerManager::RegisterStepper(StepperMotorDriver* stepper)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
    if (_count < MAX_STEPPERS)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001150:	2b07      	cmp	r3, #7
 8001152:	d80c      	bhi.n	800116e <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver+0x2e>
        _steppers[_count++] = stepper;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 3020 	ldrb.w	r3, [r3, #32]
 800115a:	1c5a      	adds	r2, r3, #1
 800115c:	b2d1      	uxtb	r1, r2
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	f882 1020 	strb.w	r1, [r2, #32]
 8001164:	4619      	mov	r1, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	683a      	ldr	r2, [r7, #0]
 800116a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr

0800117a <_ZN19StepperTimerManager11OnTimerTickEv>:
        }
    }
}

void StepperTimerManager::OnTimerTick()
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b084      	sub	sp, #16
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < _count; ++i)
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	e009      	b.n	800119c <_ZN19StepperTimerManager11OnTimerTickEv+0x22>
    {
        _steppers[i]->OnTimerTick();
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff31 	bl	8000ff8 <_ZN18StepperMotorDriver11OnTimerTickEv>
    for (int i = 0; i < _count; ++i)
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	3301      	adds	r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011a2:	461a      	mov	r2, r3
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4293      	cmp	r3, r2
 80011a8:	dbee      	blt.n	8001188 <_ZN19StepperTimerManager11OnTimerTickEv+0xe>
    }
}
 80011aa:	bf00      	nop
 80011ac:	bf00      	nop
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>:
    float GetCurrentPositionMm() const { return _currentPositionSteps / _stepsPerMm; }
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	ed93 7a08 	vldr	s14, [r3, #32]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	edd3 7a07 	vldr	s15, [r3, #28]
 80011c8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011cc:	eef0 7a66 	vmov.f32	s15, s13
 80011d0:	eeb0 0a67 	vmov.f32	s0, s15
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80011de:	b480      	push	{r7}
 80011e0:	b083      	sub	sp, #12
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	6078      	str	r0, [r7, #4]
 80011e6:	6039      	str	r1, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       noexcept { return &_M_pod_data[0]; }
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const noexcept { return &_M_pod_data[0]; }
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4618      	mov	r0, r3
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d005      	beq.n	800123e <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	2203      	movs	r2, #3
 800123c:	4798      	blx	r3
    }
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	2b00      	cmp	r3, #0
 8001256:	bf0c      	ite	eq
 8001258:	2301      	moveq	r3, #1
 800125a:	2300      	movne	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	4618      	mov	r0, r3
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <_ZN5Timer5startEv>:
    void update();

    /**
     * @brief Timer starten/aktivieren
     */
    void start() {
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
        is_active_ = true;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2201      	movs	r2, #1
 8001276:	721a      	strb	r2, [r3, #8]
        current_time_ = 0;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	605a      	str	r2, [r3, #4]
    }
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 800128a:	b580      	push	{r7, lr}
 800128c:	b084      	sub	sp, #16
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f000 fe14 	bl	8001ec4 <_ZNSt15__new_allocatorIP5TimerED1Ev>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4618      	mov	r0, r3
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <_ZNSt12_Vector_baseIP5TimerSaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f000 fc85 	bl	8001bc0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implC1Ev>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <_ZNSt6vectorIP5TimerSaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ffeb 	bl	80012a6 <_ZNSt12_Vector_baseIP5TimerSaIS1_EEC1Ev>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <_ZN12TimerManagerC1Ev>:
            }
        }
    }

private:
    TimerManager() = default;
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ffeb 	bl	80012c0 <_ZNSt6vectorIP5TimerSaIS1_EEC1Ev>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4618      	mov	r0, r3
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <_ZN12TimerManagerD1Ev>:
    ~TimerManager() = default;
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 fc88 	bl	8001c14 <_ZNSt6vectorIP5TimerSaIS1_EED1Ev>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4618      	mov	r0, r3
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <__tcf_0>:
        static TimerManager instance;
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
 8001314:	4801      	ldr	r0, [pc, #4]	@ (800131c <__tcf_0+0xc>)
 8001316:	f7ff ffed 	bl	80012f4 <_ZN12TimerManagerD1Ev>
 800131a:	bd80      	pop	{r7, pc}
 800131c:	200000a4 	.word	0x200000a4

08001320 <_ZN12TimerManager11getInstanceEv>:
    static TimerManager& getInstance() {
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
        static TimerManager instance;
 8001324:	4b11      	ldr	r3, [pc, #68]	@ (800136c <_ZN12TimerManager11getInstanceEv+0x4c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f3bf 8f5b 	dmb	ish
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b00      	cmp	r3, #0
 8001332:	bf0c      	ite	eq
 8001334:	2301      	moveq	r3, #1
 8001336:	2300      	movne	r3, #0
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	d013      	beq.n	8001366 <_ZN12TimerManager11getInstanceEv+0x46>
 800133e:	480b      	ldr	r0, [pc, #44]	@ (800136c <_ZN12TimerManager11getInstanceEv+0x4c>)
 8001340:	f004 fb7f 	bl	8005a42 <__cxa_guard_acquire>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	bf14      	ite	ne
 800134a:	2301      	movne	r3, #1
 800134c:	2300      	moveq	r3, #0
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b00      	cmp	r3, #0
 8001352:	d008      	beq.n	8001366 <_ZN12TimerManager11getInstanceEv+0x46>
 8001354:	4806      	ldr	r0, [pc, #24]	@ (8001370 <_ZN12TimerManager11getInstanceEv+0x50>)
 8001356:	f7ff ffc0 	bl	80012da <_ZN12TimerManagerC1Ev>
 800135a:	4806      	ldr	r0, [pc, #24]	@ (8001374 <_ZN12TimerManager11getInstanceEv+0x54>)
 800135c:	f004 fbaf 	bl	8005abe <atexit>
 8001360:	4802      	ldr	r0, [pc, #8]	@ (800136c <_ZN12TimerManager11getInstanceEv+0x4c>)
 8001362:	f004 fb7a 	bl	8005a5a <__cxa_guard_release>
        return instance;
 8001366:	4b02      	ldr	r3, [pc, #8]	@ (8001370 <_ZN12TimerManager11getInstanceEv+0x50>)
    }
 8001368:	4618      	mov	r0, r3
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200000b0 	.word	0x200000b0
 8001370:	200000a4 	.word	0x200000a4
 8001374:	08001311 	.word	0x08001311

08001378 <_ZN12TimerManager9updateAllEv>:
    void updateAll() {
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
        for (auto* timer : timers_) {
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	6978      	ldr	r0, [r7, #20]
 8001386:	f000 fc63 	bl	8001c50 <_ZNSt6vectorIP5TimerSaIS1_EE5beginEv>
 800138a:	4603      	mov	r3, r0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	6978      	ldr	r0, [r7, #20]
 8001390:	f000 fc6e 	bl	8001c70 <_ZNSt6vectorIP5TimerSaIS1_EE3endEv>
 8001394:	4603      	mov	r3, r0
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	e012      	b.n	80013c0 <_ZN12TimerManager9updateAllEv+0x48>
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fc9f 	bl	8001ce2 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEdeEv>
 80013a4:	4603      	mov	r3, r0
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	613b      	str	r3, [r7, #16]
            if (timer != nullptr) {
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d002      	beq.n	80013b6 <_ZN12TimerManager9updateAllEv+0x3e>
                timer->update();
 80013b0:	6938      	ldr	r0, [r7, #16]
 80013b2:	f000 f868 	bl	8001486 <_ZN5Timer6updateEv>
        for (auto* timer : timers_) {
 80013b6:	f107 030c 	add.w	r3, r7, #12
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 fc81 	bl	8001cc2 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEppEv>
 80013c0:	f107 0208 	add.w	r2, r7, #8
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	4611      	mov	r1, r2
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fc61 	bl	8001c92 <_ZN9__gnu_cxxneIPP5TimerSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1e1      	bne.n	800139a <_ZN12TimerManager9updateAllEv+0x22>
    }
 80013d6:	bf00      	nop
 80013d8:	bf00      	nop
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_ZN12TimerManager13registerTimerEP5Timer>:
    void registerTimer(Timer* timer) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
        if (timer != nullptr) {
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d005      	beq.n	80013fc <_ZN12TimerManager13registerTimerEP5Timer+0x1c>
            timers_.push_back(timer);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	463a      	mov	r2, r7
 80013f4:	4611      	mov	r1, r2
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 fc7f 	bl	8001cfa <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_>
    }
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <_ZNSt8functionIFvvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff ff07 	bl	8001222 <_ZNSt14_Function_baseD1Ev>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <_ZN5TimerC1EmSt8functionIFvvEEbbb>:
    std::vector<Timer*> timers_;
};


// Implementation der Timer-Methoden
inline Timer::Timer(uint32_t timeout_ms, CallbackFunction callback, bool auto_register, bool auto_restart, bool auto_start)
 800141e:	b580      	push	{r7, lr}
 8001420:	b084      	sub	sp, #16
 8001422:	af00      	add	r7, sp, #0
 8001424:	60f8      	str	r0, [r7, #12]
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
 800142a:	70fb      	strb	r3, [r7, #3]
    : timeout_(timeout_ms)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	601a      	str	r2, [r3, #0]
    , current_time_(0)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2200      	movs	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
    , is_active_(false)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2200      	movs	r2, #0
 800143c:	721a      	strb	r2, [r3, #8]
    , auto_restart_(auto_restart)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	7e3a      	ldrb	r2, [r7, #24]
 8001442:	725a      	strb	r2, [r3, #9]
    , callback_(callback)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	330c      	adds	r3, #12
 8001448:	6879      	ldr	r1, [r7, #4]
 800144a:	4618      	mov	r0, r3
 800144c:	f000 fcb4 	bl	8001db8 <_ZNSt8functionIFvvEEC1ERKS1_>
    , is_registered_(false)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2200      	movs	r2, #0
 8001454:	771a      	strb	r2, [r3, #28]
{
    if (auto_register) {
 8001456:	78fb      	ldrb	r3, [r7, #3]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d009      	beq.n	8001470 <_ZN5TimerC1EmSt8functionIFvvEEbbb+0x52>
        TimerManager::getInstance().registerTimer(this);
 800145c:	f7ff ff60 	bl	8001320 <_ZN12TimerManager11getInstanceEv>
 8001460:	4603      	mov	r3, r0
 8001462:	68f9      	ldr	r1, [r7, #12]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ffbb 	bl	80013e0 <_ZN12TimerManager13registerTimerEP5Timer>
        is_registered_ = true;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2201      	movs	r2, #1
 800146e:	771a      	strb	r2, [r3, #28]
    }

    // Automatischer Start wenn gewünscht
    if (auto_start) {
 8001470:	7f3b      	ldrb	r3, [r7, #28]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d002      	beq.n	800147c <_ZN5TimerC1EmSt8functionIFvvEEbbb+0x5e>
        start();
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f7ff fef7 	bl	800126a <_ZN5Timer5startEv>
    }
}
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <_ZN5Timer6updateEv>:
    if (is_registered_) {
        TimerManager::getInstance().unregisterTimer(this);
    }
}

inline void Timer::update() {
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
    if (!is_active_) {
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	7a1b      	ldrb	r3, [r3, #8]
 8001492:	f083 0301 	eor.w	r3, r3, #1
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d124      	bne.n	80014e6 <_ZN5Timer6updateEv+0x60>
        return;
    }

    current_time_ += 10; // 10ms Inkrement
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f103 020a 	add.w	r2, r3, #10
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	605a      	str	r2, [r3, #4]

    if (current_time_ >= timeout_) {
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685a      	ldr	r2, [r3, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d319      	bcc.n	80014e8 <_ZN5Timer6updateEv+0x62>
        // Timer abgelaufen - Callback NUR aufrufen wenn gesetzt!
        if (callback_) {  // <-- GESCHÜTZT: Prüfung ob Callback existiert
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	330c      	adds	r3, #12
 80014b8:	4618      	mov	r0, r3
 80014ba:	f000 fb71 	bl	8001ba0 <_ZNKSt8functionIFvvEEcvbEv>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d004      	beq.n	80014ce <_ZN5Timer6updateEv+0x48>
            callback_();
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	330c      	adds	r3, #12
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 fca0 	bl	8001e0e <_ZNKSt8functionIFvvEEclEv>
        }

        // Auto-Restart Logik
        if (auto_restart_) {
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	7a5b      	ldrb	r3, [r3, #9]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d003      	beq.n	80014de <_ZN5Timer6updateEv+0x58>
            current_time_ = 0;  // Timer zurücksetzen und weiterlaufen
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	e004      	b.n	80014e8 <_ZN5Timer6updateEv+0x62>
            // is_active_ bleibt true
        } else {
            is_active_ = false;  // Timer stoppen
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2200      	movs	r2, #0
 80014e2:	721a      	strb	r2, [r3, #8]
 80014e4:	e000      	b.n	80014e8 <_ZN5Timer6updateEv+0x62>
        return;
 80014e6:	bf00      	nop
        }
    }
}
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	char	buffer	=	'>' ;
 80014f8:	233e      	movs	r3, #62	@ 0x3e
 80014fa:	73fb      	strb	r3, [r7, #15]
	if (htim->Instance == TIM2) {
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001504:	d106      	bne.n	8001514 <HAL_TIM_PeriodElapsedCallback+0x24>
		TimerManager::getInstance().updateAll();
 8001506:	f7ff ff0b 	bl	8001320 <_ZN12TimerManager11getInstanceEv>
 800150a:	4603      	mov	r3, r0
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ff33 	bl	8001378 <_ZN12TimerManager9updateAllEv>
	} else if (htim->Instance == TIM3) {
		StepperTimerManager::Instance().OnTimerTick();
	}
}
 8001512:	e00a      	b.n	800152a <HAL_TIM_PeriodElapsedCallback+0x3a>
	} else if (htim->Instance == TIM3) {
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a06      	ldr	r2, [pc, #24]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d105      	bne.n	800152a <HAL_TIM_PeriodElapsedCallback+0x3a>
		StepperTimerManager::Instance().OnTimerTick();
 800151e:	f7ff fde7 	bl	80010f0 <_ZN19StepperTimerManager8InstanceEv>
 8001522:	4603      	mov	r3, r0
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fe28 	bl	800117a <_ZN19StepperTimerManager11OnTimerTickEv>
}
 800152a:	bf00      	nop
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40000400 	.word	0x40000400

08001538 <_Z12InitSteppersv>:

StepperMotorDriver stepperLoad(GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1, GPIOB, GPIO_PIN_2);
StepperMotorDriver stepperUnload(GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_6);

void InitSteppers()
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
    stepperPreLoad.Init();
 800153c:	4817      	ldr	r0, [pc, #92]	@ (800159c <_Z12InitSteppersv+0x64>)
 800153e:	f7ff fa3d 	bl	80009bc <_ZN18StepperMotorDriver4InitEv>
    stepperLoad.Init();
 8001542:	4817      	ldr	r0, [pc, #92]	@ (80015a0 <_Z12InitSteppersv+0x68>)
 8001544:	f7ff fa3a 	bl	80009bc <_ZN18StepperMotorDriver4InitEv>
    stepperUnload.Init();
 8001548:	4816      	ldr	r0, [pc, #88]	@ (80015a4 <_Z12InitSteppersv+0x6c>)
 800154a:	f7ff fa37 	bl	80009bc <_ZN18StepperMotorDriver4InitEv>

    // Beim Start werden sie registriert, aber sie bleiben deaktiviert,
    // bis du explizit Start() aufrufst.
    stepperPreLoad.SetMaxSpeed(1600.0f);      // 2000 steps/s
 800154e:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80015a8 <_Z12InitSteppersv+0x70>
 8001552:	4812      	ldr	r0, [pc, #72]	@ (800159c <_Z12InitSteppersv+0x64>)
 8001554:	f7ff fa6c 	bl	8000a30 <_ZN18StepperMotorDriver11SetMaxSpeedEf>
    stepperPreLoad.SetAcceleration(5000.0f);  // 1000 steps/s²
 8001558:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 80015ac <_Z12InitSteppersv+0x74>
 800155c:	480f      	ldr	r0, [pc, #60]	@ (800159c <_Z12InitSteppersv+0x64>)
 800155e:	f7ff fa76 	bl	8000a4e <_ZN18StepperMotorDriver15SetAccelerationEf>
    stepperPreLoad.SetJerk(10000.0f);          // 5000 steps/s³
 8001562:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 80015b0 <_Z12InitSteppersv+0x78>
 8001566:	480d      	ldr	r0, [pc, #52]	@ (800159c <_Z12InitSteppersv+0x64>)
 8001568:	f7ff fa80 	bl	8000a6c <_ZN18StepperMotorDriver7SetJerkEf>
    StepperTimerManager::Instance().RegisterStepper(&stepperPreLoad);
 800156c:	f7ff fdc0 	bl	80010f0 <_ZN19StepperTimerManager8InstanceEv>
 8001570:	4603      	mov	r3, r0
 8001572:	490a      	ldr	r1, [pc, #40]	@ (800159c <_Z12InitSteppersv+0x64>)
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fde3 	bl	8001140 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
    StepperTimerManager::Instance().RegisterStepper(&stepperLoad);
 800157a:	f7ff fdb9 	bl	80010f0 <_ZN19StepperTimerManager8InstanceEv>
 800157e:	4603      	mov	r3, r0
 8001580:	4907      	ldr	r1, [pc, #28]	@ (80015a0 <_Z12InitSteppersv+0x68>)
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fddc 	bl	8001140 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
    StepperTimerManager::Instance().RegisterStepper(&stepperUnload);
 8001588:	f7ff fdb2 	bl	80010f0 <_ZN19StepperTimerManager8InstanceEv>
 800158c:	4603      	mov	r3, r0
 800158e:	4905      	ldr	r1, [pc, #20]	@ (80015a4 <_Z12InitSteppersv+0x6c>)
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fdd5 	bl	8001140 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	200001d4 	.word	0x200001d4
 80015a0:	2000021c 	.word	0x2000021c
 80015a4:	20000264 	.word	0x20000264
 80015a8:	44c80000 	.word	0x44c80000
 80015ac:	459c4000 	.word	0x459c4000
 80015b0:	461c4000 	.word	0x461c4000

080015b4 <_Z14timer1Callbackv>:
void timer1Callback() {
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
//	static	bool	val	=	false ;
//	uint8_t rx = val ? '*' : '#' ;
//	HAL_UART_Transmit(&huart2, &rx, 1, HAL_MAX_DELAY);
//	HAL_GPIO_WritePin( GPIOA, GPIO_PIN_1, val ? GPIO_PIN_RESET : GPIO_PIN_SET);
//	val	=	val ? false : true ;
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <_Z9g0Handlerffff>:
void g0Handler(float p, float l, float u, float f) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	ed87 0a03 	vstr	s0, [r7, #12]
 80015ce:	edc7 0a02 	vstr	s1, [r7, #8]
 80015d2:	ed87 1a01 	vstr	s2, [r7, #4]
 80015d6:	edc7 1a00 	vstr	s3, [r7]
	stepperPreLoad.SetMaxSpeed((float) f);      // 2000 steps/s
 80015da:	ed97 0a00 	vldr	s0, [r7]
 80015de:	4813      	ldr	r0, [pc, #76]	@ (800162c <_Z9g0Handlerffff+0x68>)
 80015e0:	f7ff fa26 	bl	8000a30 <_ZN18StepperMotorDriver11SetMaxSpeedEf>
	if ( f == 0.0f) {
 80015e4:	edd7 7a00 	vldr	s15, [r7]
 80015e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f0:	d109      	bne.n	8001606 <_Z9g0Handlerffff+0x42>
		stepperPreLoad.Stop();
 80015f2:	480e      	ldr	r0, [pc, #56]	@ (800162c <_Z9g0Handlerffff+0x68>)
 80015f4:	f7ff fab9 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
		stepperLoad.Stop();
 80015f8:	480d      	ldr	r0, [pc, #52]	@ (8001630 <_Z9g0Handlerffff+0x6c>)
 80015fa:	f7ff fab6 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
		stepperUnload.Stop();
 80015fe:	480d      	ldr	r0, [pc, #52]	@ (8001634 <_Z9g0Handlerffff+0x70>)
 8001600:	f7ff fab3 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
	} else {
		stepperPreLoad.StartAbs( p);
		stepperLoad.StartAbs( l);
		stepperUnload.StartAbs( u);
	}
}
 8001604:	e00e      	b.n	8001624 <_Z9g0Handlerffff+0x60>
		stepperPreLoad.StartAbs( p);
 8001606:	ed97 0a03 	vldr	s0, [r7, #12]
 800160a:	4808      	ldr	r0, [pc, #32]	@ (800162c <_Z9g0Handlerffff+0x68>)
 800160c:	f7ff fa3d 	bl	8000a8a <_ZN18StepperMotorDriver8StartAbsEf>
		stepperLoad.StartAbs( l);
 8001610:	ed97 0a02 	vldr	s0, [r7, #8]
 8001614:	4806      	ldr	r0, [pc, #24]	@ (8001630 <_Z9g0Handlerffff+0x6c>)
 8001616:	f7ff fa38 	bl	8000a8a <_ZN18StepperMotorDriver8StartAbsEf>
		stepperUnload.StartAbs( u);
 800161a:	ed97 0a01 	vldr	s0, [r7, #4]
 800161e:	4805      	ldr	r0, [pc, #20]	@ (8001634 <_Z9g0Handlerffff+0x70>)
 8001620:	f7ff fa33 	bl	8000a8a <_ZN18StepperMotorDriver8StartAbsEf>
}
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	200001d4 	.word	0x200001d4
 8001630:	2000021c 	.word	0x2000021c
 8001634:	20000264 	.word	0x20000264

08001638 <_Z9g1Handlerfff>:
void g1Handler(float p, float l, float u) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001642:	edc7 0a02 	vstr	s1, [r7, #8]
 8001646:	ed87 1a01 	vstr	s2, [r7, #4]
	stepperPreLoad.StartRel( p);
 800164a:	ed97 0a03 	vldr	s0, [r7, #12]
 800164e:	4808      	ldr	r0, [pc, #32]	@ (8001670 <_Z9g1Handlerfff+0x38>)
 8001650:	f7ff fa31 	bl	8000ab6 <_ZN18StepperMotorDriver8StartRelEf>
	stepperLoad.StartRel( l);
 8001654:	ed97 0a02 	vldr	s0, [r7, #8]
 8001658:	4806      	ldr	r0, [pc, #24]	@ (8001674 <_Z9g1Handlerfff+0x3c>)
 800165a:	f7ff fa2c 	bl	8000ab6 <_ZN18StepperMotorDriver8StartRelEf>
	stepperUnload.StartRel( u);
 800165e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001662:	4805      	ldr	r0, [pc, #20]	@ (8001678 <_Z9g1Handlerfff+0x40>)
 8001664:	f7ff fa27 	bl	8000ab6 <_ZN18StepperMotorDriver8StartRelEf>
}
 8001668:	bf00      	nop
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	200001d4 	.word	0x200001d4
 8001674:	2000021c 	.word	0x2000021c
 8001678:	20000264 	.word	0x20000264

0800167c <_Z9g2Handlerv>:
void g2Handler() {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	stepperPreLoad.Stop();
 8001680:	4805      	ldr	r0, [pc, #20]	@ (8001698 <_Z9g2Handlerv+0x1c>)
 8001682:	f7ff fa72 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
	stepperLoad.Stop();
 8001686:	4805      	ldr	r0, [pc, #20]	@ (800169c <_Z9g2Handlerv+0x20>)
 8001688:	f7ff fa6f 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
	stepperUnload.Stop();
 800168c:	4804      	ldr	r0, [pc, #16]	@ (80016a0 <_Z9g2Handlerv+0x24>)
 800168e:	f7ff fa6c 	bl	8000b6a <_ZN18StepperMotorDriver4StopEv>
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	200001d4 	.word	0x200001d4
 800169c:	2000021c 	.word	0x2000021c
 80016a0:	20000264 	.word	0x20000264

080016a4 <_Z11m114Handlerv>:
void m114Handler(void) {
 80016a4:	b590      	push	{r4, r7, lr}
 80016a6:	ed2d 8b02 	vpush	{d8}
 80016aa:	b093      	sub	sp, #76	@ 0x4c
 80016ac:	af02      	add	r7, sp, #8
	uint8_t	buffer[64] ;
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
			( int) stepperPreLoad.GetCurrentPositionMm(),
 80016ae:	481a      	ldr	r0, [pc, #104]	@ (8001718 <_Z11m114Handlerv+0x74>)
 80016b0:	f7ff fd80 	bl	80011b4 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>
 80016b4:	eef0 7a40 	vmov.f32	s15, s0
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
 80016b8:	eebd 8ae7 	vcvt.s32.f32	s16, s15
			( int) stepperLoad.GetCurrentPositionMm(),
 80016bc:	4817      	ldr	r0, [pc, #92]	@ (800171c <_Z11m114Handlerv+0x78>)
 80016be:	f7ff fd79 	bl	80011b4 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>
 80016c2:	eef0 7a40 	vmov.f32	s15, s0
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
 80016c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016ca:	ee17 4a90 	vmov	r4, s15
			( int) stepperUnload.GetCurrentPositionMm()) ;
 80016ce:	4814      	ldr	r0, [pc, #80]	@ (8001720 <_Z11m114Handlerv+0x7c>)
 80016d0:	f7ff fd70 	bl	80011b4 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>
 80016d4:	eef0 7a40 	vmov.f32	s15, s0
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
 80016d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016dc:	ee17 3a90 	vmov	r3, s15
 80016e0:	4638      	mov	r0, r7
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	9400      	str	r4, [sp, #0]
 80016e6:	ee18 3a10 	vmov	r3, s16
 80016ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001724 <_Z11m114Handlerv+0x80>)
 80016ec:	2140      	movs	r1, #64	@ 0x40
 80016ee:	f004 faab 	bl	8005c48 <sniprintf>
	HAL_UART_Transmit(&huart2, buffer, strlen(( const char *) buffer), HAL_MAX_DELAY);
 80016f2:	463b      	mov	r3, r7
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe fd6b 	bl	80001d0 <strlen>
 80016fa:	4603      	mov	r3, r0
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	4639      	mov	r1, r7
 8001700:	f04f 33ff 	mov.w	r3, #4294967295
 8001704:	4808      	ldr	r0, [pc, #32]	@ (8001728 <_Z11m114Handlerv+0x84>)
 8001706:	f003 fcf7 	bl	80050f8 <HAL_UART_Transmit>
}
 800170a:	bf00      	nop
 800170c:	3744      	adds	r7, #68	@ 0x44
 800170e:	46bd      	mov	sp, r7
 8001710:	ecbd 8b02 	vpop	{d8}
 8001714:	bd90      	pop	{r4, r7, pc}
 8001716:	bf00      	nop
 8001718:	200001d4 	.word	0x200001d4
 800171c:	2000021c 	.word	0x2000021c
 8001720:	20000264 	.word	0x20000264
 8001724:	080065ac 	.word	0x080065ac
 8001728:	2000014c 	.word	0x2000014c

0800172c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b0b8      	sub	sp, #224	@ 0xe0
 8001730:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
    CommandInterpreter interpreter;
 8001732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe fda2 	bl	8000280 <_ZN18CommandInterpreterC1Ev>
	Timer timer1(2500, timer1Callback);  // 1 Sekunde
 800173c:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001740:	492f      	ldr	r1, [pc, #188]	@ (8001800 <main+0xd4>)
 8001742:	4618      	mov	r0, r3
 8001744:	f000 fb7a 	bl	8001e3c <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 8001748:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 800174c:	1d38      	adds	r0, r7, #4
 800174e:	2301      	movs	r3, #1
 8001750:	9301      	str	r3, [sp, #4]
 8001752:	2301      	movs	r3, #1
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	2301      	movs	r3, #1
 8001758:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 800175c:	f7ff fe5f 	bl	800141e <_ZN5TimerC1EmSt8functionIFvvEEbbb>
 8001760:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fe4d 	bl	8001404 <_ZNSt8functionIFvvEED1Ev>
	/* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800176a:	f001 fb03 	bl	8002d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800176e:	f000 f857 	bl	8001820 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001772:	f000 f993 	bl	8001a9c <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8001776:	f000 f95d 	bl	8001a34 <_ZL19MX_USART2_UART_Initv>
  MX_TIM2_Init();
 800177a:	f000 f8a1 	bl	80018c0 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 800177e:	f000 f8fb 	bl	8001978 <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */
	InitSteppers() ;
 8001782:	f7ff fed9 	bl	8001538 <_Z12InitSteppersv>
	HAL_TIM_Base_Start_IT(&htim2);		//	start TIM2 with interrupt => 10ms (sps)timer
 8001786:	481f      	ldr	r0, [pc, #124]	@ (8001804 <main+0xd8>)
 8001788:	f003 f86e 	bl	8004868 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);		//	start TIM2 with interrupt => 1ms stepper motors
 800178c:	481e      	ldr	r0, [pc, #120]	@ (8001808 <main+0xdc>)
 800178e:	f003 f86b 	bl	8004868 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t rx;
  // Registriere Callbacks
  interpreter.setG0Callback(g0Handler);
 8001792:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001796:	491d      	ldr	r1, [pc, #116]	@ (800180c <main+0xe0>)
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fda7 	bl	80002ec <_ZN18CommandInterpreter13setG0CallbackEPFvffffE>
  interpreter.setG1Callback(g1Handler);
 800179e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017a2:	491b      	ldr	r1, [pc, #108]	@ (8001810 <main+0xe4>)
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fdb0 	bl	800030a <_ZN18CommandInterpreter13setG1CallbackEPFvfffE>
  interpreter.setG2Callback(g2Handler);
 80017aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ae:	4919      	ldr	r1, [pc, #100]	@ (8001814 <main+0xe8>)
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fdb9 	bl	8000328 <_ZN18CommandInterpreter13setG2CallbackEPFvvE>
  interpreter.setM114Callback(m114Handler);
 80017b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ba:	4917      	ldr	r1, [pc, #92]	@ (8001818 <main+0xec>)
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fdc2 	bl	8000346 <_ZN18CommandInterpreter15setM114CallbackEPFvvE>
  while (1)
  {
	if (HAL_UART_Receive(&huart2, &rx, 1, HAL_MAX_DELAY) == HAL_OK) {
 80017c2:	1cf9      	adds	r1, r7, #3
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	2201      	movs	r2, #1
 80017ca:	4814      	ldr	r0, [pc, #80]	@ (800181c <main+0xf0>)
 80017cc:	f003 fd1d 	bl	800520a <HAL_UART_Receive>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	bf0c      	ite	eq
 80017d6:	2301      	moveq	r3, #1
 80017d8:	2300      	movne	r3, #0
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0f0      	beq.n	80017c2 <main+0x96>
		interpreter.addChar( rx);
 80017e0:	78fa      	ldrb	r2, [r7, #3]
 80017e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e6:	4611      	mov	r1, r2
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fdbb 	bl	8000364 <_ZN18CommandInterpreter7addCharEc>
		HAL_UART_Transmit(&huart2, &rx, 1, HAL_MAX_DELAY);
 80017ee:	1cf9      	adds	r1, r7, #3
 80017f0:	f04f 33ff 	mov.w	r3, #4294967295
 80017f4:	2201      	movs	r2, #1
 80017f6:	4809      	ldr	r0, [pc, #36]	@ (800181c <main+0xf0>)
 80017f8:	f003 fc7e 	bl	80050f8 <HAL_UART_Transmit>
	if (HAL_UART_Receive(&huart2, &rx, 1, HAL_MAX_DELAY) == HAL_OK) {
 80017fc:	e7e1      	b.n	80017c2 <main+0x96>
 80017fe:	bf00      	nop
 8001800:	080015b5 	.word	0x080015b5
 8001804:	200000b4 	.word	0x200000b4
 8001808:	20000100 	.word	0x20000100
 800180c:	080015c5 	.word	0x080015c5
 8001810:	08001639 	.word	0x08001639
 8001814:	0800167d 	.word	0x0800167d
 8001818:	080016a5 	.word	0x080016a5
 800181c:	2000014c 	.word	0x2000014c

08001820 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b090      	sub	sp, #64	@ 0x40
 8001824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001826:	f107 0318 	add.w	r3, r7, #24
 800182a:	2228      	movs	r2, #40	@ 0x28
 800182c:	2100      	movs	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f004 fa5a 	bl	8005ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
 8001840:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001842:	2301      	movs	r3, #1
 8001844:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001846:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800184a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800184c:	2300      	movs	r3, #0
 800184e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001850:	2301      	movs	r3, #1
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001854:	2302      	movs	r3, #2
 8001856:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001858:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800185c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800185e:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 8001862:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001864:	f107 0318 	add.w	r3, r7, #24
 8001868:	4618      	mov	r0, r3
 800186a:	f001 fd85 	bl	8003378 <HAL_RCC_OscConfig>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	bf14      	ite	ne
 8001874:	2301      	movne	r3, #1
 8001876:	2300      	moveq	r3, #0
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800187e:	f000 f989 	bl	8001b94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001882:	230f      	movs	r3, #15
 8001884:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001886:	2302      	movs	r3, #2
 8001888:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800188e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	2102      	movs	r1, #2
 800189c:	4618      	mov	r0, r3
 800189e:	f002 fd79 	bl	8004394 <HAL_RCC_ClockConfig>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	bf14      	ite	ne
 80018a8:	2301      	movne	r3, #1
 80018aa:	2300      	moveq	r3, #0
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80018b2:	f000 f96f 	bl	8001b94 <Error_Handler>
  }
}
 80018b6:	bf00      	nop
 80018b8:	3740      	adds	r7, #64	@ 0x40
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018c6:	f107 0310 	add.w	r3, r7, #16
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018de:	4b25      	ldr	r3, [pc, #148]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 80018e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 80018e6:	4b23      	ldr	r3, [pc, #140]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 80018e8:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80018ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ee:	4b21      	ldr	r3, [pc, #132]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80018f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 80018f6:	2264      	movs	r2, #100	@ 0x64
 80018f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001900:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 8001902:	2200      	movs	r2, #0
 8001904:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001906:	481b      	ldr	r0, [pc, #108]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 8001908:	f002 ff56 	bl	80047b8 <HAL_TIM_Base_Init>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	bf14      	ite	ne
 8001912:	2301      	movne	r3, #1
 8001914:	2300      	moveq	r3, #0
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 800191c:	f000 f93a 	bl	8001b94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001920:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001924:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	4811      	ldr	r0, [pc, #68]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 800192e:	f003 f8f9 	bl	8004b24 <HAL_TIM_ConfigClockSource>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	bf14      	ite	ne
 8001938:	2301      	movne	r3, #1
 800193a:	2300      	moveq	r3, #0
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 8001942:	f000 f927 	bl	8001b94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	4619      	mov	r1, r3
 8001952:	4808      	ldr	r0, [pc, #32]	@ (8001974 <_ZL12MX_TIM2_Initv+0xb4>)
 8001954:	f003 faf6 	bl	8004f44 <HAL_TIMEx_MasterConfigSynchronization>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	bf14      	ite	ne
 800195e:	2301      	movne	r3, #1
 8001960:	2300      	moveq	r3, #0
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8001968:	f000 f914 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800196c:	bf00      	nop
 800196e:	3720      	adds	r7, #32
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	200000b4 	.word	0x200000b4

08001978 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800197e:	f107 0310 	add.w	r3, r7, #16
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	609a      	str	r2, [r3, #8]
 800198a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	2200      	movs	r2, #0
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	605a      	str	r2, [r3, #4]
 8001994:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001996:	4b25      	ldr	r3, [pc, #148]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 8001998:	4a25      	ldr	r2, [pc, #148]	@ (8001a30 <_ZL12MX_TIM3_Initv+0xb8>)
 800199a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6400-1;
 800199c:	4b23      	ldr	r3, [pc, #140]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 800199e:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80019a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a4:	4b21      	ldr	r3, [pc, #132]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 80019aa:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 80019ac:	220a      	movs	r2, #10
 80019ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019bc:	481b      	ldr	r0, [pc, #108]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 80019be:	f002 fefb 	bl	80047b8 <HAL_TIM_Base_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf14      	ite	ne
 80019c8:	2301      	movne	r3, #1
 80019ca:	2300      	moveq	r3, #0
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 80019d2:	f000 f8df 	bl	8001b94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4619      	mov	r1, r3
 80019e2:	4812      	ldr	r0, [pc, #72]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 80019e4:	f003 f89e 	bl	8004b24 <HAL_TIM_ConfigClockSource>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	bf14      	ite	ne
 80019ee:	2301      	movne	r3, #1
 80019f0:	2300      	moveq	r3, #0
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 80019f8:	f000 f8cc 	bl	8001b94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	4619      	mov	r1, r3
 8001a08:	4808      	ldr	r0, [pc, #32]	@ (8001a2c <_ZL12MX_TIM3_Initv+0xb4>)
 8001a0a:	f003 fa9b 	bl	8004f44 <HAL_TIMEx_MasterConfigSynchronization>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf14      	ite	ne
 8001a14:	2301      	movne	r3, #1
 8001a16:	2300      	moveq	r3, #0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8001a1e:	f000 f8b9 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a22:	bf00      	nop
 8001a24:	3720      	adds	r7, #32
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000100 	.word	0x20000100
 8001a30:	40000400 	.word	0x40000400

08001a34 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a38:	4b16      	ldr	r3, [pc, #88]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a3a:	4a17      	ldr	r2, [pc, #92]	@ (8001a98 <_ZL19MX_USART2_UART_Initv+0x64>)
 8001a3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001a3e:	4b15      	ldr	r3, [pc, #84]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a40:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001a44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a46:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a52:	4b10      	ldr	r3, [pc, #64]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a58:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a70:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a76:	4807      	ldr	r0, [pc, #28]	@ (8001a94 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001a78:	f003 faf0 	bl	800505c <HAL_UART_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	bf14      	ite	ne
 8001a82:	2301      	movne	r3, #1
 8001a84:	2300      	moveq	r3, #0
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8001a8c:	f000 f882 	bl	8001b94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	2000014c 	.word	0x2000014c
 8001a98:	40004400 	.word	0x40004400

08001a9c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	@ 0x28
 8001aa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa2:	f107 0314 	add.w	r3, r7, #20
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	60da      	str	r2, [r3, #12]
 8001ab0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab2:	4b36      	ldr	r3, [pc, #216]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	4a35      	ldr	r2, [pc, #212]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001ab8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001abc:	6153      	str	r3, [r2, #20]
 8001abe:	4b33      	ldr	r3, [pc, #204]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001aca:	4b30      	ldr	r3, [pc, #192]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	4a2f      	ldr	r2, [pc, #188]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001ad0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ad4:	6153      	str	r3, [r2, #20]
 8001ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae2:	4b2a      	ldr	r3, [pc, #168]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	4a29      	ldr	r2, [pc, #164]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001ae8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aec:	6153      	str	r3, [r2, #20]
 8001aee:	4b27      	ldr	r3, [pc, #156]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afa:	4b24      	ldr	r3, [pc, #144]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	4a23      	ldr	r2, [pc, #140]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001b00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b04:	6153      	str	r3, [r2, #20]
 8001b06:	4b21      	ldr	r3, [pc, #132]	@ (8001b8c <_ZL12MX_GPIO_Initv+0xf0>)
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin, GPIO_PIN_SET);
 8001b12:	2201      	movs	r2, #1
 8001b14:	2123      	movs	r1, #35	@ 0x23
 8001b16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b1a:	f001 fc15 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2140      	movs	r1, #64	@ 0x40
 8001b22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b26:	f001 fc0f 	bl	8003348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b30:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b3a:	f107 0314 	add.w	r3, r7, #20
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4813      	ldr	r0, [pc, #76]	@ (8001b90 <_ZL12MX_GPIO_Initv+0xf4>)
 8001b42:	f001 fa8f 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin;
 8001b46:	2323      	movs	r3, #35	@ 0x23
 8001b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001b52:	2301      	movs	r3, #1
 8001b54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b60:	f001 fa80 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b64:	2340      	movs	r3, #64	@ 0x40
 8001b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b7e:	f001 fa71 	bl	8003064 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b82:	bf00      	nop
 8001b84:	3728      	adds	r7, #40	@ 0x28
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	48000800 	.word	0x48000800

08001b94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b98:	b672      	cpsid	i
}
 8001b9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <Error_Handler+0x8>

08001ba0 <_ZNKSt8functionIFvvEEcvbEv>:
       *  @return `true` when this function object contains a target,
       *  or `false` when it is empty.
       *
       *  This function will not throw exceptions.
       */
      explicit operator bool() const noexcept
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fb4c 	bl	8001248 <_ZNKSt14_Function_base8_M_emptyEv>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	f083 0301 	eor.w	r3, r3, #1
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f000 f962 	bl	8001e9c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <_ZNSt12_Vector_baseIP5TimerSaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f000 f96c 	bl	8001eda <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j>
      }
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff fb40 	bl	800128a <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implD1Ev>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <_ZNSt6vectorIP5TimerSaIS1_EED1Ev>:
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      ~vector() _GLIBCXX_NOEXCEPT
 8001c14:	b5b0      	push	{r4, r5, r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681d      	ldr	r5, [r3, #0]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 f970 	bl	8001f0c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	617d      	str	r5, [r7, #20]
 8001c30:	613c      	str	r4, [r7, #16]
 8001c32:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8001c34:	6939      	ldr	r1, [r7, #16]
 8001c36:	6978      	ldr	r0, [r7, #20]
 8001c38:	f000 fad5 	bl	80021e6 <_ZSt8_DestroyIPP5TimerEvT_S3_>
    }
 8001c3c:	bf00      	nop
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ffce 	bl	8001be2 <_ZNSt12_Vector_baseIP5TimerSaIS1_EED1Ev>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3718      	adds	r7, #24
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bdb0      	pop	{r4, r5, r7, pc}

08001c50 <_ZNSt6vectorIP5TimerSaIS1_EE5beginEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	f107 030c 	add.w	r3, r7, #12
 8001c5e:	4611      	mov	r1, r2
 8001c60:	4618      	mov	r0, r3
 8001c62:	f000 f95e 	bl	8001f22 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <_ZNSt6vectorIP5TimerSaIS1_EE3endEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      end() _GLIBCXX_NOEXCEPT
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	1d1a      	adds	r2, r3, #4
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	4611      	mov	r1, r2
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 f94d 	bl	8001f22 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <_ZN9__gnu_cxxneIPP5TimerSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001c92:	b590      	push	{r4, r7, lr}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
 8001c9a:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f950 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	681c      	ldr	r4, [r3, #0]
 8001ca6:	6838      	ldr	r0, [r7, #0]
 8001ca8:	f000 f94b 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8001cac:	4603      	mov	r3, r0
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	429c      	cmp	r4, r3
 8001cb2:	bf14      	ite	ne
 8001cb4:	2301      	movne	r3, #1
 8001cb6:	2300      	moveq	r3, #0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd90      	pop	{r4, r7, pc}

08001cc2 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
	++_M_current;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	1d1a      	adds	r2, r3, #4
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	601a      	str	r2, [r3, #0]
	return *this;
 8001cd4:	687b      	ldr	r3, [r7, #4]
      }
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_>:
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      _GLIBCXX20_CONSTEXPR
      void
      push_back(const value_type& __x)
 8001cfa:	b590      	push	{r4, r7, lr}
 8001cfc:	b089      	sub	sp, #36	@ 0x24
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
 8001d02:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685a      	ldr	r2, [r3, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d023      	beq.n	8001d58 <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_+0x5e>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	61fa      	str	r2, [r7, #28]
 8001d18:	61bb      	str	r3, [r7, #24]
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001d1e:	6978      	ldr	r0, [r7, #20]
 8001d20:	f000 fa6e 	bl	8002200 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 8001d24:	4602      	mov	r2, r0
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4619      	mov	r1, r3
 8001d34:	2004      	movs	r0, #4
 8001d36:	f7ff fa52 	bl	80011de <_ZnwjPv>
 8001d3a:	4604      	mov	r4, r0
 8001d3c:	68b8      	ldr	r0, [r7, #8]
 8001d3e:	f000 fa5f 	bl	8002200 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 8001d42:	4603      	mov	r3, r0
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	6023      	str	r3, [r4, #0]
 8001d48:	bf00      	nop
	}
 8001d4a:	bf00      	nop
				     __x);
	    ++this->_M_impl._M_finish;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	1d1a      	adds	r2, r3, #4
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 8001d56:	e008      	b.n	8001d6a <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_+0x70>
	  _M_realloc_insert(end(), __x);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff ff89 	bl	8001c70 <_ZNSt6vectorIP5TimerSaIS1_EE3endEv>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	4619      	mov	r1, r3
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f90d 	bl	8001f84 <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
      }
 8001d6a:	bf00      	nop
 8001d6c:	3724      	adds	r7, #36	@ 0x24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd90      	pop	{r4, r7, pc}

08001d72 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	109b      	asrs	r3, r3, #2
 8001d86:	4618      	mov	r0, r3
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	2300      	movs	r3, #0
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	6053      	str	r3, [r2, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4618      	mov	r0, r3
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	6053      	str	r3, [r2, #4]
 8001dcc:	6093      	str	r3, [r2, #8]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ffde 	bl	8001d92 <_ZNSt14_Function_baseC1Ev>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 8001ddc:	6838      	ldr	r0, [r7, #0]
 8001dde:	f7ff fedf 	bl	8001ba0 <_ZNKSt8functionIFvvEEcvbEv>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00d      	beq.n	8001e04 <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	6839      	ldr	r1, [r7, #0]
 8001df0:	2202      	movs	r2, #2
 8001df2:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	68da      	ldr	r2, [r3, #12]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	609a      	str	r2, [r3, #8]
      }
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by `this`.
       */
      _Res
      operator()(_ArgTypes... __args) const
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fa15 	bl	8001248 <_ZNKSt14_Function_base8_M_emptyEv>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 8001e24:	f003 fe36 	bl	8005a94 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	4610      	mov	r0, r2
 8001e30:	4798      	blx	r3
 8001e32:	bf00      	nop
      }
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
	...

08001e3c <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 8001e3c:	b590      	push	{r4, r7, lr}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
	: _Function_base()
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	6053      	str	r3, [r2, #4]
 8001e50:	6093      	str	r3, [r2, #8]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff9c 	bl	8001d92 <_ZNSt14_Function_baseC1Ev>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 8001e60:	6838      	ldr	r0, [r7, #0]
 8001e62:	f000 f965 	bl	8002130 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00e      	beq.n	8001e8a <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 8001e6c:	687c      	ldr	r4, [r7, #4]
 8001e6e:	6838      	ldr	r0, [r7, #0]
 8001e70:	f000 f96e 	bl	8002150 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001e74:	4603      	mov	r3, r0
 8001e76:	4619      	mov	r1, r3
 8001e78:	4620      	mov	r0, r4
 8001e7a:	f000 f974 	bl	8002166 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a04      	ldr	r2, [pc, #16]	@ (8001e94 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 8001e82:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 8001e88:	609a      	str	r2, [r3, #8]
	}
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd90      	pop	{r4, r7, pc}
 8001e94:	0800218b 	.word	0x0800218b
 8001e98:	080021a9 	.word	0x080021a9

08001e9c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
	{ }
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <_ZNSt15__new_allocatorIP5TimerED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b088      	sub	sp, #32
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	60f8      	str	r0, [r7, #12]
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	607a      	str	r2, [r7, #4]
	if (__p)
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00b      	beq.n	8001f04 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	61fb      	str	r3, [r7, #28]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	61bb      	str	r3, [r7, #24]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 8001ef8:	697a      	ldr	r2, [r7, #20]
 8001efa:	69b9      	ldr	r1, [r7, #24]
 8001efc:	69f8      	ldr	r0, [r7, #28]
 8001efe:	f000 fab7 	bl	8002470 <_ZNSt15__new_allocatorIP5TimerE10deallocateEPS1_j>
 8001f02:	bf00      	nop
      }
 8001f04:	bf00      	nop
 8001f06:	3720      	adds	r7, #32
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4618      	mov	r0, r3
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <_ZNSt6vectorIP5TimerSaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 f805 	bl	8001f6e <_ZNSt6vectorIP5TimerSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8001f64:	4603      	mov	r3, r0
      }
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <_ZNSt6vectorIP5TimerSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8001f6e:	b480      	push	{r7}
 8001f70:	b083      	sub	sp, #12
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8001f76:	2301      	movs	r3, #1
      }
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 8001f84:	b5b0      	push	{r4, r5, r7, lr}
 8001f86:	b094      	sub	sp, #80	@ 0x50
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8001f90:	4a66      	ldr	r2, [pc, #408]	@ (800212c <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1a8>)
 8001f92:	2101      	movs	r1, #1
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f000 f93e 	bl	8002216 <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc>
 8001f9a:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8001fa8:	68f8      	ldr	r0, [r7, #12]
 8001faa:	f7ff fe51 	bl	8001c50 <_ZNSt6vectorIP5TimerSaIS1_EE5beginEv>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	613b      	str	r3, [r7, #16]
 8001fb2:	f107 0210 	add.w	r2, r7, #16
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	4611      	mov	r1, r2
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 f971 	bl	80022a4 <_ZN9__gnu_cxxmiIPP5TimerSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f000 f97f 	bl	80022ce <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj>
 8001fd0:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8001fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8001fd6:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8001fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fda:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8001fdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001fde:	18d4      	adds	r4, r2, r3
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f90d 	bl	8002200 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	637d      	str	r5, [r7, #52]	@ 0x34
 8001fea:	633c      	str	r4, [r7, #48]	@ 0x30
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001fee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001ff0:	f000 f906 	bl	8002200 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ffe:	623a      	str	r2, [r7, #32]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002002:	4619      	mov	r1, r3
 8002004:	2004      	movs	r0, #4
 8002006:	f7ff f8ea 	bl	80011de <_ZnwjPv>
 800200a:	4604      	mov	r4, r0
 800200c:	6a38      	ldr	r0, [r7, #32]
 800200e:	f000 f8f7 	bl	8002200 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 8002012:	4603      	mov	r3, r0
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6023      	str	r3, [r4, #0]
 8002018:	bf00      	nop
	}
 800201a:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 800201c:	2300      	movs	r3, #0
 800201e:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8002020:	f7ff ff9a 	bl	8001f58 <_ZNSt6vectorIP5TimerSaIS1_EE15_S_use_relocateEv>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d027      	beq.n	800207a <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf6>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 800202a:	f107 0308 	add.w	r3, r7, #8
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff ff87 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8002034:	4603      	mov	r3, r0
 8002036:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff ff66 	bl	8001f0c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 8002040:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8002042:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002044:	4621      	mov	r1, r4
 8002046:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8002048:	f000 f95a 	bl	8002300 <_ZNSt6vectorIP5TimerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 800204c:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 800204e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002050:	3304      	adds	r3, #4
 8002052:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8002054:	f107 0308 	add.w	r3, r7, #8
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff ff72 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 800205e:	4603      	mov	r3, r0
 8002060:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff51 	bl	8001f0c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 800206a:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800206c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800206e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002070:	4620      	mov	r0, r4
 8002072:	f000 f945 	bl	8002300 <_ZNSt6vectorIP5TimerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 8002076:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8002078:	e026      	b.n	80020c8 <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x144>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 800207a:	f107 0308 	add.w	r3, r7, #8
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ff5f 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8002084:	4603      	mov	r3, r0
 8002086:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff ff3e 	bl	8001f0c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 8002090:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8002092:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002094:	4621      	mov	r1, r4
 8002096:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8002098:	f000 f946 	bl	8002328 <_ZSt34__uninitialized_move_if_noexcept_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>
 800209c:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 800209e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020a0:	3304      	adds	r3, #4
 80020a2:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 80020a4:	f107 0308 	add.w	r3, r7, #8
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff ff4a 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 80020ae:	4603      	mov	r3, r0
 80020b0:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ff29 	bl	8001f0c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 80020ba:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 80020bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80020c0:	4620      	mov	r0, r4
 80020c2:	f000 f931 	bl	8002328 <_ZSt34__uninitialized_move_if_noexcept_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>
 80020c6:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 80020c8:	f7ff ff46 	bl	8001f58 <_ZNSt6vectorIP5TimerSaIS1_EE15_S_use_relocateEv>
 80020cc:	4603      	mov	r3, r0
 80020ce:	f083 0301 	eor.w	r3, r3, #1
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00e      	beq.n	80020f6 <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x172>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff16 	bl	8001f0c <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 80020e0:	4602      	mov	r2, r0
 80020e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020e8:	61bb      	str	r3, [r7, #24]
 80020ea:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 80020ec:	69b9      	ldr	r1, [r7, #24]
 80020ee:	69f8      	ldr	r0, [r7, #28]
 80020f0:	f000 f879 	bl	80021e6 <_ZSt8_DestroyIPP5TimerEvT_S3_>
    }
 80020f4:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 80020f6:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8002102:	461a      	mov	r2, r3
 8002104:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002106:	f7ff fee8 	bl	8001eda <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j>
      this->_M_impl._M_start = __new_start;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800210e:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002114:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8002116:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800211c:	441a      	add	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	609a      	str	r2, [r3, #8]
    }
 8002122:	bf00      	nop
 8002124:	3750      	adds	r7, #80	@ 0x50
 8002126:	46bd      	mov	sp, r7
 8002128:	bdb0      	pop	{r4, r5, r7, pc}
 800212a:	bf00      	nop
 800212c:	080065bc 	.word	0x080065bc

08002130 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	bf14      	ite	ne
 800213e:	2301      	movne	r3, #1
 8002140:	2300      	moveq	r3, #0
 8002142:	b2db      	uxtb	r3, r3
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4618      	mov	r0, r3
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8002166:	b590      	push	{r4, r7, lr}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
 800216e:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8002170:	6838      	ldr	r0, [r7, #0]
 8002172:	f7ff ffed 	bl	8002150 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8002176:	4603      	mov	r3, r0
 8002178:	4622      	mov	r2, r4
 800217a:	4619      	mov	r1, r3
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 f8f7 	bl	8002370 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	bd90      	pop	{r4, r7, pc}

0800218a <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 f904 	bl	80023a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8002198:	4603      	mov	r3, r0
 800219a:	4618      	mov	r0, r3
 800219c:	f000 f911 	bl	80023c2 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIXsrSt7is_voidIT_E5valueES5_E4typeEOT0_DpOT1_>
				     std::forward<_ArgTypes>(__args)...);
 80021a0:	bf00      	nop
      }
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 80021a8:	b590      	push	{r4, r7, lr}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	4613      	mov	r3, r2
 80021b4:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d109      	bne.n	80021d0 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 80021bc:	68f8      	ldr	r0, [r7, #12]
 80021be:	f000 f910 	bl	80023e2 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 80021c2:	4604      	mov	r4, r0
 80021c4:	68b8      	ldr	r0, [r7, #8]
 80021c6:	f000 f8eb 	bl	80023a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 80021ca:	4603      	mov	r3, r0
 80021cc:	6023      	str	r3, [r4, #0]
	    break;
 80021ce:	e005      	b.n	80021dc <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	461a      	mov	r2, r3
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 f910 	bl	80023fc <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 80021dc:	2300      	movs	r3, #0
      }
 80021de:	4618      	mov	r0, r3
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd90      	pop	{r4, r7, pc}

080021e6 <_ZSt8_DestroyIPP5TimerEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
 80021ee:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 80021f0:	6839      	ldr	r1, [r7, #0]
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f94c 	bl	8002490 <_ZNSt12_Destroy_auxILb1EE9__destroyIPP5TimerEEvT_S5_>
    }
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4618      	mov	r0, r3
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc>:
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      _GLIBCXX20_CONSTEXPR
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8002216:	b590      	push	{r4, r7, lr}
 8002218:	b087      	sub	sp, #28
 800221a:	af00      	add	r7, sp, #0
 800221c:	60f8      	str	r0, [r7, #12]
 800221e:	60b9      	str	r1, [r7, #8]
 8002220:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 f93f 	bl	80024a6 <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>
 8002228:	4604      	mov	r4, r0
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f7ff fda1 	bl	8001d72 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 8002230:	4603      	mov	r3, r0
 8002232:	1ae2      	subs	r2, r4, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	429a      	cmp	r2, r3
 8002238:	bf34      	ite	cc
 800223a:	2301      	movcc	r3, #1
 800223c:	2300      	movcs	r3, #0
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d002      	beq.n	800224a <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f003 fc22 	bl	8005a8e <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f7ff fd91 	bl	8001d72 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 8002250:	4604      	mov	r4, r0
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f7ff fd8d 	bl	8001d72 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 8002258:	4603      	mov	r3, r0
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	f107 0208 	add.w	r2, r7, #8
 8002260:	f107 0310 	add.w	r3, r7, #16
 8002264:	4611      	mov	r1, r2
 8002266:	4618      	mov	r0, r3
 8002268:	f000 f92e 	bl	80024c8 <_ZSt3maxIjERKT_S2_S2_>
 800226c:	4603      	mov	r3, r0
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4423      	add	r3, r4
 8002272:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f7ff fd7c 	bl	8001d72 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 800227a:	4602      	mov	r2, r0
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	4293      	cmp	r3, r2
 8002280:	d306      	bcc.n	8002290 <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x7a>
 8002282:	68f8      	ldr	r0, [r7, #12]
 8002284:	f000 f90f 	bl	80024a6 <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>
 8002288:	4602      	mov	r2, r0
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	4293      	cmp	r3, r2
 800228e:	d904      	bls.n	800229a <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x84>
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 f908 	bl	80024a6 <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>
 8002296:	4603      	mov	r3, r0
 8002298:	e000      	b.n	800229c <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x86>
 800229a:	697b      	ldr	r3, [r7, #20]
      }
 800229c:	4618      	mov	r0, r3
 800229e:	371c      	adds	r7, #28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd90      	pop	{r4, r7, pc}

080022a4 <_ZN9__gnu_cxxmiIPP5TimerSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 80022a4:	b590      	push	{r4, r7, lr}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff fe47 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 80022b4:	4603      	mov	r3, r0
 80022b6:	681c      	ldr	r4, [r3, #0]
 80022b8:	6838      	ldr	r0, [r7, #0]
 80022ba:	f7ff fe42 	bl	8001f42 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 80022be:	4603      	mov	r3, r0
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	1ae3      	subs	r3, r4, r3
 80022c4:	109b      	asrs	r3, r3, #2
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd90      	pop	{r4, r7, pc}

080022ce <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
 80022d6:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00b      	beq.n	80022f6 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj+0x28>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 80022e6:	2200      	movs	r2, #0
 80022e8:	68b9      	ldr	r1, [r7, #8]
 80022ea:	68f8      	ldr	r0, [r7, #12]
 80022ec:	f000 f9b8 	bl	8002660 <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv>
 80022f0:	4603      	mov	r3, r0
 80022f2:	bf00      	nop
 80022f4:	e000      	b.n	80022f8 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj+0x2a>
 80022f6:	2300      	movs	r3, #0
      }
 80022f8:	4618      	mov	r0, r3
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <_ZNSt6vectorIP5TimerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b087      	sub	sp, #28
 8002304:	af02      	add	r7, sp, #8
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 800230e:	f88d 4000 	strb.w	r4, [sp]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	68b9      	ldr	r1, [r7, #8]
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 f8e9 	bl	80024f0 <_ZNSt6vectorIP5TimerSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 800231e:	4603      	mov	r3, r0
      }
 8002320:	4618      	mov	r0, r3
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	bd90      	pop	{r4, r7, pc}

08002328 <_ZSt34__uninitialized_move_if_noexcept_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8002328:	b590      	push	{r4, r7, lr}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
 8002334:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 f8ec 	bl	8002514 <_ZSt32__make_move_if_noexcept_iteratorIP5TimerSt13move_iteratorIPS1_EET0_PT_>
 800233c:	4604      	mov	r4, r0
 800233e:	68b8      	ldr	r0, [r7, #8]
 8002340:	f000 f8e8 	bl	8002514 <_ZSt32__make_move_if_noexcept_iteratorIP5TimerSt13move_iteratorIPS1_EET0_PT_>
 8002344:	4601      	mov	r1, r0
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	4620      	mov	r0, r4
 800234c:	f000 f8f1 	bl	8002532 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP5TimerES3_S2_ET0_T_S6_S5_RSaIT1_E>
 8002350:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8002352:	4618      	mov	r0, r3
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	bd90      	pop	{r4, r7, pc}

0800235a <_ZSt4moveIRP5TimerEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800235a:	b480      	push	{r7}
 800235c:	b083      	sub	sp, #12
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4618      	mov	r0, r3
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8002370:	b590      	push	{r4, r7, lr}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f7fe ff3a 	bl	80011f6 <_ZNSt9_Any_data9_M_accessEv>
 8002382:	4603      	mov	r3, r0
 8002384:	4619      	mov	r1, r3
 8002386:	2004      	movs	r0, #4
 8002388:	f7fe ff29 	bl	80011de <_ZnwjPv>
 800238c:	4604      	mov	r4, r0
 800238e:	68b8      	ldr	r0, [r7, #8]
 8002390:	f7ff fede 	bl	8002150 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8002394:	4603      	mov	r3, r0
 8002396:	6023      	str	r3, [r4, #0]
	  }
 8002398:	bf00      	nop
 800239a:	3714      	adds	r7, #20
 800239c:	46bd      	mov	sp, r7
 800239e:	bd90      	pop	{r4, r7, pc}

080023a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 f8d3 	bl	8002554 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 80023ae:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f000 f8db 	bl	800256c <_ZSt11__addressofIKPFvvEEPT_RS3_>
 80023b6:	4603      	mov	r3, r0
 80023b8:	bf00      	nop
	}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIXsrSt7is_voidIT_E5valueES5_E4typeEOT0_DpOT1_>:
    }

  // INVOKE<R> when R is cv void
  template<typename _Res, typename _Callable, typename... _Args>
    _GLIBCXX14_CONSTEXPR __enable_if_t<is_void<_Res>::value, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80023c2:	b590      	push	{r4, r7, lr}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
    {
      using __result = __invoke_result<_Callable, _Args...>;
      using __type = typename __result::type;
      using __tag = typename __result::__invoke_type;
      std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f8d9 	bl	8002582 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80023d0:	4603      	mov	r3, r0
 80023d2:	4619      	mov	r1, r3
 80023d4:	4620      	mov	r0, r4
 80023d6:	f000 f8df 	bl	8002598 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
				 std::forward<_Args>(__args)...);
    }
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd90      	pop	{r4, r7, pc}

080023e2 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access() noexcept
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7fe ff03 	bl	80011f6 <_ZNSt9_Any_data9_M_accessEv>
 80023f0:	4603      	mov	r3, r0
 80023f2:	4618      	mov	r0, r3
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 80023fc:	b590      	push	{r4, r7, lr}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	4613      	mov	r3, r2
 8002408:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	2b03      	cmp	r3, #3
 800240e:	d82a      	bhi.n	8002466 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8002410:	a201      	add	r2, pc, #4	@ (adr r2, 8002418 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8002412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002416:	bf00      	nop
 8002418:	08002429 	.word	0x08002429
 800241c:	08002437 	.word	0x08002437
 8002420:	0800244b 	.word	0x0800244b
 8002424:	0800245d 	.word	0x0800245d
	      __dest._M_access<const type_info*>() = nullptr;
 8002428:	68f8      	ldr	r0, [r7, #12]
 800242a:	f000 f8c4 	bl	80025b6 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 800242e:	4603      	mov	r3, r0
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
	      break;
 8002434:	e017      	b.n	8002466 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f7ff ffd3 	bl	80023e2 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 800243c:	4604      	mov	r4, r0
 800243e:	68b8      	ldr	r0, [r7, #8]
 8002440:	f7ff ffae 	bl	80023a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8002444:	4603      	mov	r3, r0
 8002446:	6023      	str	r3, [r4, #0]
	      break;
 8002448:	e00d      	b.n	8002466 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 800244a:	68b8      	ldr	r0, [r7, #8]
 800244c:	f7ff ffa8 	bl	80023a0 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8002450:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8002452:	4619      	mov	r1, r3
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 f8ba 	bl	80025ce <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800245a:	e004      	b.n	8002466 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 800245c:	4621      	mov	r1, r4
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f8c7 	bl	80025f2 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8002464:	bf00      	nop
	  return false;
 8002466:	2300      	movs	r3, #0
	}
 8002468:	4618      	mov	r0, r3
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	bd90      	pop	{r4, r7, pc}

08002470 <_ZNSt15__new_allocatorIP5TimerE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4619      	mov	r1, r3
 8002482:	68b8      	ldr	r0, [r7, #8]
 8002484:	f003 fadb 	bl	8005a3e <_ZdlPvj>
      }
 8002488:	bf00      	nop
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <_ZNSt12_Destroy_auxILb1EE9__destroyIPP5TimerEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 f8ca 	bl	800264a <_ZNKSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 80024b6:	4603      	mov	r3, r0
 80024b8:	4618      	mov	r0, r3
 80024ba:	f000 f8a6 	bl	800260a <_ZNSt6vectorIP5TimerSaIS1_EE11_S_max_sizeERKS2_>
 80024be:	4603      	mov	r3, r0
 80024c0:	4618      	mov	r0, r3
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d201      	bcs.n	80024e2 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	e000      	b.n	80024e4 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80024e2:	687b      	ldr	r3, [r7, #4]
    }
 80024e4:	4618      	mov	r0, r3
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <_ZNSt6vectorIP5TimerSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
 80024fc:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	68b9      	ldr	r1, [r7, #8]
 8002504:	68f8      	ldr	r0, [r7, #12]
 8002506:	f000 f8d4 	bl	80026b2 <_ZSt12__relocate_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>
 800250a:	4603      	mov	r3, r0
      }
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <_ZSt32__make_move_if_noexcept_iteratorIP5TimerSt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800251c:	f107 030c 	add.w	r3, r7, #12
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f8e2 	bl	80026ec <_ZNSt13move_iteratorIPP5TimerEC1ES2_>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP5TimerES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002532:	b580      	push	{r7, lr}
 8002534:	b084      	sub	sp, #16
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
 800253e:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	68b9      	ldr	r1, [r7, #8]
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 f8e3 	bl	8002710 <_ZSt18uninitialized_copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>
 800254a:	4603      	mov	r3, r0
    }
 800254c:	4618      	mov	r0, r3
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const noexcept
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7fe fe55 	bl	800120c <_ZNKSt9_Any_data9_M_accessEv>
 8002562:	4603      	mov	r3, r0
 8002564:	4618      	mov	r0, r3
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4618      	mov	r0, r3
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr

08002582 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	7138      	strb	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 80025a2:	6838      	ldr	r0, [r7, #0]
 80025a4:	f7ff ffed 	bl	8002582 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80025a8:	4603      	mov	r3, r0
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4798      	blx	r3
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access() noexcept
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b082      	sub	sp, #8
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7fe fe19 	bl	80011f6 <_ZNSt9_Any_data9_M_accessEv>
 80025c4:	4603      	mov	r3, r0
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 80025ce:	b590      	push	{r4, r7, lr}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
 80025d6:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 80025d8:	6838      	ldr	r0, [r7, #0]
 80025da:	f000 f8bd 	bl	8002758 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 80025de:	4603      	mov	r3, r0
 80025e0:	4622      	mov	r2, r4
 80025e2:	4619      	mov	r1, r3
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f000 f8c2 	bl	800276e <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd90      	pop	{r4, r7, pc}

080025f2 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
 80025fa:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 f8cf 	bl	80027a0 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <_ZNSt6vectorIP5TimerSaIS1_EE11_S_max_sizeERKS2_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800260a:	b580      	push	{r7, lr}
 800260c:	b088      	sub	sp, #32
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8002612:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8002616:	613b      	str	r3, [r7, #16]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	61fb      	str	r3, [r7, #28]
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	61bb      	str	r3, [r7, #24]
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002624:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 8002628:	bf00      	nop
	return __a.max_size();
 800262a:	bf00      	nop
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800262c:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 800262e:	f107 020c 	add.w	r2, r7, #12
 8002632:	f107 0310 	add.w	r3, r7, #16
 8002636:	4611      	mov	r1, r2
 8002638:	4618      	mov	r0, r3
 800263a:	f000 f8bd 	bl	80027b8 <_ZSt3minIjERKT_S2_S2_>
 800263e:	4603      	mov	r3, r0
 8002640:	681b      	ldr	r3, [r3, #0]
      }
 8002642:	4618      	mov	r0, r3
 8002644:	3720      	adds	r7, #32
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <_ZNKSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002670:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	4293      	cmp	r3, r2
 8002678:	bf8c      	ite	hi
 800267a:	2301      	movhi	r3, #1
 800267c:	2300      	movls	r3, #0
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d007      	beq.n	800269e <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002694:	d301      	bcc.n	800269a <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8002696:	f003 f9f7 	bl	8005a88 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800269a:	f003 f9f2 	bl	8005a82 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4618      	mov	r0, r3
 80026a4:	f003 f9dc 	bl	8005a60 <_Znwj>
 80026a8:	4603      	mov	r3, r0
      }
 80026aa:	4618      	mov	r0, r3
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <_ZSt12__relocate_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80026b2:	b5b0      	push	{r4, r5, r7, lr}
 80026b4:	b084      	sub	sp, #16
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	60f8      	str	r0, [r7, #12]
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f000 f88d 	bl	80027e0 <_ZSt12__niter_baseIPP5TimerET_S3_>
 80026c6:	4604      	mov	r4, r0
 80026c8:	68b8      	ldr	r0, [r7, #8]
 80026ca:	f000 f889 	bl	80027e0 <_ZSt12__niter_baseIPP5TimerET_S3_>
 80026ce:	4605      	mov	r5, r0
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 f885 	bl	80027e0 <_ZSt12__niter_baseIPP5TimerET_S3_>
 80026d6:	4602      	mov	r2, r0
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	4629      	mov	r1, r5
 80026dc:	4620      	mov	r0, r4
 80026de:	f000 f88a 	bl	80027f6 <_ZSt14__relocate_a_1IP5TimerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>
 80026e2:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 80026e4:	4618      	mov	r0, r3
 80026e6:	3710      	adds	r7, #16
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bdb0      	pop	{r4, r5, r7, pc}

080026ec <_ZNSt13move_iteratorIPP5TimerEC1ES2_>:
      move_iterator(iterator_type __i)
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 80026f6:	463b      	mov	r3, r7
 80026f8:	4618      	mov	r0, r3
 80026fa:	f000 f89a 	bl	8002832 <_ZSt4moveIRPP5TimerEONSt16remove_referenceIT_E4typeEOS5_>
 80026fe:	4603      	mov	r3, r0
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4618      	mov	r0, r3
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <_ZSt18uninitialized_copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 800271c:	2301      	movs	r3, #1
 800271e:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8002720:	2301      	movs	r3, #1
 8002722:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	68b9      	ldr	r1, [r7, #8]
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	f000 f88d 	bl	8002848 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP5TimerES5_EET0_T_S8_S7_>
 800272e:	4603      	mov	r3, r0
    }
 8002730:	4618      	mov	r0, r3
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <_ZSt14__copy_move_a1ILb1EPP5TimerS2_ET1_T0_S4_S3_>:
    __copy_move_a1(_II, _II, _GLIBCXX_STD_C::_Deque_iterator<_Tp, _Tp&, _Tp*>);

  template<bool _IsMove, typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	68b9      	ldr	r1, [r7, #8]
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f000 f88d 	bl	8002868 <_ZSt14__copy_move_a2ILb1EPP5TimerS2_ET1_T0_S4_S3_>
 800274e:	4603      	mov	r3, r0
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4618      	mov	r0, r3
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 800276e:	b590      	push	{r4, r7, lr}
 8002770:	b085      	sub	sp, #20
 8002772:	af00      	add	r7, sp, #0
 8002774:	60f8      	str	r0, [r7, #12]
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f7fe fd3b 	bl	80011f6 <_ZNSt9_Any_data9_M_accessEv>
 8002780:	4603      	mov	r3, r0
 8002782:	4619      	mov	r1, r3
 8002784:	2004      	movs	r0, #4
 8002786:	f7fe fd2a 	bl	80011de <_ZnwjPv>
 800278a:	4604      	mov	r4, r0
 800278c:	68b8      	ldr	r0, [r7, #8]
 800278e:	f7ff ffe3 	bl	8002758 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002792:	4603      	mov	r3, r0
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6023      	str	r3, [r4, #0]
	  }
 8002798:	bf00      	nop
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	bd90      	pop	{r4, r7, pc}

080027a0 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access() noexcept
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7fe fd24 	bl	80011f6 <_ZNSt9_Any_data9_M_accessEv>
 80027ae:	4603      	mov	r3, r0
 80027b0:	4618      	mov	r0, r3
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d201      	bcs.n	80027d2 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	e000      	b.n	80027d4 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80027d2:	687b      	ldr	r3, [r7, #4]
    }
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <_ZSt12__niter_baseIPP5TimerET_S3_>:
    __niter_base(_Iterator __it)
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
    { return __it; }
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <_ZSt14__relocate_a_1IP5TimerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b086      	sub	sp, #24
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	60f8      	str	r0, [r7, #12]
 80027fe:	60b9      	str	r1, [r7, #8]
 8002800:	607a      	str	r2, [r7, #4]
 8002802:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	109b      	asrs	r3, r3, #2
 800280c:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2b00      	cmp	r3, #0
 8002812:	dd06      	ble.n	8002822 <_ZSt14__relocate_a_1IP5TimerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	461a      	mov	r2, r3
 800281a:	68f9      	ldr	r1, [r7, #12]
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f003 fa49 	bl	8005cb4 <memmove>
      return __result + __count;
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	4413      	add	r3, r2
    }
 800282a:	4618      	mov	r0, r3
 800282c:	3718      	adds	r7, #24
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <_ZSt4moveIRPP5TimerEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4618      	mov	r0, r3
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP5TimerES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	68b9      	ldr	r1, [r7, #8]
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f815 	bl	8002888 <_ZSt4copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>
 800285e:	4603      	mov	r3, r0
 8002860:	4618      	mov	r0, r3
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <_ZSt14__copy_move_a2ILb1EPP5TimerS2_ET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	68b9      	ldr	r1, [r7, #8]
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f81d 	bl	80028b8 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_>
 800287e:	4603      	mov	r3, r0
    }
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <_ZSt4copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002888:	b590      	push	{r4, r7, lr}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f000 f839 	bl	800290c <_ZSt12__miter_baseIPP5TimerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800289a:	4604      	mov	r4, r0
 800289c:	68b8      	ldr	r0, [r7, #8]
 800289e:	f000 f835 	bl	800290c <_ZSt12__miter_baseIPP5TimerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 80028a2:	4603      	mov	r3, r0
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	4619      	mov	r1, r3
 80028a8:	4620      	mov	r0, r4
 80028aa:	f000 f840 	bl	800292e <_ZSt13__copy_move_aILb1EPP5TimerS2_ET1_T0_S4_S3_>
 80028ae:	4603      	mov	r3, r0
    }
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd90      	pop	{r4, r7, pc}

080028b8 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80028c4:	68ba      	ldr	r2, [r7, #8]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	109b      	asrs	r3, r3, #2
 80028cc:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	bfcc      	ite	gt
 80028d4:	2301      	movgt	r3, #1
 80028d6:	2300      	movle	r3, #0
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d007      	beq.n	80028ee <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	461a      	mov	r2, r3
 80028e4:	68f9      	ldr	r1, [r7, #12]
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f003 f9e4 	bl	8005cb4 <memmove>
 80028ec:	e006      	b.n	80028fc <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_+0x44>
	  else if (_Num == 1)
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d103      	bne.n	80028fc <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_+0x44>
	      __assign_one(__result, __first);
 80028f4:	68f9      	ldr	r1, [r7, #12]
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f83c 	bl	8002974 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIP5TimerS4_EEvPT_PT0_>
	  return __result + _Num;
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	4413      	add	r3, r2
	}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <_ZSt12__miter_baseIPP5TimerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8002914:	1d3b      	adds	r3, r7, #4
 8002916:	4618      	mov	r0, r3
 8002918:	f000 f83c 	bl	8002994 <_ZNKSt13move_iteratorIPP5TimerE4baseEv>
 800291c:	4603      	mov	r3, r0
 800291e:	4618      	mov	r0, r3
 8002920:	f000 f844 	bl	80029ac <_ZSt12__miter_baseIPP5TimerET_S3_>
 8002924:	4603      	mov	r3, r0
 8002926:	4618      	mov	r0, r3
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <_ZSt13__copy_move_aILb1EPP5TimerS2_ET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800292e:	b5b0      	push	{r4, r5, r7, lr}
 8002930:	b084      	sub	sp, #16
 8002932:	af00      	add	r7, sp, #0
 8002934:	60f8      	str	r0, [r7, #12]
 8002936:	60b9      	str	r1, [r7, #8]
 8002938:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f7ff ff50 	bl	80027e0 <_ZSt12__niter_baseIPP5TimerET_S3_>
 8002940:	4604      	mov	r4, r0
 8002942:	68b8      	ldr	r0, [r7, #8]
 8002944:	f7ff ff4c 	bl	80027e0 <_ZSt12__niter_baseIPP5TimerET_S3_>
 8002948:	4605      	mov	r5, r0
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff47 	bl	80027e0 <_ZSt12__niter_baseIPP5TimerET_S3_>
 8002952:	4603      	mov	r3, r0
 8002954:	461a      	mov	r2, r3
 8002956:	4629      	mov	r1, r5
 8002958:	4620      	mov	r0, r4
 800295a:	f7ff feed 	bl	8002738 <_ZSt14__copy_move_a1ILb1EPP5TimerS2_ET1_T0_S4_S3_>
 800295e:	4602      	mov	r2, r0
 8002960:	1d3b      	adds	r3, r7, #4
 8002962:	4611      	mov	r1, r2
 8002964:	4618      	mov	r0, r3
 8002966:	f000 f82c 	bl	80029c2 <_ZSt12__niter_wrapIPP5TimerET_RKS3_S3_>
 800296a:	4603      	mov	r3, r0
    }
 800296c:	4618      	mov	r0, r3
 800296e:	3710      	adds	r7, #16
 8002970:	46bd      	mov	sp, r7
 8002972:	bdb0      	pop	{r4, r5, r7, pc}

08002974 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIP5TimerS4_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 800297e:	6838      	ldr	r0, [r7, #0]
 8002980:	f7ff fceb 	bl	800235a <_ZSt4moveIRP5TimerEONSt16remove_referenceIT_E4typeEOS4_>
 8002984:	4603      	mov	r3, r0
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	bf00      	nop
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <_ZNKSt13move_iteratorIPP5TimerE4baseEv>:
      base() const
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <_ZSt12__miter_baseIPP5TimerET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
    { return __it; }
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4618      	mov	r0, r3
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr

080029c2 <_ZSt12__niter_wrapIPP5TimerET_RKS3_S3_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80029c2:	b480      	push	{r7}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
 80029ca:	6039      	str	r1, [r7, #0]
    { return __res; }
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af04      	add	r7, sp, #16
                                  GPIOA, GPIO_PIN_0) ; // EN (aktiv LOW)
 80029e2:	2301      	movs	r3, #1
 80029e4:	9302      	str	r3, [sp, #8]
 80029e6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029ea:	9301      	str	r3, [sp, #4]
 80029ec:	2302      	movs	r3, #2
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	eddf 0a17 	vldr	s1, [pc, #92]	@ 8002a50 <_Z41__static_initialization_and_destruction_0v+0x74>
 80029f4:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8002a54 <_Z41__static_initialization_and_destruction_0v+0x78>
 80029f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029fc:	2240      	movs	r2, #64	@ 0x40
 80029fe:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8002a02:	4815      	ldr	r0, [pc, #84]	@ (8002a58 <_Z41__static_initialization_and_destruction_0v+0x7c>)
 8002a04:	f7fd ff76 	bl	80008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>
StepperMotorDriver stepperLoad(GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1, GPIOB, GPIO_PIN_2);
 8002a08:	2304      	movs	r3, #4
 8002a0a:	9302      	str	r3, [sp, #8]
 8002a0c:	4b13      	ldr	r3, [pc, #76]	@ (8002a5c <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	2302      	movs	r3, #2
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8002a50 <_Z41__static_initialization_and_destruction_0v+0x74>
 8002a18:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8002a54 <_Z41__static_initialization_and_destruction_0v+0x78>
 8002a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a5c <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	490e      	ldr	r1, [pc, #56]	@ (8002a5c <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002a22:	480f      	ldr	r0, [pc, #60]	@ (8002a60 <_Z41__static_initialization_and_destruction_0v+0x84>)
 8002a24:	f7fd ff66 	bl	80008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>
StepperMotorDriver stepperUnload(GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_6);
 8002a28:	2340      	movs	r3, #64	@ 0x40
 8002a2a:	9302      	str	r3, [sp, #8]
 8002a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a5c <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002a2e:	9301      	str	r3, [sp, #4]
 8002a30:	2320      	movs	r3, #32
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8002a50 <_Z41__static_initialization_and_destruction_0v+0x74>
 8002a38:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8002a54 <_Z41__static_initialization_and_destruction_0v+0x78>
 8002a3c:	4b07      	ldr	r3, [pc, #28]	@ (8002a5c <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002a3e:	2210      	movs	r2, #16
 8002a40:	4906      	ldr	r1, [pc, #24]	@ (8002a5c <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002a42:	4808      	ldr	r0, [pc, #32]	@ (8002a64 <_Z41__static_initialization_and_destruction_0v+0x88>)
 8002a44:	f7fd ff56 	bl	80008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	42200000 	.word	0x42200000
 8002a54:	43480000 	.word	0x43480000
 8002a58:	200001d4 	.word	0x200001d4
 8002a5c:	48000400 	.word	0x48000400
 8002a60:	2000021c 	.word	0x2000021c
 8002a64:	20000264 	.word	0x20000264

08002a68 <_GLOBAL__sub_I_htim2>:
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	f7ff ffb6 	bl	80029dc <_Z41__static_initialization_and_destruction_0v>
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab8 <HAL_MspInit+0x44>)
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <HAL_MspInit+0x44>)
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	6193      	str	r3, [r2, #24]
 8002a86:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab8 <HAL_MspInit+0x44>)
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	607b      	str	r3, [r7, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a92:	4b09      	ldr	r3, [pc, #36]	@ (8002ab8 <HAL_MspInit+0x44>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	4a08      	ldr	r2, [pc, #32]	@ (8002ab8 <HAL_MspInit+0x44>)
 8002a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a9c:	61d3      	str	r3, [r2, #28]
 8002a9e:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <HAL_MspInit+0x44>)
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002aaa:	2007      	movs	r0, #7
 8002aac:	f000 fa98 	bl	8002fe0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000

08002abc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002acc:	d114      	bne.n	8002af8 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ace:	4b19      	ldr	r3, [pc, #100]	@ (8002b34 <HAL_TIM_Base_MspInit+0x78>)
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	4a18      	ldr	r2, [pc, #96]	@ (8002b34 <HAL_TIM_Base_MspInit+0x78>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	61d3      	str	r3, [r2, #28]
 8002ada:	4b16      	ldr	r3, [pc, #88]	@ (8002b34 <HAL_TIM_Base_MspInit+0x78>)
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	201c      	movs	r0, #28
 8002aec:	f000 fa83 	bl	8002ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002af0:	201c      	movs	r0, #28
 8002af2:	f000 fa9c 	bl	800302e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002af6:	e018      	b.n	8002b2a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a0e      	ldr	r2, [pc, #56]	@ (8002b38 <HAL_TIM_Base_MspInit+0x7c>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d113      	bne.n	8002b2a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b02:	4b0c      	ldr	r3, [pc, #48]	@ (8002b34 <HAL_TIM_Base_MspInit+0x78>)
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	4a0b      	ldr	r2, [pc, #44]	@ (8002b34 <HAL_TIM_Base_MspInit+0x78>)
 8002b08:	f043 0302 	orr.w	r3, r3, #2
 8002b0c:	61d3      	str	r3, [r2, #28]
 8002b0e:	4b09      	ldr	r3, [pc, #36]	@ (8002b34 <HAL_TIM_Base_MspInit+0x78>)
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	60bb      	str	r3, [r7, #8]
 8002b18:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	201d      	movs	r0, #29
 8002b20:	f000 fa69 	bl	8002ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b24:	201d      	movs	r0, #29
 8002b26:	f000 fa82 	bl	800302e <HAL_NVIC_EnableIRQ>
}
 8002b2a:	bf00      	nop
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
 8002b38:	40000400 	.word	0x40000400

08002b3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08a      	sub	sp, #40	@ 0x28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b44:	f107 0314 	add.w	r3, r7, #20
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	60da      	str	r2, [r3, #12]
 8002b52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a17      	ldr	r2, [pc, #92]	@ (8002bb8 <HAL_UART_MspInit+0x7c>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d128      	bne.n	8002bb0 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b5e:	4b17      	ldr	r3, [pc, #92]	@ (8002bbc <HAL_UART_MspInit+0x80>)
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	4a16      	ldr	r2, [pc, #88]	@ (8002bbc <HAL_UART_MspInit+0x80>)
 8002b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b68:	61d3      	str	r3, [r2, #28]
 8002b6a:	4b14      	ldr	r3, [pc, #80]	@ (8002bbc <HAL_UART_MspInit+0x80>)
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b76:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <HAL_UART_MspInit+0x80>)
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	4a10      	ldr	r2, [pc, #64]	@ (8002bbc <HAL_UART_MspInit+0x80>)
 8002b7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b80:	6153      	str	r3, [r2, #20]
 8002b82:	4b0e      	ldr	r3, [pc, #56]	@ (8002bbc <HAL_UART_MspInit+0x80>)
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b8e:	230c      	movs	r3, #12
 8002b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b92:	2302      	movs	r3, #2
 8002b94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b9e:	2307      	movs	r3, #7
 8002ba0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba2:	f107 0314 	add.w	r3, r7, #20
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bac:	f000 fa5a 	bl	8003064 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002bb0:	bf00      	nop
 8002bb2:	3728      	adds	r7, #40	@ 0x28
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40004400 	.word	0x40004400
 8002bbc:	40021000 	.word	0x40021000

08002bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bc4:	bf00      	nop
 8002bc6:	e7fd      	b.n	8002bc4 <NMI_Handler+0x4>

08002bc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bcc:	bf00      	nop
 8002bce:	e7fd      	b.n	8002bcc <HardFault_Handler+0x4>

08002bd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <MemManage_Handler+0x4>

08002bd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bdc:	bf00      	nop
 8002bde:	e7fd      	b.n	8002bdc <BusFault_Handler+0x4>

08002be0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002be4:	bf00      	nop
 8002be6:	e7fd      	b.n	8002be4 <UsageFault_Handler+0x4>

08002be8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c16:	f000 f8f3 	bl	8002e00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c1a:	bf00      	nop
 8002c1c:	bd80      	pop	{r7, pc}
	...

08002c20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c24:	4802      	ldr	r0, [pc, #8]	@ (8002c30 <TIM2_IRQHandler+0x10>)
 8002c26:	f001 fe7b 	bl	8004920 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	200000b4 	.word	0x200000b4

08002c34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c38:	4802      	ldr	r0, [pc, #8]	@ (8002c44 <TIM3_IRQHandler+0x10>)
 8002c3a:	f001 fe71 	bl	8004920 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000100 	.word	0x20000100

08002c48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  return 1;
 8002c4c:	2301      	movs	r3, #1
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <_kill>:

int _kill(int pid, int sig)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c62:	f003 f89d 	bl	8005da0 <__errno>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2216      	movs	r2, #22
 8002c6a:	601a      	str	r2, [r3, #0]
  return -1;
 8002c6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3708      	adds	r7, #8
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <_exit>:

void _exit (int status)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c80:	f04f 31ff 	mov.w	r1, #4294967295
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f7ff ffe7 	bl	8002c58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c8a:	bf00      	nop
 8002c8c:	e7fd      	b.n	8002c8a <_exit+0x12>
	...

08002c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c98:	4a14      	ldr	r2, [pc, #80]	@ (8002cec <_sbrk+0x5c>)
 8002c9a:	4b15      	ldr	r3, [pc, #84]	@ (8002cf0 <_sbrk+0x60>)
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ca4:	4b13      	ldr	r3, [pc, #76]	@ (8002cf4 <_sbrk+0x64>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d102      	bne.n	8002cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cac:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <_sbrk+0x64>)
 8002cae:	4a12      	ldr	r2, [pc, #72]	@ (8002cf8 <_sbrk+0x68>)
 8002cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cb2:	4b10      	ldr	r3, [pc, #64]	@ (8002cf4 <_sbrk+0x64>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4413      	add	r3, r2
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d207      	bcs.n	8002cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cc0:	f003 f86e 	bl	8005da0 <__errno>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	220c      	movs	r2, #12
 8002cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cca:	f04f 33ff 	mov.w	r3, #4294967295
 8002cce:	e009      	b.n	8002ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cd0:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <_sbrk+0x64>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cd6:	4b07      	ldr	r3, [pc, #28]	@ (8002cf4 <_sbrk+0x64>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4413      	add	r3, r2
 8002cde:	4a05      	ldr	r2, [pc, #20]	@ (8002cf4 <_sbrk+0x64>)
 8002ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	20003000 	.word	0x20003000
 8002cf0:	00000400 	.word	0x00000400
 8002cf4:	200002ac 	.word	0x200002ac
 8002cf8:	20000490 	.word	0x20000490

08002cfc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d00:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <SystemInit+0x20>)
 8002d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d06:	4a05      	ldr	r2, [pc, #20]	@ (8002d1c <SystemInit+0x20>)
 8002d08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d10:	bf00      	nop
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	e000ed00 	.word	0xe000ed00

08002d20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d58 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d24:	f7ff ffea 	bl	8002cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d28:	480c      	ldr	r0, [pc, #48]	@ (8002d5c <LoopForever+0x6>)
  ldr r1, =_edata
 8002d2a:	490d      	ldr	r1, [pc, #52]	@ (8002d60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002d64 <LoopForever+0xe>)
  movs r3, #0
 8002d2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d30:	e002      	b.n	8002d38 <LoopCopyDataInit>

08002d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d36:	3304      	adds	r3, #4

08002d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d3c:	d3f9      	bcc.n	8002d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d40:	4c0a      	ldr	r4, [pc, #40]	@ (8002d6c <LoopForever+0x16>)
  movs r3, #0
 8002d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d44:	e001      	b.n	8002d4a <LoopFillZerobss>

08002d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d48:	3204      	adds	r2, #4

08002d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d4c:	d3fb      	bcc.n	8002d46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d4e:	f003 f82d 	bl	8005dac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d52:	f7fe fceb 	bl	800172c <main>

08002d56 <LoopForever>:

LoopForever:
    b LoopForever
 8002d56:	e7fe      	b.n	8002d56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d58:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d60:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002d64:	08006658 	.word	0x08006658
  ldr r2, =_sbss
 8002d68:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002d6c:	20000490 	.word	0x20000490

08002d70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d70:	e7fe      	b.n	8002d70 <ADC1_2_IRQHandler>
	...

08002d74 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d78:	4b08      	ldr	r3, [pc, #32]	@ (8002d9c <HAL_Init+0x28>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a07      	ldr	r2, [pc, #28]	@ (8002d9c <HAL_Init+0x28>)
 8002d7e:	f043 0310 	orr.w	r3, r3, #16
 8002d82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d84:	2003      	movs	r0, #3
 8002d86:	f000 f92b 	bl	8002fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f000 f808 	bl	8002da0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d90:	f7ff fe70 	bl	8002a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40022000 	.word	0x40022000

08002da0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002da8:	4b12      	ldr	r3, [pc, #72]	@ (8002df4 <HAL_InitTick+0x54>)
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	4b12      	ldr	r3, [pc, #72]	@ (8002df8 <HAL_InitTick+0x58>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	4619      	mov	r1, r3
 8002db2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002db6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f000 f943 	bl	800304a <HAL_SYSTICK_Config>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e00e      	b.n	8002dec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b0f      	cmp	r3, #15
 8002dd2:	d80a      	bhi.n	8002dea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ddc:	f000 f90b 	bl	8002ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002de0:	4a06      	ldr	r2, [pc, #24]	@ (8002dfc <HAL_InitTick+0x5c>)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
 8002de8:	e000      	b.n	8002dec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	20000000 	.word	0x20000000
 8002df8:	20000008 	.word	0x20000008
 8002dfc:	20000004 	.word	0x20000004

08002e00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e04:	4b06      	ldr	r3, [pc, #24]	@ (8002e20 <HAL_IncTick+0x20>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b06      	ldr	r3, [pc, #24]	@ (8002e24 <HAL_IncTick+0x24>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4413      	add	r3, r2
 8002e10:	4a04      	ldr	r2, [pc, #16]	@ (8002e24 <HAL_IncTick+0x24>)
 8002e12:	6013      	str	r3, [r2, #0]
}
 8002e14:	bf00      	nop
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	20000008 	.word	0x20000008
 8002e24:	200002b0 	.word	0x200002b0

08002e28 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  return uwTick;  
 8002e2c:	4b03      	ldr	r3, [pc, #12]	@ (8002e3c <HAL_GetTick+0x14>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	200002b0 	.word	0x200002b0

08002e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e50:	4b0c      	ldr	r3, [pc, #48]	@ (8002e84 <__NVIC_SetPriorityGrouping+0x44>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e72:	4a04      	ldr	r2, [pc, #16]	@ (8002e84 <__NVIC_SetPriorityGrouping+0x44>)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	60d3      	str	r3, [r2, #12]
}
 8002e78:	bf00      	nop
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	e000ed00 	.word	0xe000ed00

08002e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e8c:	4b04      	ldr	r3, [pc, #16]	@ (8002ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	0a1b      	lsrs	r3, r3, #8
 8002e92:	f003 0307 	and.w	r3, r3, #7
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	e000ed00 	.word	0xe000ed00

08002ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	4603      	mov	r3, r0
 8002eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	db0b      	blt.n	8002ece <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eb6:	79fb      	ldrb	r3, [r7, #7]
 8002eb8:	f003 021f 	and.w	r2, r3, #31
 8002ebc:	4907      	ldr	r1, [pc, #28]	@ (8002edc <__NVIC_EnableIRQ+0x38>)
 8002ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec2:	095b      	lsrs	r3, r3, #5
 8002ec4:	2001      	movs	r0, #1
 8002ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	e000e100 	.word	0xe000e100

08002ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	6039      	str	r1, [r7, #0]
 8002eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	db0a      	blt.n	8002f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	490c      	ldr	r1, [pc, #48]	@ (8002f2c <__NVIC_SetPriority+0x4c>)
 8002efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efe:	0112      	lsls	r2, r2, #4
 8002f00:	b2d2      	uxtb	r2, r2
 8002f02:	440b      	add	r3, r1
 8002f04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f08:	e00a      	b.n	8002f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	4908      	ldr	r1, [pc, #32]	@ (8002f30 <__NVIC_SetPriority+0x50>)
 8002f10:	79fb      	ldrb	r3, [r7, #7]
 8002f12:	f003 030f 	and.w	r3, r3, #15
 8002f16:	3b04      	subs	r3, #4
 8002f18:	0112      	lsls	r2, r2, #4
 8002f1a:	b2d2      	uxtb	r2, r2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	761a      	strb	r2, [r3, #24]
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	e000e100 	.word	0xe000e100
 8002f30:	e000ed00 	.word	0xe000ed00

08002f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b089      	sub	sp, #36	@ 0x24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	f1c3 0307 	rsb	r3, r3, #7
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	bf28      	it	cs
 8002f52:	2304      	movcs	r3, #4
 8002f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	3304      	adds	r3, #4
 8002f5a:	2b06      	cmp	r3, #6
 8002f5c:	d902      	bls.n	8002f64 <NVIC_EncodePriority+0x30>
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	3b03      	subs	r3, #3
 8002f62:	e000      	b.n	8002f66 <NVIC_EncodePriority+0x32>
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f68:	f04f 32ff 	mov.w	r2, #4294967295
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f72:	43da      	mvns	r2, r3
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	401a      	ands	r2, r3
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	fa01 f303 	lsl.w	r3, r1, r3
 8002f86:	43d9      	mvns	r1, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f8c:	4313      	orrs	r3, r2
         );
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3724      	adds	r7, #36	@ 0x24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
	...

08002f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fac:	d301      	bcc.n	8002fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00f      	b.n	8002fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002fdc <SysTick_Config+0x40>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fba:	210f      	movs	r1, #15
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc0:	f7ff ff8e 	bl	8002ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc4:	4b05      	ldr	r3, [pc, #20]	@ (8002fdc <SysTick_Config+0x40>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fca:	4b04      	ldr	r3, [pc, #16]	@ (8002fdc <SysTick_Config+0x40>)
 8002fcc:	2207      	movs	r2, #7
 8002fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	e000e010 	.word	0xe000e010

08002fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f7ff ff29 	bl	8002e40 <__NVIC_SetPriorityGrouping>
}
 8002fee:	bf00      	nop
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b086      	sub	sp, #24
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003008:	f7ff ff3e 	bl	8002e88 <__NVIC_GetPriorityGrouping>
 800300c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	68b9      	ldr	r1, [r7, #8]
 8003012:	6978      	ldr	r0, [r7, #20]
 8003014:	f7ff ff8e 	bl	8002f34 <NVIC_EncodePriority>
 8003018:	4602      	mov	r2, r0
 800301a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301e:	4611      	mov	r1, r2
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff ff5d 	bl	8002ee0 <__NVIC_SetPriority>
}
 8003026:	bf00      	nop
 8003028:	3718      	adds	r7, #24
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b082      	sub	sp, #8
 8003032:	af00      	add	r7, sp, #0
 8003034:	4603      	mov	r3, r0
 8003036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff ff31 	bl	8002ea4 <__NVIC_EnableIRQ>
}
 8003042:	bf00      	nop
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7ff ffa2 	bl	8002f9c <SysTick_Config>
 8003058:	4603      	mov	r3, r0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
	...

08003064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003064:	b480      	push	{r7}
 8003066:	b087      	sub	sp, #28
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003072:	e14e      	b.n	8003312 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	2101      	movs	r1, #1
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	fa01 f303 	lsl.w	r3, r1, r3
 8003080:	4013      	ands	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 8140 	beq.w	800330c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	2b01      	cmp	r3, #1
 8003096:	d005      	beq.n	80030a4 <HAL_GPIO_Init+0x40>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d130      	bne.n	8003106 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	2203      	movs	r2, #3
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	43db      	mvns	r3, r3
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	4013      	ands	r3, r2
 80030ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030da:	2201      	movs	r2, #1
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43db      	mvns	r3, r3
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	4013      	ands	r3, r2
 80030e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	091b      	lsrs	r3, r3, #4
 80030f0:	f003 0201 	and.w	r2, r3, #1
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	693a      	ldr	r2, [r7, #16]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	2b03      	cmp	r3, #3
 8003110:	d017      	beq.n	8003142 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	2203      	movs	r2, #3
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4013      	ands	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d123      	bne.n	8003196 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	08da      	lsrs	r2, r3, #3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3208      	adds	r2, #8
 8003156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800315a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	220f      	movs	r2, #15
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	43db      	mvns	r3, r3
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	691a      	ldr	r2, [r3, #16]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	08da      	lsrs	r2, r3, #3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	3208      	adds	r2, #8
 8003190:	6939      	ldr	r1, [r7, #16]
 8003192:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	2203      	movs	r2, #3
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43db      	mvns	r3, r3
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	4013      	ands	r3, r2
 80031ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f003 0203 	and.w	r2, r3, #3
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	fa02 f303 	lsl.w	r3, r2, r3
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 809a 	beq.w	800330c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031d8:	4b55      	ldr	r3, [pc, #340]	@ (8003330 <HAL_GPIO_Init+0x2cc>)
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	4a54      	ldr	r2, [pc, #336]	@ (8003330 <HAL_GPIO_Init+0x2cc>)
 80031de:	f043 0301 	orr.w	r3, r3, #1
 80031e2:	6193      	str	r3, [r2, #24]
 80031e4:	4b52      	ldr	r3, [pc, #328]	@ (8003330 <HAL_GPIO_Init+0x2cc>)
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	60bb      	str	r3, [r7, #8]
 80031ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031f0:	4a50      	ldr	r2, [pc, #320]	@ (8003334 <HAL_GPIO_Init+0x2d0>)
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	089b      	lsrs	r3, r3, #2
 80031f6:	3302      	adds	r3, #2
 80031f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f003 0303 	and.w	r3, r3, #3
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	220f      	movs	r2, #15
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43db      	mvns	r3, r3
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4013      	ands	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800321a:	d013      	beq.n	8003244 <HAL_GPIO_Init+0x1e0>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a46      	ldr	r2, [pc, #280]	@ (8003338 <HAL_GPIO_Init+0x2d4>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00d      	beq.n	8003240 <HAL_GPIO_Init+0x1dc>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a45      	ldr	r2, [pc, #276]	@ (800333c <HAL_GPIO_Init+0x2d8>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d007      	beq.n	800323c <HAL_GPIO_Init+0x1d8>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a44      	ldr	r2, [pc, #272]	@ (8003340 <HAL_GPIO_Init+0x2dc>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d101      	bne.n	8003238 <HAL_GPIO_Init+0x1d4>
 8003234:	2303      	movs	r3, #3
 8003236:	e006      	b.n	8003246 <HAL_GPIO_Init+0x1e2>
 8003238:	2305      	movs	r3, #5
 800323a:	e004      	b.n	8003246 <HAL_GPIO_Init+0x1e2>
 800323c:	2302      	movs	r3, #2
 800323e:	e002      	b.n	8003246 <HAL_GPIO_Init+0x1e2>
 8003240:	2301      	movs	r3, #1
 8003242:	e000      	b.n	8003246 <HAL_GPIO_Init+0x1e2>
 8003244:	2300      	movs	r3, #0
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	f002 0203 	and.w	r2, r2, #3
 800324c:	0092      	lsls	r2, r2, #2
 800324e:	4093      	lsls	r3, r2
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	4313      	orrs	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003256:	4937      	ldr	r1, [pc, #220]	@ (8003334 <HAL_GPIO_Init+0x2d0>)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	089b      	lsrs	r3, r3, #2
 800325c:	3302      	adds	r3, #2
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003264:	4b37      	ldr	r3, [pc, #220]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	43db      	mvns	r3, r3
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4013      	ands	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003288:	4a2e      	ldr	r2, [pc, #184]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800328e:	4b2d      	ldr	r3, [pc, #180]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	43db      	mvns	r3, r3
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4013      	ands	r3, r2
 800329c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80032b2:	4a24      	ldr	r2, [pc, #144]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032b8:	4b22      	ldr	r3, [pc, #136]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4013      	ands	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80032dc:	4a19      	ldr	r2, [pc, #100]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032e2:	4b18      	ldr	r3, [pc, #96]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003306:	4a0f      	ldr	r2, [pc, #60]	@ (8003344 <HAL_GPIO_Init+0x2e0>)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	3301      	adds	r3, #1
 8003310:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	fa22 f303 	lsr.w	r3, r2, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	f47f aea9 	bne.w	8003074 <HAL_GPIO_Init+0x10>
  }
}
 8003322:	bf00      	nop
 8003324:	bf00      	nop
 8003326:	371c      	adds	r7, #28
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	40021000 	.word	0x40021000
 8003334:	40010000 	.word	0x40010000
 8003338:	48000400 	.word	0x48000400
 800333c:	48000800 	.word	0x48000800
 8003340:	48000c00 	.word	0x48000c00
 8003344:	40010400 	.word	0x40010400

08003348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
 8003354:	4613      	mov	r3, r2
 8003356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003358:	787b      	ldrb	r3, [r7, #1]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800335e:	887a      	ldrh	r2, [r7, #2]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003364:	e002      	b.n	800336c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003366:	887a      	ldrh	r2, [r7, #2]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800337e:	af00      	add	r7, sp, #0
 8003380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003384:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003388:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800338a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d102      	bne.n	800339e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	f000 bff4 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800339e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 816d 	beq.w	800368e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80033b4:	4bb4      	ldr	r3, [pc, #720]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b04      	cmp	r3, #4
 80033be:	d00c      	beq.n	80033da <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033c0:	4bb1      	ldr	r3, [pc, #708]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f003 030c 	and.w	r3, r3, #12
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d157      	bne.n	800347c <HAL_RCC_OscConfig+0x104>
 80033cc:	4bae      	ldr	r3, [pc, #696]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033d8:	d150      	bne.n	800347c <HAL_RCC_OscConfig+0x104>
 80033da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033de:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80033e6:	fa93 f3a3 	rbit	r3, r3
 80033ea:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80033ee:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f2:	fab3 f383 	clz	r3, r3
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80033fa:	d802      	bhi.n	8003402 <HAL_RCC_OscConfig+0x8a>
 80033fc:	4ba2      	ldr	r3, [pc, #648]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	e015      	b.n	800342e <HAL_RCC_OscConfig+0xb6>
 8003402:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003406:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800340e:	fa93 f3a3 	rbit	r3, r3
 8003412:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003416:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800341a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800341e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003422:	fa93 f3a3 	rbit	r3, r3
 8003426:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800342a:	4b97      	ldr	r3, [pc, #604]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 800342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003432:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8003436:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800343a:	fa92 f2a2 	rbit	r2, r2
 800343e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003442:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003446:	fab2 f282 	clz	r2, r2
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	f042 0220 	orr.w	r2, r2, #32
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	f002 021f 	and.w	r2, r2, #31
 8003456:	2101      	movs	r1, #1
 8003458:	fa01 f202 	lsl.w	r2, r1, r2
 800345c:	4013      	ands	r3, r2
 800345e:	2b00      	cmp	r3, #0
 8003460:	f000 8114 	beq.w	800368c <HAL_RCC_OscConfig+0x314>
 8003464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003468:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	f040 810b 	bne.w	800368c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	f000 bf85 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800347c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003480:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800348c:	d106      	bne.n	800349c <HAL_RCC_OscConfig+0x124>
 800348e:	4b7e      	ldr	r3, [pc, #504]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a7d      	ldr	r2, [pc, #500]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003498:	6013      	str	r3, [r2, #0]
 800349a:	e036      	b.n	800350a <HAL_RCC_OscConfig+0x192>
 800349c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d10c      	bne.n	80034c6 <HAL_RCC_OscConfig+0x14e>
 80034ac:	4b76      	ldr	r3, [pc, #472]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a75      	ldr	r2, [pc, #468]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	4b73      	ldr	r3, [pc, #460]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a72      	ldr	r2, [pc, #456]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034c2:	6013      	str	r3, [r2, #0]
 80034c4:	e021      	b.n	800350a <HAL_RCC_OscConfig+0x192>
 80034c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034d6:	d10c      	bne.n	80034f2 <HAL_RCC_OscConfig+0x17a>
 80034d8:	4b6b      	ldr	r3, [pc, #428]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a6a      	ldr	r2, [pc, #424]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034e2:	6013      	str	r3, [r2, #0]
 80034e4:	4b68      	ldr	r3, [pc, #416]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a67      	ldr	r2, [pc, #412]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	e00b      	b.n	800350a <HAL_RCC_OscConfig+0x192>
 80034f2:	4b65      	ldr	r3, [pc, #404]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a64      	ldr	r2, [pc, #400]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80034f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fc:	6013      	str	r3, [r2, #0]
 80034fe:	4b62      	ldr	r3, [pc, #392]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a61      	ldr	r2, [pc, #388]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003504:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003508:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800350a:	4b5f      	ldr	r3, [pc, #380]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 800350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350e:	f023 020f 	bic.w	r2, r3, #15
 8003512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003516:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	495a      	ldr	r1, [pc, #360]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003520:	4313      	orrs	r3, r2
 8003522:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003528:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d054      	beq.n	80035de <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7ff fc78 	bl	8002e28 <HAL_GetTick>
 8003538:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800353c:	e00a      	b.n	8003554 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800353e:	f7ff fc73 	bl	8002e28 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b64      	cmp	r3, #100	@ 0x64
 800354c:	d902      	bls.n	8003554 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	f000 bf19 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
 8003554:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003558:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003560:	fa93 f3a3 	rbit	r3, r3
 8003564:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003568:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800356c:	fab3 f383 	clz	r3, r3
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b3f      	cmp	r3, #63	@ 0x3f
 8003574:	d802      	bhi.n	800357c <HAL_RCC_OscConfig+0x204>
 8003576:	4b44      	ldr	r3, [pc, #272]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	e015      	b.n	80035a8 <HAL_RCC_OscConfig+0x230>
 800357c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003580:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003584:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003588:	fa93 f3a3 	rbit	r3, r3
 800358c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003590:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003594:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003598:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800359c:	fa93 f3a3 	rbit	r3, r3
 80035a0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80035a4:	4b38      	ldr	r3, [pc, #224]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 80035a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80035ac:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80035b0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80035b4:	fa92 f2a2 	rbit	r2, r2
 80035b8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80035bc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80035c0:	fab2 f282 	clz	r2, r2
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	f042 0220 	orr.w	r2, r2, #32
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	f002 021f 	and.w	r2, r2, #31
 80035d0:	2101      	movs	r1, #1
 80035d2:	fa01 f202 	lsl.w	r2, r1, r2
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0b0      	beq.n	800353e <HAL_RCC_OscConfig+0x1c6>
 80035dc:	e057      	b.n	800368e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035de:	f7ff fc23 	bl	8002e28 <HAL_GetTick>
 80035e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035e6:	e00a      	b.n	80035fe <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035e8:	f7ff fc1e 	bl	8002e28 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b64      	cmp	r3, #100	@ 0x64
 80035f6:	d902      	bls.n	80035fe <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	f000 bec4 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
 80035fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003602:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003606:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800360a:	fa93 f3a3 	rbit	r3, r3
 800360e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003612:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003616:	fab3 f383 	clz	r3, r3
 800361a:	b2db      	uxtb	r3, r3
 800361c:	2b3f      	cmp	r3, #63	@ 0x3f
 800361e:	d802      	bhi.n	8003626 <HAL_RCC_OscConfig+0x2ae>
 8003620:	4b19      	ldr	r3, [pc, #100]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	e015      	b.n	8003652 <HAL_RCC_OscConfig+0x2da>
 8003626:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800362a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003632:	fa93 f3a3 	rbit	r3, r3
 8003636:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800363a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800363e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003642:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003646:	fa93 f3a3 	rbit	r3, r3
 800364a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800364e:	4b0e      	ldr	r3, [pc, #56]	@ (8003688 <HAL_RCC_OscConfig+0x310>)
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003656:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800365a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800365e:	fa92 f2a2 	rbit	r2, r2
 8003662:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003666:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800366a:	fab2 f282 	clz	r2, r2
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	f042 0220 	orr.w	r2, r2, #32
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	f002 021f 	and.w	r2, r2, #31
 800367a:	2101      	movs	r1, #1
 800367c:	fa01 f202 	lsl.w	r2, r1, r2
 8003680:	4013      	ands	r3, r2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1b0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x270>
 8003686:	e002      	b.n	800368e <HAL_RCC_OscConfig+0x316>
 8003688:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800368c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800368e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003692:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 816c 	beq.w	800397c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80036a4:	4bcc      	ldr	r3, [pc, #816]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 030c 	and.w	r3, r3, #12
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00b      	beq.n	80036c8 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80036b0:	4bc9      	ldr	r3, [pc, #804]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f003 030c 	and.w	r3, r3, #12
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d16d      	bne.n	8003798 <HAL_RCC_OscConfig+0x420>
 80036bc:	4bc6      	ldr	r3, [pc, #792]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d167      	bne.n	8003798 <HAL_RCC_OscConfig+0x420>
 80036c8:	2302      	movs	r3, #2
 80036ca:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80036d2:	fa93 f3a3 	rbit	r3, r3
 80036d6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80036da:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036de:	fab3 f383 	clz	r3, r3
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80036e6:	d802      	bhi.n	80036ee <HAL_RCC_OscConfig+0x376>
 80036e8:	4bbb      	ldr	r3, [pc, #748]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	e013      	b.n	8003716 <HAL_RCC_OscConfig+0x39e>
 80036ee:	2302      	movs	r3, #2
 80036f0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80036f8:	fa93 f3a3 	rbit	r3, r3
 80036fc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003700:	2302      	movs	r3, #2
 8003702:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003706:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800370a:	fa93 f3a3 	rbit	r3, r3
 800370e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003712:	4bb1      	ldr	r3, [pc, #708]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	2202      	movs	r2, #2
 8003718:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800371c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003720:	fa92 f2a2 	rbit	r2, r2
 8003724:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003728:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800372c:	fab2 f282 	clz	r2, r2
 8003730:	b2d2      	uxtb	r2, r2
 8003732:	f042 0220 	orr.w	r2, r2, #32
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	f002 021f 	and.w	r2, r2, #31
 800373c:	2101      	movs	r1, #1
 800373e:	fa01 f202 	lsl.w	r2, r1, r2
 8003742:	4013      	ands	r3, r2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00a      	beq.n	800375e <HAL_RCC_OscConfig+0x3e6>
 8003748:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d002      	beq.n	800375e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	f000 be14 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800375e:	4b9e      	ldr	r3, [pc, #632]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003766:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800376a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	21f8      	movs	r1, #248	@ 0xf8
 8003774:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003778:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800377c:	fa91 f1a1 	rbit	r1, r1
 8003780:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003784:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003788:	fab1 f181 	clz	r1, r1
 800378c:	b2c9      	uxtb	r1, r1
 800378e:	408b      	lsls	r3, r1
 8003790:	4991      	ldr	r1, [pc, #580]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 8003792:	4313      	orrs	r3, r2
 8003794:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003796:	e0f1      	b.n	800397c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003798:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800379c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 8083 	beq.w	80038b0 <HAL_RCC_OscConfig+0x538>
 80037aa:	2301      	movs	r3, #1
 80037ac:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80037b4:	fa93 f3a3 	rbit	r3, r3
 80037b8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80037bc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037c0:	fab3 f383 	clz	r3, r3
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037ca:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	461a      	mov	r2, r3
 80037d2:	2301      	movs	r3, #1
 80037d4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d6:	f7ff fb27 	bl	8002e28 <HAL_GetTick>
 80037da:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037de:	e00a      	b.n	80037f6 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037e0:	f7ff fb22 	bl	8002e28 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d902      	bls.n	80037f6 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	f000 bdc8 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
 80037f6:	2302      	movs	r3, #2
 80037f8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003800:	fa93 f3a3 	rbit	r3, r3
 8003804:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003808:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800380c:	fab3 f383 	clz	r3, r3
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b3f      	cmp	r3, #63	@ 0x3f
 8003814:	d802      	bhi.n	800381c <HAL_RCC_OscConfig+0x4a4>
 8003816:	4b70      	ldr	r3, [pc, #448]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	e013      	b.n	8003844 <HAL_RCC_OscConfig+0x4cc>
 800381c:	2302      	movs	r3, #2
 800381e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003822:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003826:	fa93 f3a3 	rbit	r3, r3
 800382a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800382e:	2302      	movs	r3, #2
 8003830:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003834:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003838:	fa93 f3a3 	rbit	r3, r3
 800383c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003840:	4b65      	ldr	r3, [pc, #404]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	2202      	movs	r2, #2
 8003846:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800384a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800384e:	fa92 f2a2 	rbit	r2, r2
 8003852:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003856:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800385a:	fab2 f282 	clz	r2, r2
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	f042 0220 	orr.w	r2, r2, #32
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	f002 021f 	and.w	r2, r2, #31
 800386a:	2101      	movs	r1, #1
 800386c:	fa01 f202 	lsl.w	r2, r1, r2
 8003870:	4013      	ands	r3, r2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d0b4      	beq.n	80037e0 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003876:	4b58      	ldr	r3, [pc, #352]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800387e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003882:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	21f8      	movs	r1, #248	@ 0xf8
 800388c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003890:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003894:	fa91 f1a1 	rbit	r1, r1
 8003898:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800389c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80038a0:	fab1 f181 	clz	r1, r1
 80038a4:	b2c9      	uxtb	r1, r1
 80038a6:	408b      	lsls	r3, r1
 80038a8:	494b      	ldr	r1, [pc, #300]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	600b      	str	r3, [r1, #0]
 80038ae:	e065      	b.n	800397c <HAL_RCC_OscConfig+0x604>
 80038b0:	2301      	movs	r3, #1
 80038b2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80038c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038c6:	fab3 f383 	clz	r3, r3
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80038d0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	461a      	mov	r2, r3
 80038d8:	2300      	movs	r3, #0
 80038da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038dc:	f7ff faa4 	bl	8002e28 <HAL_GetTick>
 80038e0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e4:	e00a      	b.n	80038fc <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038e6:	f7ff fa9f 	bl	8002e28 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d902      	bls.n	80038fc <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	f000 bd45 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
 80038fc:	2302      	movs	r3, #2
 80038fe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003902:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003906:	fa93 f3a3 	rbit	r3, r3
 800390a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800390e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003912:	fab3 f383 	clz	r3, r3
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b3f      	cmp	r3, #63	@ 0x3f
 800391a:	d802      	bhi.n	8003922 <HAL_RCC_OscConfig+0x5aa>
 800391c:	4b2e      	ldr	r3, [pc, #184]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	e013      	b.n	800394a <HAL_RCC_OscConfig+0x5d2>
 8003922:	2302      	movs	r3, #2
 8003924:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800392c:	fa93 f3a3 	rbit	r3, r3
 8003930:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003934:	2302      	movs	r3, #2
 8003936:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800393a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800393e:	fa93 f3a3 	rbit	r3, r3
 8003942:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003946:	4b24      	ldr	r3, [pc, #144]	@ (80039d8 <HAL_RCC_OscConfig+0x660>)
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394a:	2202      	movs	r2, #2
 800394c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003950:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003954:	fa92 f2a2 	rbit	r2, r2
 8003958:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800395c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003960:	fab2 f282 	clz	r2, r2
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	f042 0220 	orr.w	r2, r2, #32
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	f002 021f 	and.w	r2, r2, #31
 8003970:	2101      	movs	r1, #1
 8003972:	fa01 f202 	lsl.w	r2, r1, r2
 8003976:	4013      	ands	r3, r2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1b4      	bne.n	80038e6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800397c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003980:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 8115 	beq.w	8003bbc <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003992:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003996:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d07e      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x728>
 80039a2:	2301      	movs	r3, #1
 80039a4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80039ac:	fa93 f3a3 	rbit	r3, r3
 80039b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80039b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039b8:	fab3 f383 	clz	r3, r3
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	461a      	mov	r2, r3
 80039c0:	4b06      	ldr	r3, [pc, #24]	@ (80039dc <HAL_RCC_OscConfig+0x664>)
 80039c2:	4413      	add	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	461a      	mov	r2, r3
 80039c8:	2301      	movs	r3, #1
 80039ca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039cc:	f7ff fa2c 	bl	8002e28 <HAL_GetTick>
 80039d0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039d4:	e00f      	b.n	80039f6 <HAL_RCC_OscConfig+0x67e>
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039e0:	f7ff fa22 	bl	8002e28 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d902      	bls.n	80039f6 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	f000 bcc8 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
 80039f6:	2302      	movs	r3, #2
 80039f8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003a00:	fa93 f3a3 	rbit	r3, r3
 8003a04:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a0c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a10:	2202      	movs	r2, #2
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a18:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	fa93 f2a3 	rbit	r2, r3
 8003a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a34:	2202      	movs	r2, #2
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	fa93 f2a3 	rbit	r2, r3
 8003a46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a4a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a4e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a50:	4bb0      	ldr	r3, [pc, #704]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003a52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a58:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a5c:	2102      	movs	r1, #2
 8003a5e:	6019      	str	r1, [r3, #0]
 8003a60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a64:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	fa93 f1a3 	rbit	r1, r3
 8003a6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a72:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003a76:	6019      	str	r1, [r3, #0]
  return result;
 8003a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a7c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	fab3 f383 	clz	r3, r3
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	f003 031f 	and.w	r3, r3, #31
 8003a92:	2101      	movs	r1, #1
 8003a94:	fa01 f303 	lsl.w	r3, r1, r3
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0a0      	beq.n	80039e0 <HAL_RCC_OscConfig+0x668>
 8003a9e:	e08d      	b.n	8003bbc <HAL_RCC_OscConfig+0x844>
 8003aa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	fa93 f2a3 	rbit	r2, r3
 8003aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003abe:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003ac2:	601a      	str	r2, [r3, #0]
  return result;
 8003ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ac8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003acc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ace:	fab3 f383 	clz	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4b90      	ldr	r3, [pc, #576]	@ (8003d18 <HAL_RCC_OscConfig+0x9a0>)
 8003ad8:	4413      	add	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	461a      	mov	r2, r3
 8003ade:	2300      	movs	r3, #0
 8003ae0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae2:	f7ff f9a1 	bl	8002e28 <HAL_GetTick>
 8003ae6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aea:	e00a      	b.n	8003b02 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aec:	f7ff f99c 	bl	8002e28 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d902      	bls.n	8003b02 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	f000 bc42 	b.w	8004386 <HAL_RCC_OscConfig+0x100e>
 8003b02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b06:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b12:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	fa93 f2a3 	rbit	r2, r3
 8003b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b20:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b2a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b2e:	2202      	movs	r2, #2
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b36:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	fa93 f2a3 	rbit	r2, r3
 8003b40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b4e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003b52:	2202      	movs	r2, #2
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b5a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	fa93 f2a3 	rbit	r2, r3
 8003b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003b6c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b6e:	4b69      	ldr	r3, [pc, #420]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003b70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b76:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003b7a:	2102      	movs	r1, #2
 8003b7c:	6019      	str	r1, [r3, #0]
 8003b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b82:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	fa93 f1a3 	rbit	r1, r3
 8003b8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b90:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b94:	6019      	str	r1, [r3, #0]
  return result;
 8003b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b9a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	fab3 f383 	clz	r3, r3
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	f003 031f 	and.w	r3, r3, #31
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d197      	bne.n	8003aec <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 819e 	beq.w	8003f0e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bd8:	4b4e      	ldr	r3, [pc, #312]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003bda:	69db      	ldr	r3, [r3, #28]
 8003bdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d116      	bne.n	8003c12 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003be4:	4b4b      	ldr	r3, [pc, #300]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	4a4a      	ldr	r2, [pc, #296]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003bea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bee:	61d3      	str	r3, [r2, #28]
 8003bf0:	4b48      	ldr	r3, [pc, #288]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003bf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bfc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c06:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003c0a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c12:	4b42      	ldr	r3, [pc, #264]	@ (8003d1c <HAL_RCC_OscConfig+0x9a4>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d11a      	bne.n	8003c54 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c1e:	4b3f      	ldr	r3, [pc, #252]	@ (8003d1c <HAL_RCC_OscConfig+0x9a4>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a3e      	ldr	r2, [pc, #248]	@ (8003d1c <HAL_RCC_OscConfig+0x9a4>)
 8003c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c28:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c2a:	f7ff f8fd 	bl	8002e28 <HAL_GetTick>
 8003c2e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c32:	e009      	b.n	8003c48 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c34:	f7ff f8f8 	bl	8002e28 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b64      	cmp	r3, #100	@ 0x64
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e39e      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c48:	4b34      	ldr	r3, [pc, #208]	@ (8003d1c <HAL_RCC_OscConfig+0x9a4>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0ef      	beq.n	8003c34 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c58:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d106      	bne.n	8003c72 <HAL_RCC_OscConfig+0x8fa>
 8003c64:	4b2b      	ldr	r3, [pc, #172]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003c66:	6a1b      	ldr	r3, [r3, #32]
 8003c68:	4a2a      	ldr	r2, [pc, #168]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003c6a:	f043 0301 	orr.w	r3, r3, #1
 8003c6e:	6213      	str	r3, [r2, #32]
 8003c70:	e035      	b.n	8003cde <HAL_RCC_OscConfig+0x966>
 8003c72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10c      	bne.n	8003c9c <HAL_RCC_OscConfig+0x924>
 8003c82:	4b24      	ldr	r3, [pc, #144]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	4a23      	ldr	r2, [pc, #140]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	6213      	str	r3, [r2, #32]
 8003c8e:	4b21      	ldr	r3, [pc, #132]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	4a20      	ldr	r2, [pc, #128]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003c94:	f023 0304 	bic.w	r3, r3, #4
 8003c98:	6213      	str	r3, [r2, #32]
 8003c9a:	e020      	b.n	8003cde <HAL_RCC_OscConfig+0x966>
 8003c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ca0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	2b05      	cmp	r3, #5
 8003caa:	d10c      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x94e>
 8003cac:	4b19      	ldr	r3, [pc, #100]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	4a18      	ldr	r2, [pc, #96]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003cb2:	f043 0304 	orr.w	r3, r3, #4
 8003cb6:	6213      	str	r3, [r2, #32]
 8003cb8:	4b16      	ldr	r3, [pc, #88]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	4a15      	ldr	r2, [pc, #84]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	6213      	str	r3, [r2, #32]
 8003cc4:	e00b      	b.n	8003cde <HAL_RCC_OscConfig+0x966>
 8003cc6:	4b13      	ldr	r3, [pc, #76]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	4a12      	ldr	r2, [pc, #72]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003ccc:	f023 0301 	bic.w	r3, r3, #1
 8003cd0:	6213      	str	r3, [r2, #32]
 8003cd2:	4b10      	ldr	r3, [pc, #64]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	4a0f      	ldr	r2, [pc, #60]	@ (8003d14 <HAL_RCC_OscConfig+0x99c>)
 8003cd8:	f023 0304 	bic.w	r3, r3, #4
 8003cdc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ce2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 8087 	beq.w	8003dfe <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf0:	f7ff f89a 	bl	8002e28 <HAL_GetTick>
 8003cf4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf8:	e012      	b.n	8003d20 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cfa:	f7ff f895 	bl	8002e28 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d908      	bls.n	8003d20 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e339      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
 8003d12:	bf00      	nop
 8003d14:	40021000 	.word	0x40021000
 8003d18:	10908120 	.word	0x10908120
 8003d1c:	40007000 	.word	0x40007000
 8003d20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d24:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003d28:	2202      	movs	r2, #2
 8003d2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d30:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	fa93 f2a3 	rbit	r2, r3
 8003d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d3e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d48:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d54:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	fa93 f2a3 	rbit	r2, r3
 8003d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d62:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d66:	601a      	str	r2, [r3, #0]
  return result;
 8003d68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d6c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d70:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d72:	fab3 f383 	clz	r3, r3
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d102      	bne.n	8003d88 <HAL_RCC_OscConfig+0xa10>
 8003d82:	4b98      	ldr	r3, [pc, #608]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	e013      	b.n	8003db0 <HAL_RCC_OscConfig+0xa38>
 8003d88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d8c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d90:	2202      	movs	r2, #2
 8003d92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d98:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	fa93 f2a3 	rbit	r2, r3
 8003da2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	4b8d      	ldr	r3, [pc, #564]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003db4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003db8:	2102      	movs	r1, #2
 8003dba:	6011      	str	r1, [r2, #0]
 8003dbc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003dc0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003dc4:	6812      	ldr	r2, [r2, #0]
 8003dc6:	fa92 f1a2 	rbit	r1, r2
 8003dca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003dce:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003dd2:	6011      	str	r1, [r2, #0]
  return result;
 8003dd4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003dd8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003ddc:	6812      	ldr	r2, [r2, #0]
 8003dde:	fab2 f282 	clz	r2, r2
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003de8:	b2d2      	uxtb	r2, r2
 8003dea:	f002 021f 	and.w	r2, r2, #31
 8003dee:	2101      	movs	r1, #1
 8003df0:	fa01 f202 	lsl.w	r2, r1, r2
 8003df4:	4013      	ands	r3, r2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f43f af7f 	beq.w	8003cfa <HAL_RCC_OscConfig+0x982>
 8003dfc:	e07d      	b.n	8003efa <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dfe:	f7ff f813 	bl	8002e28 <HAL_GetTick>
 8003e02:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e06:	e00b      	b.n	8003e20 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e08:	f7ff f80e 	bl	8002e28 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e2b2      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
 8003e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e24:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003e28:	2202      	movs	r2, #2
 8003e2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e30:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	fa93 f2a3 	rbit	r2, r3
 8003e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e3e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e48:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e54:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	fa93 f2a3 	rbit	r2, r3
 8003e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e62:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003e66:	601a      	str	r2, [r3, #0]
  return result;
 8003e68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e6c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003e70:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e72:	fab3 f383 	clz	r3, r3
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d102      	bne.n	8003e88 <HAL_RCC_OscConfig+0xb10>
 8003e82:	4b58      	ldr	r3, [pc, #352]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	e013      	b.n	8003eb0 <HAL_RCC_OscConfig+0xb38>
 8003e88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e8c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003e90:	2202      	movs	r2, #2
 8003e92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e98:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	fa93 f2a3 	rbit	r2, r3
 8003ea2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	4b4d      	ldr	r3, [pc, #308]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003eb4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003eb8:	2102      	movs	r1, #2
 8003eba:	6011      	str	r1, [r2, #0]
 8003ebc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ec0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003ec4:	6812      	ldr	r2, [r2, #0]
 8003ec6:	fa92 f1a2 	rbit	r1, r2
 8003eca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ece:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003ed2:	6011      	str	r1, [r2, #0]
  return result;
 8003ed4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ed8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003edc:	6812      	ldr	r2, [r2, #0]
 8003ede:	fab2 f282 	clz	r2, r2
 8003ee2:	b2d2      	uxtb	r2, r2
 8003ee4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	f002 021f 	and.w	r2, r2, #31
 8003eee:	2101      	movs	r1, #1
 8003ef0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d186      	bne.n	8003e08 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003efa:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d105      	bne.n	8003f0e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f02:	4b38      	ldr	r3, [pc, #224]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	4a37      	ldr	r2, [pc, #220]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003f08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f0c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f000 8232 	beq.w	8004384 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f20:	4b30      	ldr	r3, [pc, #192]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 030c 	and.w	r3, r3, #12
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	f000 8201 	beq.w	8004330 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	f040 8157 	bne.w	80041ee <HAL_RCC_OscConfig+0xe76>
 8003f40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f44:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003f48:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003f4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f52:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	fa93 f2a3 	rbit	r2, r3
 8003f5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f60:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003f64:	601a      	str	r2, [r3, #0]
  return result;
 8003f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f6a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003f6e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f70:	fab3 f383 	clz	r3, r3
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003f7a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	461a      	mov	r2, r3
 8003f82:	2300      	movs	r3, #0
 8003f84:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fe ff4f 	bl	8002e28 <HAL_GetTick>
 8003f8a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f8e:	e009      	b.n	8003fa4 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f90:	f7fe ff4a 	bl	8002e28 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e1f0      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
 8003fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003fac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003fb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	fa93 f2a3 	rbit	r2, r3
 8003fc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003fc8:	601a      	str	r2, [r3, #0]
  return result;
 8003fca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fce:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003fd2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fd4:	fab3 f383 	clz	r3, r3
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b3f      	cmp	r3, #63	@ 0x3f
 8003fdc:	d804      	bhi.n	8003fe8 <HAL_RCC_OscConfig+0xc70>
 8003fde:	4b01      	ldr	r3, [pc, #4]	@ (8003fe4 <HAL_RCC_OscConfig+0xc6c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	e029      	b.n	8004038 <HAL_RCC_OscConfig+0xcc0>
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fec:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003ff0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ff4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffa:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	fa93 f2a3 	rbit	r2, r3
 8004004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004008:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004012:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004016:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004020:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	fa93 f2a3 	rbit	r2, r3
 800402a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800402e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	4bc3      	ldr	r3, [pc, #780]	@ (8004344 <HAL_RCC_OscConfig+0xfcc>)
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800403c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004040:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004044:	6011      	str	r1, [r2, #0]
 8004046:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800404a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800404e:	6812      	ldr	r2, [r2, #0]
 8004050:	fa92 f1a2 	rbit	r1, r2
 8004054:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004058:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800405c:	6011      	str	r1, [r2, #0]
  return result;
 800405e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004062:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004066:	6812      	ldr	r2, [r2, #0]
 8004068:	fab2 f282 	clz	r2, r2
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	f042 0220 	orr.w	r2, r2, #32
 8004072:	b2d2      	uxtb	r2, r2
 8004074:	f002 021f 	and.w	r2, r2, #31
 8004078:	2101      	movs	r1, #1
 800407a:	fa01 f202 	lsl.w	r2, r1, r2
 800407e:	4013      	ands	r3, r2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d185      	bne.n	8003f90 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004084:	4baf      	ldr	r3, [pc, #700]	@ (8004344 <HAL_RCC_OscConfig+0xfcc>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800408c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004090:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004098:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800409c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	430b      	orrs	r3, r1
 80040a6:	49a7      	ldr	r1, [pc, #668]	@ (8004344 <HAL_RCC_OscConfig+0xfcc>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	604b      	str	r3, [r1, #4]
 80040ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040b0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80040b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80040b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040be:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	fa93 f2a3 	rbit	r2, r3
 80040c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040cc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80040d0:	601a      	str	r2, [r3, #0]
  return result;
 80040d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80040da:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040dc:	fab3 f383 	clz	r3, r3
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80040e6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	461a      	mov	r2, r3
 80040ee:	2301      	movs	r3, #1
 80040f0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f2:	f7fe fe99 	bl	8002e28 <HAL_GetTick>
 80040f6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040fa:	e009      	b.n	8004110 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040fc:	f7fe fe94 	bl	8002e28 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e13a      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
 8004110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004114:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004118:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800411c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004122:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	fa93 f2a3 	rbit	r2, r3
 800412c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004130:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004134:	601a      	str	r2, [r3, #0]
  return result;
 8004136:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800413e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004140:	fab3 f383 	clz	r3, r3
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b3f      	cmp	r3, #63	@ 0x3f
 8004148:	d802      	bhi.n	8004150 <HAL_RCC_OscConfig+0xdd8>
 800414a:	4b7e      	ldr	r3, [pc, #504]	@ (8004344 <HAL_RCC_OscConfig+0xfcc>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	e027      	b.n	80041a0 <HAL_RCC_OscConfig+0xe28>
 8004150:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004154:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004158:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800415c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004162:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	fa93 f2a3 	rbit	r2, r3
 800416c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004170:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800417a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800417e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004188:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	fa93 f2a3 	rbit	r2, r3
 8004192:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004196:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	4b69      	ldr	r3, [pc, #420]	@ (8004344 <HAL_RCC_OscConfig+0xfcc>)
 800419e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041a4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80041a8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80041ac:	6011      	str	r1, [r2, #0]
 80041ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041b2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80041b6:	6812      	ldr	r2, [r2, #0]
 80041b8:	fa92 f1a2 	rbit	r1, r2
 80041bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041c0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80041c4:	6011      	str	r1, [r2, #0]
  return result;
 80041c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041ca:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80041ce:	6812      	ldr	r2, [r2, #0]
 80041d0:	fab2 f282 	clz	r2, r2
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	f042 0220 	orr.w	r2, r2, #32
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	f002 021f 	and.w	r2, r2, #31
 80041e0:	2101      	movs	r1, #1
 80041e2:	fa01 f202 	lsl.w	r2, r1, r2
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d087      	beq.n	80040fc <HAL_RCC_OscConfig+0xd84>
 80041ec:	e0ca      	b.n	8004384 <HAL_RCC_OscConfig+0x100c>
 80041ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80041f6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80041fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004200:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	fa93 f2a3 	rbit	r2, r3
 800420a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800420e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004212:	601a      	str	r2, [r3, #0]
  return result;
 8004214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004218:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800421c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800421e:	fab3 f383 	clz	r3, r3
 8004222:	b2db      	uxtb	r3, r3
 8004224:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004228:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	461a      	mov	r2, r3
 8004230:	2300      	movs	r3, #0
 8004232:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004234:	f7fe fdf8 	bl	8002e28 <HAL_GetTick>
 8004238:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800423c:	e009      	b.n	8004252 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800423e:	f7fe fdf3 	bl	8002e28 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e099      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
 8004252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004256:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800425a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800425e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004260:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004264:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	fa93 f2a3 	rbit	r2, r3
 800426e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004272:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004276:	601a      	str	r2, [r3, #0]
  return result;
 8004278:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800427c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004280:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004282:	fab3 f383 	clz	r3, r3
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b3f      	cmp	r3, #63	@ 0x3f
 800428a:	d802      	bhi.n	8004292 <HAL_RCC_OscConfig+0xf1a>
 800428c:	4b2d      	ldr	r3, [pc, #180]	@ (8004344 <HAL_RCC_OscConfig+0xfcc>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	e027      	b.n	80042e2 <HAL_RCC_OscConfig+0xf6a>
 8004292:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004296:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800429a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800429e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	fa93 f2a3 	rbit	r2, r3
 80042ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042b2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042bc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80042c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ca:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	fa93 f2a3 	rbit	r2, r3
 80042d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	4b19      	ldr	r3, [pc, #100]	@ (8004344 <HAL_RCC_OscConfig+0xfcc>)
 80042e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042e6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80042ea:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80042ee:	6011      	str	r1, [r2, #0]
 80042f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042f4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80042f8:	6812      	ldr	r2, [r2, #0]
 80042fa:	fa92 f1a2 	rbit	r1, r2
 80042fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004302:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004306:	6011      	str	r1, [r2, #0]
  return result;
 8004308:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800430c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	fab2 f282 	clz	r2, r2
 8004316:	b2d2      	uxtb	r2, r2
 8004318:	f042 0220 	orr.w	r2, r2, #32
 800431c:	b2d2      	uxtb	r2, r2
 800431e:	f002 021f 	and.w	r2, r2, #31
 8004322:	2101      	movs	r1, #1
 8004324:	fa01 f202 	lsl.w	r2, r1, r2
 8004328:	4013      	ands	r3, r2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d187      	bne.n	800423e <HAL_RCC_OscConfig+0xec6>
 800432e:	e029      	b.n	8004384 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004334:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d103      	bne.n	8004348 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e020      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
 8004344:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004348:	4b11      	ldr	r3, [pc, #68]	@ (8004390 <HAL_RCC_OscConfig+0x1018>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004350:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004354:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004358:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800435c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	429a      	cmp	r2, r3
 8004366:	d10b      	bne.n	8004380 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004368:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800436c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004370:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004374:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800437c:	429a      	cmp	r2, r3
 800437e:	d001      	beq.n	8004384 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	40021000 	.word	0x40021000

08004394 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b09e      	sub	sp, #120	@ 0x78
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e154      	b.n	8004656 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043ac:	4b89      	ldr	r3, [pc, #548]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	683a      	ldr	r2, [r7, #0]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d910      	bls.n	80043dc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ba:	4b86      	ldr	r3, [pc, #536]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f023 0207 	bic.w	r2, r3, #7
 80043c2:	4984      	ldr	r1, [pc, #528]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ca:	4b82      	ldr	r3, [pc, #520]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d001      	beq.n	80043dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e13c      	b.n	8004656 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d008      	beq.n	80043fa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043e8:	4b7b      	ldr	r3, [pc, #492]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	4978      	ldr	r1, [pc, #480]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	2b00      	cmp	r3, #0
 8004404:	f000 80cd 	beq.w	80045a2 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d137      	bne.n	8004480 <HAL_RCC_ClockConfig+0xec>
 8004410:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004414:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004416:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004418:	fa93 f3a3 	rbit	r3, r3
 800441c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800441e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004420:	fab3 f383 	clz	r3, r3
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b3f      	cmp	r3, #63	@ 0x3f
 8004428:	d802      	bhi.n	8004430 <HAL_RCC_ClockConfig+0x9c>
 800442a:	4b6b      	ldr	r3, [pc, #428]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	e00f      	b.n	8004450 <HAL_RCC_ClockConfig+0xbc>
 8004430:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004434:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004436:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004438:	fa93 f3a3 	rbit	r3, r3
 800443c:	667b      	str	r3, [r7, #100]	@ 0x64
 800443e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004442:	663b      	str	r3, [r7, #96]	@ 0x60
 8004444:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004446:	fa93 f3a3 	rbit	r3, r3
 800444a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800444c:	4b62      	ldr	r3, [pc, #392]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 800444e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004450:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004454:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004456:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004458:	fa92 f2a2 	rbit	r2, r2
 800445c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800445e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004460:	fab2 f282 	clz	r2, r2
 8004464:	b2d2      	uxtb	r2, r2
 8004466:	f042 0220 	orr.w	r2, r2, #32
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	f002 021f 	and.w	r2, r2, #31
 8004470:	2101      	movs	r1, #1
 8004472:	fa01 f202 	lsl.w	r2, r1, r2
 8004476:	4013      	ands	r3, r2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d171      	bne.n	8004560 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0ea      	b.n	8004656 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d137      	bne.n	80044f8 <HAL_RCC_ClockConfig+0x164>
 8004488:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800448c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004490:	fa93 f3a3 	rbit	r3, r3
 8004494:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004496:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004498:	fab3 f383 	clz	r3, r3
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b3f      	cmp	r3, #63	@ 0x3f
 80044a0:	d802      	bhi.n	80044a8 <HAL_RCC_ClockConfig+0x114>
 80044a2:	4b4d      	ldr	r3, [pc, #308]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	e00f      	b.n	80044c8 <HAL_RCC_ClockConfig+0x134>
 80044a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044b0:	fa93 f3a3 	rbit	r3, r3
 80044b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80044b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80044bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044be:	fa93 f3a3 	rbit	r3, r3
 80044c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044c4:	4b44      	ldr	r3, [pc, #272]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044cc:	63ba      	str	r2, [r7, #56]	@ 0x38
 80044ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044d0:	fa92 f2a2 	rbit	r2, r2
 80044d4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80044d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044d8:	fab2 f282 	clz	r2, r2
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	f042 0220 	orr.w	r2, r2, #32
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	f002 021f 	and.w	r2, r2, #31
 80044e8:	2101      	movs	r1, #1
 80044ea:	fa01 f202 	lsl.w	r2, r1, r2
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d135      	bne.n	8004560 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e0ae      	b.n	8004656 <HAL_RCC_ClockConfig+0x2c2>
 80044f8:	2302      	movs	r3, #2
 80044fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fe:	fa93 f3a3 	rbit	r3, r3
 8004502:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004506:	fab3 f383 	clz	r3, r3
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b3f      	cmp	r3, #63	@ 0x3f
 800450e:	d802      	bhi.n	8004516 <HAL_RCC_ClockConfig+0x182>
 8004510:	4b31      	ldr	r3, [pc, #196]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	e00d      	b.n	8004532 <HAL_RCC_ClockConfig+0x19e>
 8004516:	2302      	movs	r3, #2
 8004518:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800451c:	fa93 f3a3 	rbit	r3, r3
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
 8004522:	2302      	movs	r3, #2
 8004524:	623b      	str	r3, [r7, #32]
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	fa93 f3a3 	rbit	r3, r3
 800452c:	61fb      	str	r3, [r7, #28]
 800452e:	4b2a      	ldr	r3, [pc, #168]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	2202      	movs	r2, #2
 8004534:	61ba      	str	r2, [r7, #24]
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	fa92 f2a2 	rbit	r2, r2
 800453c:	617a      	str	r2, [r7, #20]
  return result;
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	fab2 f282 	clz	r2, r2
 8004544:	b2d2      	uxtb	r2, r2
 8004546:	f042 0220 	orr.w	r2, r2, #32
 800454a:	b2d2      	uxtb	r2, r2
 800454c:	f002 021f 	and.w	r2, r2, #31
 8004550:	2101      	movs	r1, #1
 8004552:	fa01 f202 	lsl.w	r2, r1, r2
 8004556:	4013      	ands	r3, r2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d101      	bne.n	8004560 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e07a      	b.n	8004656 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004560:	4b1d      	ldr	r3, [pc, #116]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f023 0203 	bic.w	r2, r3, #3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	491a      	ldr	r1, [pc, #104]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 800456e:	4313      	orrs	r3, r2
 8004570:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004572:	f7fe fc59 	bl	8002e28 <HAL_GetTick>
 8004576:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004578:	e00a      	b.n	8004590 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800457a:	f7fe fc55 	bl	8002e28 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004588:	4293      	cmp	r3, r2
 800458a:	d901      	bls.n	8004590 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e062      	b.n	8004656 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004590:	4b11      	ldr	r3, [pc, #68]	@ (80045d8 <HAL_RCC_ClockConfig+0x244>)
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f003 020c 	and.w	r2, r3, #12
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	429a      	cmp	r2, r3
 80045a0:	d1eb      	bne.n	800457a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045a2:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0307 	and.w	r3, r3, #7
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d215      	bcs.n	80045dc <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b0:	4b08      	ldr	r3, [pc, #32]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f023 0207 	bic.w	r2, r3, #7
 80045b8:	4906      	ldr	r1, [pc, #24]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	4313      	orrs	r3, r2
 80045be:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c0:	4b04      	ldr	r3, [pc, #16]	@ (80045d4 <HAL_RCC_ClockConfig+0x240>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0307 	and.w	r3, r3, #7
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d006      	beq.n	80045dc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e041      	b.n	8004656 <HAL_RCC_ClockConfig+0x2c2>
 80045d2:	bf00      	nop
 80045d4:	40022000 	.word	0x40022000
 80045d8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d008      	beq.n	80045fa <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004660 <HAL_RCC_ClockConfig+0x2cc>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	491a      	ldr	r1, [pc, #104]	@ (8004660 <HAL_RCC_ClockConfig+0x2cc>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d009      	beq.n	800461a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004606:	4b16      	ldr	r3, [pc, #88]	@ (8004660 <HAL_RCC_ClockConfig+0x2cc>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	4912      	ldr	r1, [pc, #72]	@ (8004660 <HAL_RCC_ClockConfig+0x2cc>)
 8004616:	4313      	orrs	r3, r2
 8004618:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800461a:	f000 f829 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 800461e:	4601      	mov	r1, r0
 8004620:	4b0f      	ldr	r3, [pc, #60]	@ (8004660 <HAL_RCC_ClockConfig+0x2cc>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004628:	22f0      	movs	r2, #240	@ 0xf0
 800462a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	fa92 f2a2 	rbit	r2, r2
 8004632:	60fa      	str	r2, [r7, #12]
  return result;
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	fab2 f282 	clz	r2, r2
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	40d3      	lsrs	r3, r2
 800463e:	4a09      	ldr	r2, [pc, #36]	@ (8004664 <HAL_RCC_ClockConfig+0x2d0>)
 8004640:	5cd3      	ldrb	r3, [r2, r3]
 8004642:	fa21 f303 	lsr.w	r3, r1, r3
 8004646:	4a08      	ldr	r2, [pc, #32]	@ (8004668 <HAL_RCC_ClockConfig+0x2d4>)
 8004648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800464a:	4b08      	ldr	r3, [pc, #32]	@ (800466c <HAL_RCC_ClockConfig+0x2d8>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f7fe fba6 	bl	8002da0 <HAL_InitTick>
  
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3778      	adds	r7, #120	@ 0x78
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40021000 	.word	0x40021000
 8004664:	080065d8 	.word	0x080065d8
 8004668:	20000000 	.word	0x20000000
 800466c:	20000004 	.word	0x20000004

08004670 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004670:	b480      	push	{r7}
 8004672:	b087      	sub	sp, #28
 8004674:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004676:	2300      	movs	r3, #0
 8004678:	60fb      	str	r3, [r7, #12]
 800467a:	2300      	movs	r3, #0
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	2300      	movs	r3, #0
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	2300      	movs	r3, #0
 8004684:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004686:	2300      	movs	r3, #0
 8004688:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800468a:	4b1e      	ldr	r3, [pc, #120]	@ (8004704 <HAL_RCC_GetSysClockFreq+0x94>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f003 030c 	and.w	r3, r3, #12
 8004696:	2b04      	cmp	r3, #4
 8004698:	d002      	beq.n	80046a0 <HAL_RCC_GetSysClockFreq+0x30>
 800469a:	2b08      	cmp	r3, #8
 800469c:	d003      	beq.n	80046a6 <HAL_RCC_GetSysClockFreq+0x36>
 800469e:	e026      	b.n	80046ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046a0:	4b19      	ldr	r3, [pc, #100]	@ (8004708 <HAL_RCC_GetSysClockFreq+0x98>)
 80046a2:	613b      	str	r3, [r7, #16]
      break;
 80046a4:	e026      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	0c9b      	lsrs	r3, r3, #18
 80046aa:	f003 030f 	and.w	r3, r3, #15
 80046ae:	4a17      	ldr	r2, [pc, #92]	@ (800470c <HAL_RCC_GetSysClockFreq+0x9c>)
 80046b0:	5cd3      	ldrb	r3, [r2, r3]
 80046b2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80046b4:	4b13      	ldr	r3, [pc, #76]	@ (8004704 <HAL_RCC_GetSysClockFreq+0x94>)
 80046b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	4a14      	ldr	r2, [pc, #80]	@ (8004710 <HAL_RCC_GetSysClockFreq+0xa0>)
 80046be:	5cd3      	ldrb	r3, [r2, r3]
 80046c0:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d008      	beq.n	80046de <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046cc:	4a0e      	ldr	r2, [pc, #56]	@ (8004708 <HAL_RCC_GetSysClockFreq+0x98>)
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	fb02 f303 	mul.w	r3, r2, r3
 80046da:	617b      	str	r3, [r7, #20]
 80046dc:	e004      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004714 <HAL_RCC_GetSysClockFreq+0xa4>)
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	613b      	str	r3, [r7, #16]
      break;
 80046ec:	e002      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046ee:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <HAL_RCC_GetSysClockFreq+0x98>)
 80046f0:	613b      	str	r3, [r7, #16]
      break;
 80046f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046f4:	693b      	ldr	r3, [r7, #16]
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	371c      	adds	r7, #28
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000
 8004708:	007a1200 	.word	0x007a1200
 800470c:	080065f0 	.word	0x080065f0
 8004710:	08006600 	.word	0x08006600
 8004714:	003d0900 	.word	0x003d0900

08004718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800471c:	4b03      	ldr	r3, [pc, #12]	@ (800472c <HAL_RCC_GetHCLKFreq+0x14>)
 800471e:	681b      	ldr	r3, [r3, #0]
}
 8004720:	4618      	mov	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	20000000 	.word	0x20000000

08004730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004736:	f7ff ffef 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 800473a:	4601      	mov	r1, r0
 800473c:	4b0b      	ldr	r3, [pc, #44]	@ (800476c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004744:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004748:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	fa92 f2a2 	rbit	r2, r2
 8004750:	603a      	str	r2, [r7, #0]
  return result;
 8004752:	683a      	ldr	r2, [r7, #0]
 8004754:	fab2 f282 	clz	r2, r2
 8004758:	b2d2      	uxtb	r2, r2
 800475a:	40d3      	lsrs	r3, r2
 800475c:	4a04      	ldr	r2, [pc, #16]	@ (8004770 <HAL_RCC_GetPCLK1Freq+0x40>)
 800475e:	5cd3      	ldrb	r3, [r2, r3]
 8004760:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004764:	4618      	mov	r0, r3
 8004766:	3708      	adds	r7, #8
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	40021000 	.word	0x40021000
 8004770:	080065e8 	.word	0x080065e8

08004774 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800477a:	f7ff ffcd 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 800477e:	4601      	mov	r1, r0
 8004780:	4b0b      	ldr	r3, [pc, #44]	@ (80047b0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004788:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800478c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	fa92 f2a2 	rbit	r2, r2
 8004794:	603a      	str	r2, [r7, #0]
  return result;
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	fab2 f282 	clz	r2, r2
 800479c:	b2d2      	uxtb	r2, r2
 800479e:	40d3      	lsrs	r3, r2
 80047a0:	4a04      	ldr	r2, [pc, #16]	@ (80047b4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80047a2:	5cd3      	ldrb	r3, [r2, r3]
 80047a4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80047a8:	4618      	mov	r0, r3
 80047aa:	3708      	adds	r7, #8
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40021000 	.word	0x40021000
 80047b4:	080065e8 	.word	0x080065e8

080047b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e049      	b.n	800485e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d106      	bne.n	80047e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fe f96c 	bl	8002abc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3304      	adds	r3, #4
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f000 fa86 	bl	8004d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	d001      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e040      	b.n	8004902 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a1c      	ldr	r2, [pc, #112]	@ (8004910 <HAL_TIM_Base_Start_IT+0xa8>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00e      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x58>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048aa:	d009      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x58>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a18      	ldr	r2, [pc, #96]	@ (8004914 <HAL_TIM_Base_Start_IT+0xac>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d004      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x58>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a17      	ldr	r2, [pc, #92]	@ (8004918 <HAL_TIM_Base_Start_IT+0xb0>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d115      	bne.n	80048ec <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	4b15      	ldr	r3, [pc, #84]	@ (800491c <HAL_TIM_Base_Start_IT+0xb4>)
 80048c8:	4013      	ands	r3, r2
 80048ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2b06      	cmp	r3, #6
 80048d0:	d015      	beq.n	80048fe <HAL_TIM_Base_Start_IT+0x96>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048d8:	d011      	beq.n	80048fe <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 0201 	orr.w	r2, r2, #1
 80048e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ea:	e008      	b.n	80048fe <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0201 	orr.w	r2, r2, #1
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	e000      	b.n	8004900 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40012c00 	.word	0x40012c00
 8004914:	40000400 	.word	0x40000400
 8004918:	40014000 	.word	0x40014000
 800491c:	00010007 	.word	0x00010007

08004920 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b00      	cmp	r3, #0
 8004940:	d020      	beq.n	8004984 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d01b      	beq.n	8004984 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f06f 0202 	mvn.w	r2, #2
 8004954:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	f003 0303 	and.w	r3, r3, #3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f9ad 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 8004970:	e005      	b.n	800497e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f99f 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f9b0 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	f003 0304 	and.w	r3, r3, #4
 800498a:	2b00      	cmp	r3, #0
 800498c:	d020      	beq.n	80049d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b00      	cmp	r3, #0
 8004996:	d01b      	beq.n	80049d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f06f 0204 	mvn.w	r2, #4
 80049a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f987 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 80049bc:	e005      	b.n	80049ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f979 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 f98a 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	f003 0308 	and.w	r3, r3, #8
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d020      	beq.n	8004a1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d01b      	beq.n	8004a1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f06f 0208 	mvn.w	r2, #8
 80049ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2204      	movs	r2, #4
 80049f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f961 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 8004a08:	e005      	b.n	8004a16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f953 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 f964 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f003 0310 	and.w	r3, r3, #16
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d020      	beq.n	8004a68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f003 0310 	and.w	r3, r3, #16
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01b      	beq.n	8004a68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f06f 0210 	mvn.w	r2, #16
 8004a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2208      	movs	r2, #8
 8004a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f93b 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 8004a54:	e005      	b.n	8004a62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f92d 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 f93e 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00c      	beq.n	8004a8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f003 0301 	and.w	r3, r3, #1
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d007      	beq.n	8004a8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f06f 0201 	mvn.w	r2, #1
 8004a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7fc fd32 	bl	80014f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00c      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d007      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 fac2 	bl	8005034 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00c      	beq.n	8004ad4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d007      	beq.n	8004ad4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 faba 	bl	8005048 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00c      	beq.n	8004af8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d007      	beq.n	8004af8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004af0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f8fd 	bl	8004cf2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	f003 0320 	and.w	r3, r3, #32
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00c      	beq.n	8004b1c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f003 0320 	and.w	r3, r3, #32
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d007      	beq.n	8004b1c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f06f 0220 	mvn.w	r2, #32
 8004b14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 fa82 	bl	8005020 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d101      	bne.n	8004b40 <HAL_TIM_ConfigClockSource+0x1c>
 8004b3c:	2302      	movs	r3, #2
 8004b3e:	e0b6      	b.n	8004cae <HAL_TIM_ConfigClockSource+0x18a>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b7c:	d03e      	beq.n	8004bfc <HAL_TIM_ConfigClockSource+0xd8>
 8004b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b82:	f200 8087 	bhi.w	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004b86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b8a:	f000 8086 	beq.w	8004c9a <HAL_TIM_ConfigClockSource+0x176>
 8004b8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b92:	d87f      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004b94:	2b70      	cmp	r3, #112	@ 0x70
 8004b96:	d01a      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0xaa>
 8004b98:	2b70      	cmp	r3, #112	@ 0x70
 8004b9a:	d87b      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004b9c:	2b60      	cmp	r3, #96	@ 0x60
 8004b9e:	d050      	beq.n	8004c42 <HAL_TIM_ConfigClockSource+0x11e>
 8004ba0:	2b60      	cmp	r3, #96	@ 0x60
 8004ba2:	d877      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004ba4:	2b50      	cmp	r3, #80	@ 0x50
 8004ba6:	d03c      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0xfe>
 8004ba8:	2b50      	cmp	r3, #80	@ 0x50
 8004baa:	d873      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004bac:	2b40      	cmp	r3, #64	@ 0x40
 8004bae:	d058      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0x13e>
 8004bb0:	2b40      	cmp	r3, #64	@ 0x40
 8004bb2:	d86f      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004bb4:	2b30      	cmp	r3, #48	@ 0x30
 8004bb6:	d064      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15e>
 8004bb8:	2b30      	cmp	r3, #48	@ 0x30
 8004bba:	d86b      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	d060      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15e>
 8004bc0:	2b20      	cmp	r3, #32
 8004bc2:	d867      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d05c      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15e>
 8004bc8:	2b10      	cmp	r3, #16
 8004bca:	d05a      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15e>
 8004bcc:	e062      	b.n	8004c94 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bde:	f000 f991 	bl	8004f04 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004bf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	609a      	str	r2, [r3, #8]
      break;
 8004bfa:	e04f      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c0c:	f000 f97a 	bl	8004f04 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689a      	ldr	r2, [r3, #8]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c1e:	609a      	str	r2, [r3, #8]
      break;
 8004c20:	e03c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c2e:	461a      	mov	r2, r3
 8004c30:	f000 f8ee 	bl	8004e10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2150      	movs	r1, #80	@ 0x50
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 f947 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004c40:	e02c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c4e:	461a      	mov	r2, r3
 8004c50:	f000 f90d 	bl	8004e6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2160      	movs	r1, #96	@ 0x60
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 f937 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004c60:	e01c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f000 f8ce 	bl	8004e10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2140      	movs	r1, #64	@ 0x40
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 f927 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004c80:	e00c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4610      	mov	r0, r2
 8004c8e:	f000 f91e 	bl	8004ece <TIM_ITRx_SetConfig>
      break;
 8004c92:	e003      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	73fb      	strb	r3, [r7, #15]
      break;
 8004c98:	e000      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004c9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cbe:	bf00      	nop
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b083      	sub	sp, #12
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cd2:	bf00      	nop
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr

08004cde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b083      	sub	sp, #12
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a38      	ldr	r2, [pc, #224]	@ (8004dfc <TIM_Base_SetConfig+0xf4>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d007      	beq.n	8004d30 <TIM_Base_SetConfig+0x28>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d26:	d003      	beq.n	8004d30 <TIM_Base_SetConfig+0x28>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a35      	ldr	r2, [pc, #212]	@ (8004e00 <TIM_Base_SetConfig+0xf8>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d108      	bne.n	8004d42 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a2d      	ldr	r2, [pc, #180]	@ (8004dfc <TIM_Base_SetConfig+0xf4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d013      	beq.n	8004d72 <TIM_Base_SetConfig+0x6a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d50:	d00f      	beq.n	8004d72 <TIM_Base_SetConfig+0x6a>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a2a      	ldr	r2, [pc, #168]	@ (8004e00 <TIM_Base_SetConfig+0xf8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d00b      	beq.n	8004d72 <TIM_Base_SetConfig+0x6a>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a29      	ldr	r2, [pc, #164]	@ (8004e04 <TIM_Base_SetConfig+0xfc>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d007      	beq.n	8004d72 <TIM_Base_SetConfig+0x6a>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a28      	ldr	r2, [pc, #160]	@ (8004e08 <TIM_Base_SetConfig+0x100>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d003      	beq.n	8004d72 <TIM_Base_SetConfig+0x6a>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a27      	ldr	r2, [pc, #156]	@ (8004e0c <TIM_Base_SetConfig+0x104>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d108      	bne.n	8004d84 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	689a      	ldr	r2, [r3, #8]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a14      	ldr	r2, [pc, #80]	@ (8004dfc <TIM_Base_SetConfig+0xf4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00b      	beq.n	8004dc8 <TIM_Base_SetConfig+0xc0>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a14      	ldr	r2, [pc, #80]	@ (8004e04 <TIM_Base_SetConfig+0xfc>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d007      	beq.n	8004dc8 <TIM_Base_SetConfig+0xc0>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a13      	ldr	r2, [pc, #76]	@ (8004e08 <TIM_Base_SetConfig+0x100>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d003      	beq.n	8004dc8 <TIM_Base_SetConfig+0xc0>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a12      	ldr	r2, [pc, #72]	@ (8004e0c <TIM_Base_SetConfig+0x104>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d103      	bne.n	8004dd0 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	691a      	ldr	r2, [r3, #16]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d105      	bne.n	8004dee <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	f023 0201 	bic.w	r2, r3, #1
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	611a      	str	r2, [r3, #16]
  }
}
 8004dee:	bf00      	nop
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	40012c00 	.word	0x40012c00
 8004e00:	40000400 	.word	0x40000400
 8004e04:	40014000 	.word	0x40014000
 8004e08:	40014400 	.word	0x40014400
 8004e0c:	40014800 	.word	0x40014800

08004e10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a1b      	ldr	r3, [r3, #32]
 8004e20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	f023 0201 	bic.w	r2, r3, #1
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f023 030a 	bic.w	r3, r3, #10
 8004e4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	621a      	str	r2, [r3, #32]
}
 8004e62:	bf00      	nop
 8004e64:	371c      	adds	r7, #28
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b087      	sub	sp, #28
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	f023 0210 	bic.w	r2, r3, #16
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	031b      	lsls	r3, r3, #12
 8004e9e:	693a      	ldr	r2, [r7, #16]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004eaa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	621a      	str	r2, [r3, #32]
}
 8004ec2:	bf00      	nop
 8004ec4:	371c      	adds	r7, #28
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr

08004ece <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b085      	sub	sp, #20
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
 8004ed6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ee4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	f043 0307 	orr.w	r3, r3, #7
 8004ef0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	609a      	str	r2, [r3, #8]
}
 8004ef8:	bf00      	nop
 8004efa:	3714      	adds	r7, #20
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
 8004f10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	021a      	lsls	r2, r3, #8
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	431a      	orrs	r2, r3
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	609a      	str	r2, [r3, #8]
}
 8004f38:	bf00      	nop
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e054      	b.n	8005006 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a24      	ldr	r2, [pc, #144]	@ (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d108      	bne.n	8004f98 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004f8c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a17      	ldr	r2, [pc, #92]	@ (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00e      	beq.n	8004fda <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fc4:	d009      	beq.n	8004fda <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a13      	ldr	r2, [pc, #76]	@ (8005018 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d004      	beq.n	8004fda <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a11      	ldr	r2, [pc, #68]	@ (800501c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d10c      	bne.n	8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fe0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	40012c00 	.word	0x40012c00
 8005018:	40000400 	.word	0x40000400
 800501c:	40014000 	.word	0x40014000

08005020 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e040      	b.n	80050f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005072:	2b00      	cmp	r3, #0
 8005074:	d106      	bne.n	8005084 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7fd fd5c 	bl	8002b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2224      	movs	r2, #36	@ 0x24
 8005088:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 0201 	bic.w	r2, r2, #1
 8005098:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 fab0 	bl	8005608 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 f977 	bl	800539c <UART_SetConfig>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d101      	bne.n	80050b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e01b      	b.n	80050f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689a      	ldr	r2, [r3, #8]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f042 0201 	orr.w	r2, r2, #1
 80050e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 fb2f 	bl	800574c <UART_CheckIdleState>
 80050ee:	4603      	mov	r3, r0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3708      	adds	r7, #8
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b08a      	sub	sp, #40	@ 0x28
 80050fc:	af02      	add	r7, sp, #8
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	4613      	mov	r3, r2
 8005106:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800510c:	2b20      	cmp	r3, #32
 800510e:	d177      	bne.n	8005200 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <HAL_UART_Transmit+0x24>
 8005116:	88fb      	ldrh	r3, [r7, #6]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e070      	b.n	8005202 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2221      	movs	r2, #33	@ 0x21
 800512c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800512e:	f7fd fe7b 	bl	8002e28 <HAL_GetTick>
 8005132:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	88fa      	ldrh	r2, [r7, #6]
 8005138:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	88fa      	ldrh	r2, [r7, #6]
 8005140:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800514c:	d108      	bne.n	8005160 <HAL_UART_Transmit+0x68>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d104      	bne.n	8005160 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005156:	2300      	movs	r3, #0
 8005158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	61bb      	str	r3, [r7, #24]
 800515e:	e003      	b.n	8005168 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005164:	2300      	movs	r3, #0
 8005166:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005168:	e02f      	b.n	80051ca <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	2200      	movs	r2, #0
 8005172:	2180      	movs	r1, #128	@ 0x80
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 fb91 	bl	800589c <UART_WaitOnFlagUntilTimeout>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d004      	beq.n	800518a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2220      	movs	r2, #32
 8005184:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e03b      	b.n	8005202 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10b      	bne.n	80051a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	881a      	ldrh	r2, [r3, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800519c:	b292      	uxth	r2, r2
 800519e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	3302      	adds	r3, #2
 80051a4:	61bb      	str	r3, [r7, #24]
 80051a6:	e007      	b.n	80051b8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	781a      	ldrb	r2, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	3301      	adds	r3, #1
 80051b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051be:	b29b      	uxth	r3, r3
 80051c0:	3b01      	subs	r3, #1
 80051c2:	b29a      	uxth	r2, r3
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1c9      	bne.n	800516a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2200      	movs	r2, #0
 80051de:	2140      	movs	r1, #64	@ 0x40
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f000 fb5b 	bl	800589c <UART_WaitOnFlagUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d004      	beq.n	80051f6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2220      	movs	r2, #32
 80051f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e005      	b.n	8005202 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2220      	movs	r2, #32
 80051fa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
  }
}
 8005202:	4618      	mov	r0, r3
 8005204:	3720      	adds	r7, #32
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b08a      	sub	sp, #40	@ 0x28
 800520e:	af02      	add	r7, sp, #8
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	603b      	str	r3, [r7, #0]
 8005216:	4613      	mov	r3, r2
 8005218:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005220:	2b20      	cmp	r3, #32
 8005222:	f040 80b6 	bne.w	8005392 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d002      	beq.n	8005232 <HAL_UART_Receive+0x28>
 800522c:	88fb      	ldrh	r3, [r7, #6]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e0ae      	b.n	8005394 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2222      	movs	r2, #34	@ 0x22
 8005242:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800524c:	f7fd fdec 	bl	8002e28 <HAL_GetTick>
 8005250:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	88fa      	ldrh	r2, [r7, #6]
 8005256:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	88fa      	ldrh	r2, [r7, #6]
 800525e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800526a:	d10e      	bne.n	800528a <HAL_UART_Receive+0x80>
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d105      	bne.n	8005280 <HAL_UART_Receive+0x76>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800527a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800527e:	e02d      	b.n	80052dc <HAL_UART_Receive+0xd2>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	22ff      	movs	r2, #255	@ 0xff
 8005284:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005288:	e028      	b.n	80052dc <HAL_UART_Receive+0xd2>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10d      	bne.n	80052ae <HAL_UART_Receive+0xa4>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d104      	bne.n	80052a4 <HAL_UART_Receive+0x9a>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	22ff      	movs	r2, #255	@ 0xff
 800529e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052a2:	e01b      	b.n	80052dc <HAL_UART_Receive+0xd2>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	227f      	movs	r2, #127	@ 0x7f
 80052a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052ac:	e016      	b.n	80052dc <HAL_UART_Receive+0xd2>
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052b6:	d10d      	bne.n	80052d4 <HAL_UART_Receive+0xca>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d104      	bne.n	80052ca <HAL_UART_Receive+0xc0>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	227f      	movs	r2, #127	@ 0x7f
 80052c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052c8:	e008      	b.n	80052dc <HAL_UART_Receive+0xd2>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	223f      	movs	r2, #63	@ 0x3f
 80052ce:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052d2:	e003      	b.n	80052dc <HAL_UART_Receive+0xd2>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80052e2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ec:	d108      	bne.n	8005300 <HAL_UART_Receive+0xf6>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d104      	bne.n	8005300 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80052f6:	2300      	movs	r3, #0
 80052f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	61bb      	str	r3, [r7, #24]
 80052fe:	e003      	b.n	8005308 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005304:	2300      	movs	r3, #0
 8005306:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005308:	e037      	b.n	800537a <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	2200      	movs	r2, #0
 8005312:	2120      	movs	r1, #32
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 fac1 	bl	800589c <UART_WaitOnFlagUntilTimeout>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d005      	beq.n	800532c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2220      	movs	r2, #32
 8005324:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e033      	b.n	8005394 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10c      	bne.n	800534c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005338:	b29a      	uxth	r2, r3
 800533a:	8a7b      	ldrh	r3, [r7, #18]
 800533c:	4013      	ands	r3, r2
 800533e:	b29a      	uxth	r2, r3
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	3302      	adds	r3, #2
 8005348:	61bb      	str	r3, [r7, #24]
 800534a:	e00d      	b.n	8005368 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005352:	b29b      	uxth	r3, r3
 8005354:	b2da      	uxtb	r2, r3
 8005356:	8a7b      	ldrh	r3, [r7, #18]
 8005358:	b2db      	uxtb	r3, r3
 800535a:	4013      	ands	r3, r2
 800535c:	b2da      	uxtb	r2, r3
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	3301      	adds	r3, #1
 8005366:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1c1      	bne.n	800530a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800538e:	2300      	movs	r3, #0
 8005390:	e000      	b.n	8005394 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005392:	2302      	movs	r3, #2
  }
}
 8005394:	4618      	mov	r0, r3
 8005396:	3720      	adds	r7, #32
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b088      	sub	sp, #32
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053a4:	2300      	movs	r3, #0
 80053a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689a      	ldr	r2, [r3, #8]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	431a      	orrs	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	4313      	orrs	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	4b8a      	ldr	r3, [pc, #552]	@ (80055f0 <UART_SetConfig+0x254>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	6812      	ldr	r2, [r2, #0]
 80053ce:	6979      	ldr	r1, [r7, #20]
 80053d0:	430b      	orrs	r3, r1
 80053d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68da      	ldr	r2, [r3, #12]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	697a      	ldr	r2, [r7, #20]
 800540a:	430a      	orrs	r2, r1
 800540c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a78      	ldr	r2, [pc, #480]	@ (80055f4 <UART_SetConfig+0x258>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d120      	bne.n	800545a <UART_SetConfig+0xbe>
 8005418:	4b77      	ldr	r3, [pc, #476]	@ (80055f8 <UART_SetConfig+0x25c>)
 800541a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541c:	f003 0303 	and.w	r3, r3, #3
 8005420:	2b03      	cmp	r3, #3
 8005422:	d817      	bhi.n	8005454 <UART_SetConfig+0xb8>
 8005424:	a201      	add	r2, pc, #4	@ (adr r2, 800542c <UART_SetConfig+0x90>)
 8005426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800542a:	bf00      	nop
 800542c:	0800543d 	.word	0x0800543d
 8005430:	08005449 	.word	0x08005449
 8005434:	0800544f 	.word	0x0800544f
 8005438:	08005443 	.word	0x08005443
 800543c:	2300      	movs	r3, #0
 800543e:	77fb      	strb	r3, [r7, #31]
 8005440:	e01d      	b.n	800547e <UART_SetConfig+0xe2>
 8005442:	2302      	movs	r3, #2
 8005444:	77fb      	strb	r3, [r7, #31]
 8005446:	e01a      	b.n	800547e <UART_SetConfig+0xe2>
 8005448:	2304      	movs	r3, #4
 800544a:	77fb      	strb	r3, [r7, #31]
 800544c:	e017      	b.n	800547e <UART_SetConfig+0xe2>
 800544e:	2308      	movs	r3, #8
 8005450:	77fb      	strb	r3, [r7, #31]
 8005452:	e014      	b.n	800547e <UART_SetConfig+0xe2>
 8005454:	2310      	movs	r3, #16
 8005456:	77fb      	strb	r3, [r7, #31]
 8005458:	e011      	b.n	800547e <UART_SetConfig+0xe2>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a67      	ldr	r2, [pc, #412]	@ (80055fc <UART_SetConfig+0x260>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d102      	bne.n	800546a <UART_SetConfig+0xce>
 8005464:	2300      	movs	r3, #0
 8005466:	77fb      	strb	r3, [r7, #31]
 8005468:	e009      	b.n	800547e <UART_SetConfig+0xe2>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a64      	ldr	r2, [pc, #400]	@ (8005600 <UART_SetConfig+0x264>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d102      	bne.n	800547a <UART_SetConfig+0xde>
 8005474:	2300      	movs	r3, #0
 8005476:	77fb      	strb	r3, [r7, #31]
 8005478:	e001      	b.n	800547e <UART_SetConfig+0xe2>
 800547a:	2310      	movs	r3, #16
 800547c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	69db      	ldr	r3, [r3, #28]
 8005482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005486:	d15a      	bne.n	800553e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005488:	7ffb      	ldrb	r3, [r7, #31]
 800548a:	2b08      	cmp	r3, #8
 800548c:	d827      	bhi.n	80054de <UART_SetConfig+0x142>
 800548e:	a201      	add	r2, pc, #4	@ (adr r2, 8005494 <UART_SetConfig+0xf8>)
 8005490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005494:	080054b9 	.word	0x080054b9
 8005498:	080054c1 	.word	0x080054c1
 800549c:	080054c9 	.word	0x080054c9
 80054a0:	080054df 	.word	0x080054df
 80054a4:	080054cf 	.word	0x080054cf
 80054a8:	080054df 	.word	0x080054df
 80054ac:	080054df 	.word	0x080054df
 80054b0:	080054df 	.word	0x080054df
 80054b4:	080054d7 	.word	0x080054d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054b8:	f7ff f93a 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 80054bc:	61b8      	str	r0, [r7, #24]
        break;
 80054be:	e013      	b.n	80054e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054c0:	f7ff f958 	bl	8004774 <HAL_RCC_GetPCLK2Freq>
 80054c4:	61b8      	str	r0, [r7, #24]
        break;
 80054c6:	e00f      	b.n	80054e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054c8:	4b4e      	ldr	r3, [pc, #312]	@ (8005604 <UART_SetConfig+0x268>)
 80054ca:	61bb      	str	r3, [r7, #24]
        break;
 80054cc:	e00c      	b.n	80054e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ce:	f7ff f8cf 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 80054d2:	61b8      	str	r0, [r7, #24]
        break;
 80054d4:	e008      	b.n	80054e8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054da:	61bb      	str	r3, [r7, #24]
        break;
 80054dc:	e004      	b.n	80054e8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80054de:	2300      	movs	r3, #0
 80054e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	77bb      	strb	r3, [r7, #30]
        break;
 80054e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d074      	beq.n	80055d8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	005a      	lsls	r2, r3, #1
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	085b      	lsrs	r3, r3, #1
 80054f8:	441a      	add	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005502:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	2b0f      	cmp	r3, #15
 8005508:	d916      	bls.n	8005538 <UART_SetConfig+0x19c>
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005510:	d212      	bcs.n	8005538 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	b29b      	uxth	r3, r3
 8005516:	f023 030f 	bic.w	r3, r3, #15
 800551a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	085b      	lsrs	r3, r3, #1
 8005520:	b29b      	uxth	r3, r3
 8005522:	f003 0307 	and.w	r3, r3, #7
 8005526:	b29a      	uxth	r2, r3
 8005528:	89fb      	ldrh	r3, [r7, #14]
 800552a:	4313      	orrs	r3, r2
 800552c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	89fa      	ldrh	r2, [r7, #14]
 8005534:	60da      	str	r2, [r3, #12]
 8005536:	e04f      	b.n	80055d8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	77bb      	strb	r3, [r7, #30]
 800553c:	e04c      	b.n	80055d8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800553e:	7ffb      	ldrb	r3, [r7, #31]
 8005540:	2b08      	cmp	r3, #8
 8005542:	d828      	bhi.n	8005596 <UART_SetConfig+0x1fa>
 8005544:	a201      	add	r2, pc, #4	@ (adr r2, 800554c <UART_SetConfig+0x1b0>)
 8005546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554a:	bf00      	nop
 800554c:	08005571 	.word	0x08005571
 8005550:	08005579 	.word	0x08005579
 8005554:	08005581 	.word	0x08005581
 8005558:	08005597 	.word	0x08005597
 800555c:	08005587 	.word	0x08005587
 8005560:	08005597 	.word	0x08005597
 8005564:	08005597 	.word	0x08005597
 8005568:	08005597 	.word	0x08005597
 800556c:	0800558f 	.word	0x0800558f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005570:	f7ff f8de 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 8005574:	61b8      	str	r0, [r7, #24]
        break;
 8005576:	e013      	b.n	80055a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005578:	f7ff f8fc 	bl	8004774 <HAL_RCC_GetPCLK2Freq>
 800557c:	61b8      	str	r0, [r7, #24]
        break;
 800557e:	e00f      	b.n	80055a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005580:	4b20      	ldr	r3, [pc, #128]	@ (8005604 <UART_SetConfig+0x268>)
 8005582:	61bb      	str	r3, [r7, #24]
        break;
 8005584:	e00c      	b.n	80055a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005586:	f7ff f873 	bl	8004670 <HAL_RCC_GetSysClockFreq>
 800558a:	61b8      	str	r0, [r7, #24]
        break;
 800558c:	e008      	b.n	80055a0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800558e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005592:	61bb      	str	r3, [r7, #24]
        break;
 8005594:	e004      	b.n	80055a0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005596:	2300      	movs	r3, #0
 8005598:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	77bb      	strb	r3, [r7, #30]
        break;
 800559e:	bf00      	nop
    }

    if (pclk != 0U)
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d018      	beq.n	80055d8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	085a      	lsrs	r2, r3, #1
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	441a      	add	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	2b0f      	cmp	r3, #15
 80055be:	d909      	bls.n	80055d4 <UART_SetConfig+0x238>
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055c6:	d205      	bcs.n	80055d4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	60da      	str	r2, [r3, #12]
 80055d2:	e001      	b.n	80055d8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80055e4:	7fbb      	ldrb	r3, [r7, #30]
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3720      	adds	r7, #32
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	efff69f3 	.word	0xefff69f3
 80055f4:	40013800 	.word	0x40013800
 80055f8:	40021000 	.word	0x40021000
 80055fc:	40004400 	.word	0x40004400
 8005600:	40004800 	.word	0x40004800
 8005604:	007a1200 	.word	0x007a1200

08005608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005614:	f003 0308 	and.w	r3, r3, #8
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00a      	beq.n	8005632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00a      	beq.n	8005676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	f003 0304 	and.w	r3, r3, #4
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00a      	beq.n	80056dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d01a      	beq.n	800571e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	430a      	orrs	r2, r1
 80056fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005706:	d10a      	bne.n	800571e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	430a      	orrs	r2, r1
 800571c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00a      	beq.n	8005740 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	430a      	orrs	r2, r1
 800573e:	605a      	str	r2, [r3, #4]
  }
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b098      	sub	sp, #96	@ 0x60
 8005750:	af02      	add	r7, sp, #8
 8005752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800575c:	f7fd fb64 	bl	8002e28 <HAL_GetTick>
 8005760:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0308 	and.w	r3, r3, #8
 800576c:	2b08      	cmp	r3, #8
 800576e:	d12e      	bne.n	80057ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005770:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005778:	2200      	movs	r2, #0
 800577a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f88c 	bl	800589c <UART_WaitOnFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d021      	beq.n	80057ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005792:	e853 3f00 	ldrex	r3, [r3]
 8005796:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800579a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800579e:	653b      	str	r3, [r7, #80]	@ 0x50
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	461a      	mov	r2, r3
 80057a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057b0:	e841 2300 	strex	r3, r2, [r1]
 80057b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1e6      	bne.n	800578a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2220      	movs	r2, #32
 80057c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e062      	b.n	8005894 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0304 	and.w	r3, r3, #4
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d149      	bne.n	8005870 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057e4:	2200      	movs	r2, #0
 80057e6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f856 	bl	800589c <UART_WaitOnFlagUntilTimeout>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d03c      	beq.n	8005870 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fe:	e853 3f00 	ldrex	r3, [r3]
 8005802:	623b      	str	r3, [r7, #32]
   return(result);
 8005804:	6a3b      	ldr	r3, [r7, #32]
 8005806:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800580a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	461a      	mov	r2, r3
 8005812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005814:	633b      	str	r3, [r7, #48]	@ 0x30
 8005816:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005818:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800581a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800581c:	e841 2300 	strex	r3, r2, [r1]
 8005820:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1e6      	bne.n	80057f6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3308      	adds	r3, #8
 800582e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	60fb      	str	r3, [r7, #12]
   return(result);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f023 0301 	bic.w	r3, r3, #1
 800583e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	3308      	adds	r3, #8
 8005846:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005848:	61fa      	str	r2, [r7, #28]
 800584a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	69b9      	ldr	r1, [r7, #24]
 800584e:	69fa      	ldr	r2, [r7, #28]
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	617b      	str	r3, [r7, #20]
   return(result);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e5      	bne.n	8005828 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2220      	movs	r2, #32
 8005860:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e011      	b.n	8005894 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2220      	movs	r2, #32
 8005874:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2220      	movs	r2, #32
 800587a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3758      	adds	r7, #88	@ 0x58
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	603b      	str	r3, [r7, #0]
 80058a8:	4613      	mov	r3, r2
 80058aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058ac:	e04f      	b.n	800594e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b4:	d04b      	beq.n	800594e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b6:	f7fd fab7 	bl	8002e28 <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d302      	bcc.n	80058cc <UART_WaitOnFlagUntilTimeout+0x30>
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e04e      	b.n	800596e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0304 	and.w	r3, r3, #4
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d037      	beq.n	800594e <UART_WaitOnFlagUntilTimeout+0xb2>
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	2b80      	cmp	r3, #128	@ 0x80
 80058e2:	d034      	beq.n	800594e <UART_WaitOnFlagUntilTimeout+0xb2>
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	2b40      	cmp	r3, #64	@ 0x40
 80058e8:	d031      	beq.n	800594e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	69db      	ldr	r3, [r3, #28]
 80058f0:	f003 0308 	and.w	r3, r3, #8
 80058f4:	2b08      	cmp	r3, #8
 80058f6:	d110      	bne.n	800591a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2208      	movs	r2, #8
 80058fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 f838 	bl	8005976 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2208      	movs	r2, #8
 800590a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e029      	b.n	800596e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	69db      	ldr	r3, [r3, #28]
 8005920:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005924:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005928:	d111      	bne.n	800594e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005932:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 f81e 	bl	8005976 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2220      	movs	r2, #32
 800593e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e00f      	b.n	800596e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	69da      	ldr	r2, [r3, #28]
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	4013      	ands	r3, r2
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	429a      	cmp	r2, r3
 800595c:	bf0c      	ite	eq
 800595e:	2301      	moveq	r3, #1
 8005960:	2300      	movne	r3, #0
 8005962:	b2db      	uxtb	r3, r3
 8005964:	461a      	mov	r2, r3
 8005966:	79fb      	ldrb	r3, [r7, #7]
 8005968:	429a      	cmp	r2, r3
 800596a:	d0a0      	beq.n	80058ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005976:	b480      	push	{r7}
 8005978:	b095      	sub	sp, #84	@ 0x54
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005986:	e853 3f00 	ldrex	r3, [r3]
 800598a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800598c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005992:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	461a      	mov	r2, r3
 800599a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800599c:	643b      	str	r3, [r7, #64]	@ 0x40
 800599e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059a4:	e841 2300 	strex	r3, r2, [r1]
 80059a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e6      	bne.n	800597e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3308      	adds	r3, #8
 80059b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	e853 3f00 	ldrex	r3, [r3]
 80059be:	61fb      	str	r3, [r7, #28]
   return(result);
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	f023 0301 	bic.w	r3, r3, #1
 80059c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	3308      	adds	r3, #8
 80059ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059d8:	e841 2300 	strex	r3, r2, [r1]
 80059dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1e5      	bne.n	80059b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d118      	bne.n	8005a1e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	e853 3f00 	ldrex	r3, [r3]
 80059f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	f023 0310 	bic.w	r3, r3, #16
 8005a00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	461a      	mov	r2, r3
 8005a08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a0a:	61bb      	str	r3, [r7, #24]
 8005a0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0e:	6979      	ldr	r1, [r7, #20]
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	e841 2300 	strex	r3, r2, [r1]
 8005a16:	613b      	str	r3, [r7, #16]
   return(result);
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1e6      	bne.n	80059ec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2220      	movs	r2, #32
 8005a22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a32:	bf00      	nop
 8005a34:	3754      	adds	r7, #84	@ 0x54
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <_ZdlPvj>:
 8005a3e:	f000 b82c 	b.w	8005a9a <_ZdlPv>

08005a42 <__cxa_guard_acquire>:
 8005a42:	6802      	ldr	r2, [r0, #0]
 8005a44:	07d2      	lsls	r2, r2, #31
 8005a46:	4603      	mov	r3, r0
 8005a48:	d405      	bmi.n	8005a56 <__cxa_guard_acquire+0x14>
 8005a4a:	7842      	ldrb	r2, [r0, #1]
 8005a4c:	b102      	cbz	r2, 8005a50 <__cxa_guard_acquire+0xe>
 8005a4e:	deff      	udf	#255	@ 0xff
 8005a50:	2001      	movs	r0, #1
 8005a52:	7058      	strb	r0, [r3, #1]
 8005a54:	4770      	bx	lr
 8005a56:	2000      	movs	r0, #0
 8005a58:	4770      	bx	lr

08005a5a <__cxa_guard_release>:
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	6003      	str	r3, [r0, #0]
 8005a5e:	4770      	bx	lr

08005a60 <_Znwj>:
 8005a60:	2801      	cmp	r0, #1
 8005a62:	bf38      	it	cc
 8005a64:	2001      	movcc	r0, #1
 8005a66:	b510      	push	{r4, lr}
 8005a68:	4604      	mov	r4, r0
 8005a6a:	4620      	mov	r0, r4
 8005a6c:	f000 f82e 	bl	8005acc <malloc>
 8005a70:	b100      	cbz	r0, 8005a74 <_Znwj+0x14>
 8005a72:	bd10      	pop	{r4, pc}
 8005a74:	f000 f814 	bl	8005aa0 <_ZSt15get_new_handlerv>
 8005a78:	b908      	cbnz	r0, 8005a7e <_Znwj+0x1e>
 8005a7a:	f000 f819 	bl	8005ab0 <abort>
 8005a7e:	4780      	blx	r0
 8005a80:	e7f3      	b.n	8005a6a <_Znwj+0xa>

08005a82 <_ZSt17__throw_bad_allocv>:
 8005a82:	b508      	push	{r3, lr}
 8005a84:	f000 f814 	bl	8005ab0 <abort>

08005a88 <_ZSt28__throw_bad_array_new_lengthv>:
 8005a88:	b508      	push	{r3, lr}
 8005a8a:	f000 f811 	bl	8005ab0 <abort>

08005a8e <_ZSt20__throw_length_errorPKc>:
 8005a8e:	b508      	push	{r3, lr}
 8005a90:	f000 f80e 	bl	8005ab0 <abort>

08005a94 <_ZSt25__throw_bad_function_callv>:
 8005a94:	b508      	push	{r3, lr}
 8005a96:	f000 f80b 	bl	8005ab0 <abort>

08005a9a <_ZdlPv>:
 8005a9a:	f000 b81f 	b.w	8005adc <free>
	...

08005aa0 <_ZSt15get_new_handlerv>:
 8005aa0:	4b02      	ldr	r3, [pc, #8]	@ (8005aac <_ZSt15get_new_handlerv+0xc>)
 8005aa2:	6818      	ldr	r0, [r3, #0]
 8005aa4:	f3bf 8f5b 	dmb	ish
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	200002b4 	.word	0x200002b4

08005ab0 <abort>:
 8005ab0:	b508      	push	{r3, lr}
 8005ab2:	2006      	movs	r0, #6
 8005ab4:	f000 f948 	bl	8005d48 <raise>
 8005ab8:	2001      	movs	r0, #1
 8005aba:	f7fd f8dd 	bl	8002c78 <_exit>

08005abe <atexit>:
 8005abe:	2300      	movs	r3, #0
 8005ac0:	4601      	mov	r1, r0
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 b997 	b.w	8005df8 <__register_exitproc>
	...

08005acc <malloc>:
 8005acc:	4b02      	ldr	r3, [pc, #8]	@ (8005ad8 <malloc+0xc>)
 8005ace:	4601      	mov	r1, r0
 8005ad0:	6818      	ldr	r0, [r3, #0]
 8005ad2:	f000 b82d 	b.w	8005b30 <_malloc_r>
 8005ad6:	bf00      	nop
 8005ad8:	2000000c 	.word	0x2000000c

08005adc <free>:
 8005adc:	4b02      	ldr	r3, [pc, #8]	@ (8005ae8 <free+0xc>)
 8005ade:	4601      	mov	r1, r0
 8005ae0:	6818      	ldr	r0, [r3, #0]
 8005ae2:	f000 b9e5 	b.w	8005eb0 <_free_r>
 8005ae6:	bf00      	nop
 8005ae8:	2000000c 	.word	0x2000000c

08005aec <sbrk_aligned>:
 8005aec:	b570      	push	{r4, r5, r6, lr}
 8005aee:	4e0f      	ldr	r6, [pc, #60]	@ (8005b2c <sbrk_aligned+0x40>)
 8005af0:	460c      	mov	r4, r1
 8005af2:	6831      	ldr	r1, [r6, #0]
 8005af4:	4605      	mov	r5, r0
 8005af6:	b911      	cbnz	r1, 8005afe <sbrk_aligned+0x12>
 8005af8:	f000 f942 	bl	8005d80 <_sbrk_r>
 8005afc:	6030      	str	r0, [r6, #0]
 8005afe:	4621      	mov	r1, r4
 8005b00:	4628      	mov	r0, r5
 8005b02:	f000 f93d 	bl	8005d80 <_sbrk_r>
 8005b06:	1c43      	adds	r3, r0, #1
 8005b08:	d103      	bne.n	8005b12 <sbrk_aligned+0x26>
 8005b0a:	f04f 34ff 	mov.w	r4, #4294967295
 8005b0e:	4620      	mov	r0, r4
 8005b10:	bd70      	pop	{r4, r5, r6, pc}
 8005b12:	1cc4      	adds	r4, r0, #3
 8005b14:	f024 0403 	bic.w	r4, r4, #3
 8005b18:	42a0      	cmp	r0, r4
 8005b1a:	d0f8      	beq.n	8005b0e <sbrk_aligned+0x22>
 8005b1c:	1a21      	subs	r1, r4, r0
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f000 f92e 	bl	8005d80 <_sbrk_r>
 8005b24:	3001      	adds	r0, #1
 8005b26:	d1f2      	bne.n	8005b0e <sbrk_aligned+0x22>
 8005b28:	e7ef      	b.n	8005b0a <sbrk_aligned+0x1e>
 8005b2a:	bf00      	nop
 8005b2c:	200002b8 	.word	0x200002b8

08005b30 <_malloc_r>:
 8005b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b34:	1ccd      	adds	r5, r1, #3
 8005b36:	f025 0503 	bic.w	r5, r5, #3
 8005b3a:	3508      	adds	r5, #8
 8005b3c:	2d0c      	cmp	r5, #12
 8005b3e:	bf38      	it	cc
 8005b40:	250c      	movcc	r5, #12
 8005b42:	2d00      	cmp	r5, #0
 8005b44:	4606      	mov	r6, r0
 8005b46:	db01      	blt.n	8005b4c <_malloc_r+0x1c>
 8005b48:	42a9      	cmp	r1, r5
 8005b4a:	d904      	bls.n	8005b56 <_malloc_r+0x26>
 8005b4c:	230c      	movs	r3, #12
 8005b4e:	6033      	str	r3, [r6, #0]
 8005b50:	2000      	movs	r0, #0
 8005b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c2c <_malloc_r+0xfc>
 8005b5a:	f000 f869 	bl	8005c30 <__malloc_lock>
 8005b5e:	f8d8 3000 	ldr.w	r3, [r8]
 8005b62:	461c      	mov	r4, r3
 8005b64:	bb44      	cbnz	r4, 8005bb8 <_malloc_r+0x88>
 8005b66:	4629      	mov	r1, r5
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f7ff ffbf 	bl	8005aec <sbrk_aligned>
 8005b6e:	1c43      	adds	r3, r0, #1
 8005b70:	4604      	mov	r4, r0
 8005b72:	d158      	bne.n	8005c26 <_malloc_r+0xf6>
 8005b74:	f8d8 4000 	ldr.w	r4, [r8]
 8005b78:	4627      	mov	r7, r4
 8005b7a:	2f00      	cmp	r7, #0
 8005b7c:	d143      	bne.n	8005c06 <_malloc_r+0xd6>
 8005b7e:	2c00      	cmp	r4, #0
 8005b80:	d04b      	beq.n	8005c1a <_malloc_r+0xea>
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	4639      	mov	r1, r7
 8005b86:	4630      	mov	r0, r6
 8005b88:	eb04 0903 	add.w	r9, r4, r3
 8005b8c:	f000 f8f8 	bl	8005d80 <_sbrk_r>
 8005b90:	4581      	cmp	r9, r0
 8005b92:	d142      	bne.n	8005c1a <_malloc_r+0xea>
 8005b94:	6821      	ldr	r1, [r4, #0]
 8005b96:	1a6d      	subs	r5, r5, r1
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f7ff ffa6 	bl	8005aec <sbrk_aligned>
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	d03a      	beq.n	8005c1a <_malloc_r+0xea>
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	442b      	add	r3, r5
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	f8d8 3000 	ldr.w	r3, [r8]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	bb62      	cbnz	r2, 8005c0c <_malloc_r+0xdc>
 8005bb2:	f8c8 7000 	str.w	r7, [r8]
 8005bb6:	e00f      	b.n	8005bd8 <_malloc_r+0xa8>
 8005bb8:	6822      	ldr	r2, [r4, #0]
 8005bba:	1b52      	subs	r2, r2, r5
 8005bbc:	d420      	bmi.n	8005c00 <_malloc_r+0xd0>
 8005bbe:	2a0b      	cmp	r2, #11
 8005bc0:	d917      	bls.n	8005bf2 <_malloc_r+0xc2>
 8005bc2:	1961      	adds	r1, r4, r5
 8005bc4:	42a3      	cmp	r3, r4
 8005bc6:	6025      	str	r5, [r4, #0]
 8005bc8:	bf18      	it	ne
 8005bca:	6059      	strne	r1, [r3, #4]
 8005bcc:	6863      	ldr	r3, [r4, #4]
 8005bce:	bf08      	it	eq
 8005bd0:	f8c8 1000 	streq.w	r1, [r8]
 8005bd4:	5162      	str	r2, [r4, r5]
 8005bd6:	604b      	str	r3, [r1, #4]
 8005bd8:	4630      	mov	r0, r6
 8005bda:	f000 f82f 	bl	8005c3c <__malloc_unlock>
 8005bde:	f104 000b 	add.w	r0, r4, #11
 8005be2:	1d23      	adds	r3, r4, #4
 8005be4:	f020 0007 	bic.w	r0, r0, #7
 8005be8:	1ac2      	subs	r2, r0, r3
 8005bea:	bf1c      	itt	ne
 8005bec:	1a1b      	subne	r3, r3, r0
 8005bee:	50a3      	strne	r3, [r4, r2]
 8005bf0:	e7af      	b.n	8005b52 <_malloc_r+0x22>
 8005bf2:	6862      	ldr	r2, [r4, #4]
 8005bf4:	42a3      	cmp	r3, r4
 8005bf6:	bf0c      	ite	eq
 8005bf8:	f8c8 2000 	streq.w	r2, [r8]
 8005bfc:	605a      	strne	r2, [r3, #4]
 8005bfe:	e7eb      	b.n	8005bd8 <_malloc_r+0xa8>
 8005c00:	4623      	mov	r3, r4
 8005c02:	6864      	ldr	r4, [r4, #4]
 8005c04:	e7ae      	b.n	8005b64 <_malloc_r+0x34>
 8005c06:	463c      	mov	r4, r7
 8005c08:	687f      	ldr	r7, [r7, #4]
 8005c0a:	e7b6      	b.n	8005b7a <_malloc_r+0x4a>
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	42a3      	cmp	r3, r4
 8005c12:	d1fb      	bne.n	8005c0c <_malloc_r+0xdc>
 8005c14:	2300      	movs	r3, #0
 8005c16:	6053      	str	r3, [r2, #4]
 8005c18:	e7de      	b.n	8005bd8 <_malloc_r+0xa8>
 8005c1a:	230c      	movs	r3, #12
 8005c1c:	6033      	str	r3, [r6, #0]
 8005c1e:	4630      	mov	r0, r6
 8005c20:	f000 f80c 	bl	8005c3c <__malloc_unlock>
 8005c24:	e794      	b.n	8005b50 <_malloc_r+0x20>
 8005c26:	6005      	str	r5, [r0, #0]
 8005c28:	e7d6      	b.n	8005bd8 <_malloc_r+0xa8>
 8005c2a:	bf00      	nop
 8005c2c:	200002bc 	.word	0x200002bc

08005c30 <__malloc_lock>:
 8005c30:	4801      	ldr	r0, [pc, #4]	@ (8005c38 <__malloc_lock+0x8>)
 8005c32:	f000 b8df 	b.w	8005df4 <__retarget_lock_acquire_recursive>
 8005c36:	bf00      	nop
 8005c38:	200003fc 	.word	0x200003fc

08005c3c <__malloc_unlock>:
 8005c3c:	4801      	ldr	r0, [pc, #4]	@ (8005c44 <__malloc_unlock+0x8>)
 8005c3e:	f000 b8da 	b.w	8005df6 <__retarget_lock_release_recursive>
 8005c42:	bf00      	nop
 8005c44:	200003fc 	.word	0x200003fc

08005c48 <sniprintf>:
 8005c48:	b40c      	push	{r2, r3}
 8005c4a:	b530      	push	{r4, r5, lr}
 8005c4c:	4b18      	ldr	r3, [pc, #96]	@ (8005cb0 <sniprintf+0x68>)
 8005c4e:	1e0c      	subs	r4, r1, #0
 8005c50:	681d      	ldr	r5, [r3, #0]
 8005c52:	b09d      	sub	sp, #116	@ 0x74
 8005c54:	da08      	bge.n	8005c68 <sniprintf+0x20>
 8005c56:	238b      	movs	r3, #139	@ 0x8b
 8005c58:	602b      	str	r3, [r5, #0]
 8005c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c5e:	b01d      	add	sp, #116	@ 0x74
 8005c60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c64:	b002      	add	sp, #8
 8005c66:	4770      	bx	lr
 8005c68:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005c6c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005c70:	f04f 0300 	mov.w	r3, #0
 8005c74:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005c76:	bf14      	ite	ne
 8005c78:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005c7c:	4623      	moveq	r3, r4
 8005c7e:	9304      	str	r3, [sp, #16]
 8005c80:	9307      	str	r3, [sp, #28]
 8005c82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005c86:	9002      	str	r0, [sp, #8]
 8005c88:	9006      	str	r0, [sp, #24]
 8005c8a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005c8e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005c90:	ab21      	add	r3, sp, #132	@ 0x84
 8005c92:	a902      	add	r1, sp, #8
 8005c94:	4628      	mov	r0, r5
 8005c96:	9301      	str	r3, [sp, #4]
 8005c98:	f000 f9b0 	bl	8005ffc <_svfiprintf_r>
 8005c9c:	1c43      	adds	r3, r0, #1
 8005c9e:	bfbc      	itt	lt
 8005ca0:	238b      	movlt	r3, #139	@ 0x8b
 8005ca2:	602b      	strlt	r3, [r5, #0]
 8005ca4:	2c00      	cmp	r4, #0
 8005ca6:	d0da      	beq.n	8005c5e <sniprintf+0x16>
 8005ca8:	9b02      	ldr	r3, [sp, #8]
 8005caa:	2200      	movs	r2, #0
 8005cac:	701a      	strb	r2, [r3, #0]
 8005cae:	e7d6      	b.n	8005c5e <sniprintf+0x16>
 8005cb0:	2000000c 	.word	0x2000000c

08005cb4 <memmove>:
 8005cb4:	4288      	cmp	r0, r1
 8005cb6:	b510      	push	{r4, lr}
 8005cb8:	eb01 0402 	add.w	r4, r1, r2
 8005cbc:	d902      	bls.n	8005cc4 <memmove+0x10>
 8005cbe:	4284      	cmp	r4, r0
 8005cc0:	4623      	mov	r3, r4
 8005cc2:	d807      	bhi.n	8005cd4 <memmove+0x20>
 8005cc4:	1e43      	subs	r3, r0, #1
 8005cc6:	42a1      	cmp	r1, r4
 8005cc8:	d008      	beq.n	8005cdc <memmove+0x28>
 8005cca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005cce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005cd2:	e7f8      	b.n	8005cc6 <memmove+0x12>
 8005cd4:	4402      	add	r2, r0
 8005cd6:	4601      	mov	r1, r0
 8005cd8:	428a      	cmp	r2, r1
 8005cda:	d100      	bne.n	8005cde <memmove+0x2a>
 8005cdc:	bd10      	pop	{r4, pc}
 8005cde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ce2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ce6:	e7f7      	b.n	8005cd8 <memmove+0x24>

08005ce8 <memset>:
 8005ce8:	4402      	add	r2, r0
 8005cea:	4603      	mov	r3, r0
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d100      	bne.n	8005cf2 <memset+0xa>
 8005cf0:	4770      	bx	lr
 8005cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8005cf6:	e7f9      	b.n	8005cec <memset+0x4>

08005cf8 <_raise_r>:
 8005cf8:	291f      	cmp	r1, #31
 8005cfa:	b538      	push	{r3, r4, r5, lr}
 8005cfc:	4605      	mov	r5, r0
 8005cfe:	460c      	mov	r4, r1
 8005d00:	d904      	bls.n	8005d0c <_raise_r+0x14>
 8005d02:	2316      	movs	r3, #22
 8005d04:	6003      	str	r3, [r0, #0]
 8005d06:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005d0e:	b112      	cbz	r2, 8005d16 <_raise_r+0x1e>
 8005d10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d14:	b94b      	cbnz	r3, 8005d2a <_raise_r+0x32>
 8005d16:	4628      	mov	r0, r5
 8005d18:	f000 f830 	bl	8005d7c <_getpid_r>
 8005d1c:	4622      	mov	r2, r4
 8005d1e:	4601      	mov	r1, r0
 8005d20:	4628      	mov	r0, r5
 8005d22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d26:	f000 b817 	b.w	8005d58 <_kill_r>
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d00a      	beq.n	8005d44 <_raise_r+0x4c>
 8005d2e:	1c59      	adds	r1, r3, #1
 8005d30:	d103      	bne.n	8005d3a <_raise_r+0x42>
 8005d32:	2316      	movs	r3, #22
 8005d34:	6003      	str	r3, [r0, #0]
 8005d36:	2001      	movs	r0, #1
 8005d38:	e7e7      	b.n	8005d0a <_raise_r+0x12>
 8005d3a:	2100      	movs	r1, #0
 8005d3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005d40:	4620      	mov	r0, r4
 8005d42:	4798      	blx	r3
 8005d44:	2000      	movs	r0, #0
 8005d46:	e7e0      	b.n	8005d0a <_raise_r+0x12>

08005d48 <raise>:
 8005d48:	4b02      	ldr	r3, [pc, #8]	@ (8005d54 <raise+0xc>)
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	6818      	ldr	r0, [r3, #0]
 8005d4e:	f7ff bfd3 	b.w	8005cf8 <_raise_r>
 8005d52:	bf00      	nop
 8005d54:	2000000c 	.word	0x2000000c

08005d58 <_kill_r>:
 8005d58:	b538      	push	{r3, r4, r5, lr}
 8005d5a:	4d07      	ldr	r5, [pc, #28]	@ (8005d78 <_kill_r+0x20>)
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4608      	mov	r0, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	602b      	str	r3, [r5, #0]
 8005d66:	f7fc ff77 	bl	8002c58 <_kill>
 8005d6a:	1c43      	adds	r3, r0, #1
 8005d6c:	d102      	bne.n	8005d74 <_kill_r+0x1c>
 8005d6e:	682b      	ldr	r3, [r5, #0]
 8005d70:	b103      	cbz	r3, 8005d74 <_kill_r+0x1c>
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	bd38      	pop	{r3, r4, r5, pc}
 8005d76:	bf00      	nop
 8005d78:	200003f8 	.word	0x200003f8

08005d7c <_getpid_r>:
 8005d7c:	f7fc bf64 	b.w	8002c48 <_getpid>

08005d80 <_sbrk_r>:
 8005d80:	b538      	push	{r3, r4, r5, lr}
 8005d82:	4d06      	ldr	r5, [pc, #24]	@ (8005d9c <_sbrk_r+0x1c>)
 8005d84:	2300      	movs	r3, #0
 8005d86:	4604      	mov	r4, r0
 8005d88:	4608      	mov	r0, r1
 8005d8a:	602b      	str	r3, [r5, #0]
 8005d8c:	f7fc ff80 	bl	8002c90 <_sbrk>
 8005d90:	1c43      	adds	r3, r0, #1
 8005d92:	d102      	bne.n	8005d9a <_sbrk_r+0x1a>
 8005d94:	682b      	ldr	r3, [r5, #0]
 8005d96:	b103      	cbz	r3, 8005d9a <_sbrk_r+0x1a>
 8005d98:	6023      	str	r3, [r4, #0]
 8005d9a:	bd38      	pop	{r3, r4, r5, pc}
 8005d9c:	200003f8 	.word	0x200003f8

08005da0 <__errno>:
 8005da0:	4b01      	ldr	r3, [pc, #4]	@ (8005da8 <__errno+0x8>)
 8005da2:	6818      	ldr	r0, [r3, #0]
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	2000000c 	.word	0x2000000c

08005dac <__libc_init_array>:
 8005dac:	b570      	push	{r4, r5, r6, lr}
 8005dae:	4d0d      	ldr	r5, [pc, #52]	@ (8005de4 <__libc_init_array+0x38>)
 8005db0:	4c0d      	ldr	r4, [pc, #52]	@ (8005de8 <__libc_init_array+0x3c>)
 8005db2:	1b64      	subs	r4, r4, r5
 8005db4:	10a4      	asrs	r4, r4, #2
 8005db6:	2600      	movs	r6, #0
 8005db8:	42a6      	cmp	r6, r4
 8005dba:	d109      	bne.n	8005dd0 <__libc_init_array+0x24>
 8005dbc:	4d0b      	ldr	r5, [pc, #44]	@ (8005dec <__libc_init_array+0x40>)
 8005dbe:	4c0c      	ldr	r4, [pc, #48]	@ (8005df0 <__libc_init_array+0x44>)
 8005dc0:	f000 fbe8 	bl	8006594 <_init>
 8005dc4:	1b64      	subs	r4, r4, r5
 8005dc6:	10a4      	asrs	r4, r4, #2
 8005dc8:	2600      	movs	r6, #0
 8005dca:	42a6      	cmp	r6, r4
 8005dcc:	d105      	bne.n	8005dda <__libc_init_array+0x2e>
 8005dce:	bd70      	pop	{r4, r5, r6, pc}
 8005dd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dd4:	4798      	blx	r3
 8005dd6:	3601      	adds	r6, #1
 8005dd8:	e7ee      	b.n	8005db8 <__libc_init_array+0xc>
 8005dda:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dde:	4798      	blx	r3
 8005de0:	3601      	adds	r6, #1
 8005de2:	e7f2      	b.n	8005dca <__libc_init_array+0x1e>
 8005de4:	0800664c 	.word	0x0800664c
 8005de8:	0800664c 	.word	0x0800664c
 8005dec:	0800664c 	.word	0x0800664c
 8005df0:	08006654 	.word	0x08006654

08005df4 <__retarget_lock_acquire_recursive>:
 8005df4:	4770      	bx	lr

08005df6 <__retarget_lock_release_recursive>:
 8005df6:	4770      	bx	lr

08005df8 <__register_exitproc>:
 8005df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dfc:	4d27      	ldr	r5, [pc, #156]	@ (8005e9c <__register_exitproc+0xa4>)
 8005dfe:	4607      	mov	r7, r0
 8005e00:	6828      	ldr	r0, [r5, #0]
 8005e02:	4691      	mov	r9, r2
 8005e04:	460e      	mov	r6, r1
 8005e06:	4698      	mov	r8, r3
 8005e08:	f7ff fff4 	bl	8005df4 <__retarget_lock_acquire_recursive>
 8005e0c:	4a24      	ldr	r2, [pc, #144]	@ (8005ea0 <__register_exitproc+0xa8>)
 8005e0e:	6814      	ldr	r4, [r2, #0]
 8005e10:	b93c      	cbnz	r4, 8005e22 <__register_exitproc+0x2a>
 8005e12:	4b24      	ldr	r3, [pc, #144]	@ (8005ea4 <__register_exitproc+0xac>)
 8005e14:	6013      	str	r3, [r2, #0]
 8005e16:	4a24      	ldr	r2, [pc, #144]	@ (8005ea8 <__register_exitproc+0xb0>)
 8005e18:	b112      	cbz	r2, 8005e20 <__register_exitproc+0x28>
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8005e20:	4c20      	ldr	r4, [pc, #128]	@ (8005ea4 <__register_exitproc+0xac>)
 8005e22:	6863      	ldr	r3, [r4, #4]
 8005e24:	2b1f      	cmp	r3, #31
 8005e26:	dd06      	ble.n	8005e36 <__register_exitproc+0x3e>
 8005e28:	6828      	ldr	r0, [r5, #0]
 8005e2a:	f7ff ffe4 	bl	8005df6 <__retarget_lock_release_recursive>
 8005e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e36:	b32f      	cbz	r7, 8005e84 <__register_exitproc+0x8c>
 8005e38:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8005e3c:	b968      	cbnz	r0, 8005e5a <__register_exitproc+0x62>
 8005e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8005eac <__register_exitproc+0xb4>)
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0f1      	beq.n	8005e28 <__register_exitproc+0x30>
 8005e44:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8005e48:	f7ff fe40 	bl	8005acc <malloc>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	d0eb      	beq.n	8005e28 <__register_exitproc+0x30>
 8005e50:	2300      	movs	r3, #0
 8005e52:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 8005e56:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 8005e5a:	6863      	ldr	r3, [r4, #4]
 8005e5c:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8005e60:	2201      	movs	r2, #1
 8005e62:	409a      	lsls	r2, r3
 8005e64:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8005e68:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 8005e72:	2f02      	cmp	r7, #2
 8005e74:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 8005e78:	bf02      	ittt	eq
 8005e7a:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 8005e7e:	4313      	orreq	r3, r2
 8005e80:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 8005e84:	6863      	ldr	r3, [r4, #4]
 8005e86:	6828      	ldr	r0, [r5, #0]
 8005e88:	1c5a      	adds	r2, r3, #1
 8005e8a:	3302      	adds	r3, #2
 8005e8c:	6062      	str	r2, [r4, #4]
 8005e8e:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 8005e92:	f7ff ffb0 	bl	8005df6 <__retarget_lock_release_recursive>
 8005e96:	2000      	movs	r0, #0
 8005e98:	e7cb      	b.n	8005e32 <__register_exitproc+0x3a>
 8005e9a:	bf00      	nop
 8005e9c:	2000005c 	.word	0x2000005c
 8005ea0:	2000048c 	.word	0x2000048c
 8005ea4:	20000400 	.word	0x20000400
 8005ea8:	00000000 	.word	0x00000000
 8005eac:	08005acd 	.word	0x08005acd

08005eb0 <_free_r>:
 8005eb0:	b538      	push	{r3, r4, r5, lr}
 8005eb2:	4605      	mov	r5, r0
 8005eb4:	2900      	cmp	r1, #0
 8005eb6:	d041      	beq.n	8005f3c <_free_r+0x8c>
 8005eb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ebc:	1f0c      	subs	r4, r1, #4
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	bfb8      	it	lt
 8005ec2:	18e4      	addlt	r4, r4, r3
 8005ec4:	f7ff feb4 	bl	8005c30 <__malloc_lock>
 8005ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8005f40 <_free_r+0x90>)
 8005eca:	6813      	ldr	r3, [r2, #0]
 8005ecc:	b933      	cbnz	r3, 8005edc <_free_r+0x2c>
 8005ece:	6063      	str	r3, [r4, #4]
 8005ed0:	6014      	str	r4, [r2, #0]
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ed8:	f7ff beb0 	b.w	8005c3c <__malloc_unlock>
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	d908      	bls.n	8005ef2 <_free_r+0x42>
 8005ee0:	6820      	ldr	r0, [r4, #0]
 8005ee2:	1821      	adds	r1, r4, r0
 8005ee4:	428b      	cmp	r3, r1
 8005ee6:	bf01      	itttt	eq
 8005ee8:	6819      	ldreq	r1, [r3, #0]
 8005eea:	685b      	ldreq	r3, [r3, #4]
 8005eec:	1809      	addeq	r1, r1, r0
 8005eee:	6021      	streq	r1, [r4, #0]
 8005ef0:	e7ed      	b.n	8005ece <_free_r+0x1e>
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	b10b      	cbz	r3, 8005efc <_free_r+0x4c>
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	d9fa      	bls.n	8005ef2 <_free_r+0x42>
 8005efc:	6811      	ldr	r1, [r2, #0]
 8005efe:	1850      	adds	r0, r2, r1
 8005f00:	42a0      	cmp	r0, r4
 8005f02:	d10b      	bne.n	8005f1c <_free_r+0x6c>
 8005f04:	6820      	ldr	r0, [r4, #0]
 8005f06:	4401      	add	r1, r0
 8005f08:	1850      	adds	r0, r2, r1
 8005f0a:	4283      	cmp	r3, r0
 8005f0c:	6011      	str	r1, [r2, #0]
 8005f0e:	d1e0      	bne.n	8005ed2 <_free_r+0x22>
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	6053      	str	r3, [r2, #4]
 8005f16:	4408      	add	r0, r1
 8005f18:	6010      	str	r0, [r2, #0]
 8005f1a:	e7da      	b.n	8005ed2 <_free_r+0x22>
 8005f1c:	d902      	bls.n	8005f24 <_free_r+0x74>
 8005f1e:	230c      	movs	r3, #12
 8005f20:	602b      	str	r3, [r5, #0]
 8005f22:	e7d6      	b.n	8005ed2 <_free_r+0x22>
 8005f24:	6820      	ldr	r0, [r4, #0]
 8005f26:	1821      	adds	r1, r4, r0
 8005f28:	428b      	cmp	r3, r1
 8005f2a:	bf04      	itt	eq
 8005f2c:	6819      	ldreq	r1, [r3, #0]
 8005f2e:	685b      	ldreq	r3, [r3, #4]
 8005f30:	6063      	str	r3, [r4, #4]
 8005f32:	bf04      	itt	eq
 8005f34:	1809      	addeq	r1, r1, r0
 8005f36:	6021      	streq	r1, [r4, #0]
 8005f38:	6054      	str	r4, [r2, #4]
 8005f3a:	e7ca      	b.n	8005ed2 <_free_r+0x22>
 8005f3c:	bd38      	pop	{r3, r4, r5, pc}
 8005f3e:	bf00      	nop
 8005f40:	200002bc 	.word	0x200002bc

08005f44 <__ssputs_r>:
 8005f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f48:	688e      	ldr	r6, [r1, #8]
 8005f4a:	461f      	mov	r7, r3
 8005f4c:	42be      	cmp	r6, r7
 8005f4e:	680b      	ldr	r3, [r1, #0]
 8005f50:	4682      	mov	sl, r0
 8005f52:	460c      	mov	r4, r1
 8005f54:	4690      	mov	r8, r2
 8005f56:	d82d      	bhi.n	8005fb4 <__ssputs_r+0x70>
 8005f58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005f60:	d026      	beq.n	8005fb0 <__ssputs_r+0x6c>
 8005f62:	6965      	ldr	r5, [r4, #20]
 8005f64:	6909      	ldr	r1, [r1, #16]
 8005f66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f6a:	eba3 0901 	sub.w	r9, r3, r1
 8005f6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f72:	1c7b      	adds	r3, r7, #1
 8005f74:	444b      	add	r3, r9
 8005f76:	106d      	asrs	r5, r5, #1
 8005f78:	429d      	cmp	r5, r3
 8005f7a:	bf38      	it	cc
 8005f7c:	461d      	movcc	r5, r3
 8005f7e:	0553      	lsls	r3, r2, #21
 8005f80:	d527      	bpl.n	8005fd2 <__ssputs_r+0x8e>
 8005f82:	4629      	mov	r1, r5
 8005f84:	f7ff fdd4 	bl	8005b30 <_malloc_r>
 8005f88:	4606      	mov	r6, r0
 8005f8a:	b360      	cbz	r0, 8005fe6 <__ssputs_r+0xa2>
 8005f8c:	6921      	ldr	r1, [r4, #16]
 8005f8e:	464a      	mov	r2, r9
 8005f90:	f000 fabc 	bl	800650c <memcpy>
 8005f94:	89a3      	ldrh	r3, [r4, #12]
 8005f96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f9e:	81a3      	strh	r3, [r4, #12]
 8005fa0:	6126      	str	r6, [r4, #16]
 8005fa2:	6165      	str	r5, [r4, #20]
 8005fa4:	444e      	add	r6, r9
 8005fa6:	eba5 0509 	sub.w	r5, r5, r9
 8005faa:	6026      	str	r6, [r4, #0]
 8005fac:	60a5      	str	r5, [r4, #8]
 8005fae:	463e      	mov	r6, r7
 8005fb0:	42be      	cmp	r6, r7
 8005fb2:	d900      	bls.n	8005fb6 <__ssputs_r+0x72>
 8005fb4:	463e      	mov	r6, r7
 8005fb6:	6820      	ldr	r0, [r4, #0]
 8005fb8:	4632      	mov	r2, r6
 8005fba:	4641      	mov	r1, r8
 8005fbc:	f7ff fe7a 	bl	8005cb4 <memmove>
 8005fc0:	68a3      	ldr	r3, [r4, #8]
 8005fc2:	1b9b      	subs	r3, r3, r6
 8005fc4:	60a3      	str	r3, [r4, #8]
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	4433      	add	r3, r6
 8005fca:	6023      	str	r3, [r4, #0]
 8005fcc:	2000      	movs	r0, #0
 8005fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd2:	462a      	mov	r2, r5
 8005fd4:	f000 faa8 	bl	8006528 <_realloc_r>
 8005fd8:	4606      	mov	r6, r0
 8005fda:	2800      	cmp	r0, #0
 8005fdc:	d1e0      	bne.n	8005fa0 <__ssputs_r+0x5c>
 8005fde:	6921      	ldr	r1, [r4, #16]
 8005fe0:	4650      	mov	r0, sl
 8005fe2:	f7ff ff65 	bl	8005eb0 <_free_r>
 8005fe6:	230c      	movs	r3, #12
 8005fe8:	f8ca 3000 	str.w	r3, [sl]
 8005fec:	89a3      	ldrh	r3, [r4, #12]
 8005fee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ff2:	81a3      	strh	r3, [r4, #12]
 8005ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff8:	e7e9      	b.n	8005fce <__ssputs_r+0x8a>
	...

08005ffc <_svfiprintf_r>:
 8005ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006000:	4698      	mov	r8, r3
 8006002:	898b      	ldrh	r3, [r1, #12]
 8006004:	061b      	lsls	r3, r3, #24
 8006006:	b09d      	sub	sp, #116	@ 0x74
 8006008:	4607      	mov	r7, r0
 800600a:	460d      	mov	r5, r1
 800600c:	4614      	mov	r4, r2
 800600e:	d510      	bpl.n	8006032 <_svfiprintf_r+0x36>
 8006010:	690b      	ldr	r3, [r1, #16]
 8006012:	b973      	cbnz	r3, 8006032 <_svfiprintf_r+0x36>
 8006014:	2140      	movs	r1, #64	@ 0x40
 8006016:	f7ff fd8b 	bl	8005b30 <_malloc_r>
 800601a:	6028      	str	r0, [r5, #0]
 800601c:	6128      	str	r0, [r5, #16]
 800601e:	b930      	cbnz	r0, 800602e <_svfiprintf_r+0x32>
 8006020:	230c      	movs	r3, #12
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	f04f 30ff 	mov.w	r0, #4294967295
 8006028:	b01d      	add	sp, #116	@ 0x74
 800602a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602e:	2340      	movs	r3, #64	@ 0x40
 8006030:	616b      	str	r3, [r5, #20]
 8006032:	2300      	movs	r3, #0
 8006034:	9309      	str	r3, [sp, #36]	@ 0x24
 8006036:	2320      	movs	r3, #32
 8006038:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800603c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006040:	2330      	movs	r3, #48	@ 0x30
 8006042:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80061e0 <_svfiprintf_r+0x1e4>
 8006046:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800604a:	f04f 0901 	mov.w	r9, #1
 800604e:	4623      	mov	r3, r4
 8006050:	469a      	mov	sl, r3
 8006052:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006056:	b10a      	cbz	r2, 800605c <_svfiprintf_r+0x60>
 8006058:	2a25      	cmp	r2, #37	@ 0x25
 800605a:	d1f9      	bne.n	8006050 <_svfiprintf_r+0x54>
 800605c:	ebba 0b04 	subs.w	fp, sl, r4
 8006060:	d00b      	beq.n	800607a <_svfiprintf_r+0x7e>
 8006062:	465b      	mov	r3, fp
 8006064:	4622      	mov	r2, r4
 8006066:	4629      	mov	r1, r5
 8006068:	4638      	mov	r0, r7
 800606a:	f7ff ff6b 	bl	8005f44 <__ssputs_r>
 800606e:	3001      	adds	r0, #1
 8006070:	f000 80a7 	beq.w	80061c2 <_svfiprintf_r+0x1c6>
 8006074:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006076:	445a      	add	r2, fp
 8006078:	9209      	str	r2, [sp, #36]	@ 0x24
 800607a:	f89a 3000 	ldrb.w	r3, [sl]
 800607e:	2b00      	cmp	r3, #0
 8006080:	f000 809f 	beq.w	80061c2 <_svfiprintf_r+0x1c6>
 8006084:	2300      	movs	r3, #0
 8006086:	f04f 32ff 	mov.w	r2, #4294967295
 800608a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800608e:	f10a 0a01 	add.w	sl, sl, #1
 8006092:	9304      	str	r3, [sp, #16]
 8006094:	9307      	str	r3, [sp, #28]
 8006096:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800609a:	931a      	str	r3, [sp, #104]	@ 0x68
 800609c:	4654      	mov	r4, sl
 800609e:	2205      	movs	r2, #5
 80060a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060a4:	484e      	ldr	r0, [pc, #312]	@ (80061e0 <_svfiprintf_r+0x1e4>)
 80060a6:	f7fa f89b 	bl	80001e0 <memchr>
 80060aa:	9a04      	ldr	r2, [sp, #16]
 80060ac:	b9d8      	cbnz	r0, 80060e6 <_svfiprintf_r+0xea>
 80060ae:	06d0      	lsls	r0, r2, #27
 80060b0:	bf44      	itt	mi
 80060b2:	2320      	movmi	r3, #32
 80060b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060b8:	0711      	lsls	r1, r2, #28
 80060ba:	bf44      	itt	mi
 80060bc:	232b      	movmi	r3, #43	@ 0x2b
 80060be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060c2:	f89a 3000 	ldrb.w	r3, [sl]
 80060c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80060c8:	d015      	beq.n	80060f6 <_svfiprintf_r+0xfa>
 80060ca:	9a07      	ldr	r2, [sp, #28]
 80060cc:	4654      	mov	r4, sl
 80060ce:	2000      	movs	r0, #0
 80060d0:	f04f 0c0a 	mov.w	ip, #10
 80060d4:	4621      	mov	r1, r4
 80060d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060da:	3b30      	subs	r3, #48	@ 0x30
 80060dc:	2b09      	cmp	r3, #9
 80060de:	d94b      	bls.n	8006178 <_svfiprintf_r+0x17c>
 80060e0:	b1b0      	cbz	r0, 8006110 <_svfiprintf_r+0x114>
 80060e2:	9207      	str	r2, [sp, #28]
 80060e4:	e014      	b.n	8006110 <_svfiprintf_r+0x114>
 80060e6:	eba0 0308 	sub.w	r3, r0, r8
 80060ea:	fa09 f303 	lsl.w	r3, r9, r3
 80060ee:	4313      	orrs	r3, r2
 80060f0:	9304      	str	r3, [sp, #16]
 80060f2:	46a2      	mov	sl, r4
 80060f4:	e7d2      	b.n	800609c <_svfiprintf_r+0xa0>
 80060f6:	9b03      	ldr	r3, [sp, #12]
 80060f8:	1d19      	adds	r1, r3, #4
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	9103      	str	r1, [sp, #12]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	bfbb      	ittet	lt
 8006102:	425b      	neglt	r3, r3
 8006104:	f042 0202 	orrlt.w	r2, r2, #2
 8006108:	9307      	strge	r3, [sp, #28]
 800610a:	9307      	strlt	r3, [sp, #28]
 800610c:	bfb8      	it	lt
 800610e:	9204      	strlt	r2, [sp, #16]
 8006110:	7823      	ldrb	r3, [r4, #0]
 8006112:	2b2e      	cmp	r3, #46	@ 0x2e
 8006114:	d10a      	bne.n	800612c <_svfiprintf_r+0x130>
 8006116:	7863      	ldrb	r3, [r4, #1]
 8006118:	2b2a      	cmp	r3, #42	@ 0x2a
 800611a:	d132      	bne.n	8006182 <_svfiprintf_r+0x186>
 800611c:	9b03      	ldr	r3, [sp, #12]
 800611e:	1d1a      	adds	r2, r3, #4
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	9203      	str	r2, [sp, #12]
 8006124:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006128:	3402      	adds	r4, #2
 800612a:	9305      	str	r3, [sp, #20]
 800612c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80061f0 <_svfiprintf_r+0x1f4>
 8006130:	7821      	ldrb	r1, [r4, #0]
 8006132:	2203      	movs	r2, #3
 8006134:	4650      	mov	r0, sl
 8006136:	f7fa f853 	bl	80001e0 <memchr>
 800613a:	b138      	cbz	r0, 800614c <_svfiprintf_r+0x150>
 800613c:	9b04      	ldr	r3, [sp, #16]
 800613e:	eba0 000a 	sub.w	r0, r0, sl
 8006142:	2240      	movs	r2, #64	@ 0x40
 8006144:	4082      	lsls	r2, r0
 8006146:	4313      	orrs	r3, r2
 8006148:	3401      	adds	r4, #1
 800614a:	9304      	str	r3, [sp, #16]
 800614c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006150:	4824      	ldr	r0, [pc, #144]	@ (80061e4 <_svfiprintf_r+0x1e8>)
 8006152:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006156:	2206      	movs	r2, #6
 8006158:	f7fa f842 	bl	80001e0 <memchr>
 800615c:	2800      	cmp	r0, #0
 800615e:	d036      	beq.n	80061ce <_svfiprintf_r+0x1d2>
 8006160:	4b21      	ldr	r3, [pc, #132]	@ (80061e8 <_svfiprintf_r+0x1ec>)
 8006162:	bb1b      	cbnz	r3, 80061ac <_svfiprintf_r+0x1b0>
 8006164:	9b03      	ldr	r3, [sp, #12]
 8006166:	3307      	adds	r3, #7
 8006168:	f023 0307 	bic.w	r3, r3, #7
 800616c:	3308      	adds	r3, #8
 800616e:	9303      	str	r3, [sp, #12]
 8006170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006172:	4433      	add	r3, r6
 8006174:	9309      	str	r3, [sp, #36]	@ 0x24
 8006176:	e76a      	b.n	800604e <_svfiprintf_r+0x52>
 8006178:	fb0c 3202 	mla	r2, ip, r2, r3
 800617c:	460c      	mov	r4, r1
 800617e:	2001      	movs	r0, #1
 8006180:	e7a8      	b.n	80060d4 <_svfiprintf_r+0xd8>
 8006182:	2300      	movs	r3, #0
 8006184:	3401      	adds	r4, #1
 8006186:	9305      	str	r3, [sp, #20]
 8006188:	4619      	mov	r1, r3
 800618a:	f04f 0c0a 	mov.w	ip, #10
 800618e:	4620      	mov	r0, r4
 8006190:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006194:	3a30      	subs	r2, #48	@ 0x30
 8006196:	2a09      	cmp	r2, #9
 8006198:	d903      	bls.n	80061a2 <_svfiprintf_r+0x1a6>
 800619a:	2b00      	cmp	r3, #0
 800619c:	d0c6      	beq.n	800612c <_svfiprintf_r+0x130>
 800619e:	9105      	str	r1, [sp, #20]
 80061a0:	e7c4      	b.n	800612c <_svfiprintf_r+0x130>
 80061a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80061a6:	4604      	mov	r4, r0
 80061a8:	2301      	movs	r3, #1
 80061aa:	e7f0      	b.n	800618e <_svfiprintf_r+0x192>
 80061ac:	ab03      	add	r3, sp, #12
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	462a      	mov	r2, r5
 80061b2:	4b0e      	ldr	r3, [pc, #56]	@ (80061ec <_svfiprintf_r+0x1f0>)
 80061b4:	a904      	add	r1, sp, #16
 80061b6:	4638      	mov	r0, r7
 80061b8:	f3af 8000 	nop.w
 80061bc:	1c42      	adds	r2, r0, #1
 80061be:	4606      	mov	r6, r0
 80061c0:	d1d6      	bne.n	8006170 <_svfiprintf_r+0x174>
 80061c2:	89ab      	ldrh	r3, [r5, #12]
 80061c4:	065b      	lsls	r3, r3, #25
 80061c6:	f53f af2d 	bmi.w	8006024 <_svfiprintf_r+0x28>
 80061ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061cc:	e72c      	b.n	8006028 <_svfiprintf_r+0x2c>
 80061ce:	ab03      	add	r3, sp, #12
 80061d0:	9300      	str	r3, [sp, #0]
 80061d2:	462a      	mov	r2, r5
 80061d4:	4b05      	ldr	r3, [pc, #20]	@ (80061ec <_svfiprintf_r+0x1f0>)
 80061d6:	a904      	add	r1, sp, #16
 80061d8:	4638      	mov	r0, r7
 80061da:	f000 f879 	bl	80062d0 <_printf_i>
 80061de:	e7ed      	b.n	80061bc <_svfiprintf_r+0x1c0>
 80061e0:	08006610 	.word	0x08006610
 80061e4:	0800661a 	.word	0x0800661a
 80061e8:	00000000 	.word	0x00000000
 80061ec:	08005f45 	.word	0x08005f45
 80061f0:	08006616 	.word	0x08006616

080061f4 <_printf_common>:
 80061f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f8:	4616      	mov	r6, r2
 80061fa:	4698      	mov	r8, r3
 80061fc:	688a      	ldr	r2, [r1, #8]
 80061fe:	690b      	ldr	r3, [r1, #16]
 8006200:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006204:	4293      	cmp	r3, r2
 8006206:	bfb8      	it	lt
 8006208:	4613      	movlt	r3, r2
 800620a:	6033      	str	r3, [r6, #0]
 800620c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006210:	4607      	mov	r7, r0
 8006212:	460c      	mov	r4, r1
 8006214:	b10a      	cbz	r2, 800621a <_printf_common+0x26>
 8006216:	3301      	adds	r3, #1
 8006218:	6033      	str	r3, [r6, #0]
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	0699      	lsls	r1, r3, #26
 800621e:	bf42      	ittt	mi
 8006220:	6833      	ldrmi	r3, [r6, #0]
 8006222:	3302      	addmi	r3, #2
 8006224:	6033      	strmi	r3, [r6, #0]
 8006226:	6825      	ldr	r5, [r4, #0]
 8006228:	f015 0506 	ands.w	r5, r5, #6
 800622c:	d106      	bne.n	800623c <_printf_common+0x48>
 800622e:	f104 0a19 	add.w	sl, r4, #25
 8006232:	68e3      	ldr	r3, [r4, #12]
 8006234:	6832      	ldr	r2, [r6, #0]
 8006236:	1a9b      	subs	r3, r3, r2
 8006238:	42ab      	cmp	r3, r5
 800623a:	dc26      	bgt.n	800628a <_printf_common+0x96>
 800623c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006240:	6822      	ldr	r2, [r4, #0]
 8006242:	3b00      	subs	r3, #0
 8006244:	bf18      	it	ne
 8006246:	2301      	movne	r3, #1
 8006248:	0692      	lsls	r2, r2, #26
 800624a:	d42b      	bmi.n	80062a4 <_printf_common+0xb0>
 800624c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006250:	4641      	mov	r1, r8
 8006252:	4638      	mov	r0, r7
 8006254:	47c8      	blx	r9
 8006256:	3001      	adds	r0, #1
 8006258:	d01e      	beq.n	8006298 <_printf_common+0xa4>
 800625a:	6823      	ldr	r3, [r4, #0]
 800625c:	6922      	ldr	r2, [r4, #16]
 800625e:	f003 0306 	and.w	r3, r3, #6
 8006262:	2b04      	cmp	r3, #4
 8006264:	bf02      	ittt	eq
 8006266:	68e5      	ldreq	r5, [r4, #12]
 8006268:	6833      	ldreq	r3, [r6, #0]
 800626a:	1aed      	subeq	r5, r5, r3
 800626c:	68a3      	ldr	r3, [r4, #8]
 800626e:	bf0c      	ite	eq
 8006270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006274:	2500      	movne	r5, #0
 8006276:	4293      	cmp	r3, r2
 8006278:	bfc4      	itt	gt
 800627a:	1a9b      	subgt	r3, r3, r2
 800627c:	18ed      	addgt	r5, r5, r3
 800627e:	2600      	movs	r6, #0
 8006280:	341a      	adds	r4, #26
 8006282:	42b5      	cmp	r5, r6
 8006284:	d11a      	bne.n	80062bc <_printf_common+0xc8>
 8006286:	2000      	movs	r0, #0
 8006288:	e008      	b.n	800629c <_printf_common+0xa8>
 800628a:	2301      	movs	r3, #1
 800628c:	4652      	mov	r2, sl
 800628e:	4641      	mov	r1, r8
 8006290:	4638      	mov	r0, r7
 8006292:	47c8      	blx	r9
 8006294:	3001      	adds	r0, #1
 8006296:	d103      	bne.n	80062a0 <_printf_common+0xac>
 8006298:	f04f 30ff 	mov.w	r0, #4294967295
 800629c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a0:	3501      	adds	r5, #1
 80062a2:	e7c6      	b.n	8006232 <_printf_common+0x3e>
 80062a4:	18e1      	adds	r1, r4, r3
 80062a6:	1c5a      	adds	r2, r3, #1
 80062a8:	2030      	movs	r0, #48	@ 0x30
 80062aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062ae:	4422      	add	r2, r4
 80062b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062b8:	3302      	adds	r3, #2
 80062ba:	e7c7      	b.n	800624c <_printf_common+0x58>
 80062bc:	2301      	movs	r3, #1
 80062be:	4622      	mov	r2, r4
 80062c0:	4641      	mov	r1, r8
 80062c2:	4638      	mov	r0, r7
 80062c4:	47c8      	blx	r9
 80062c6:	3001      	adds	r0, #1
 80062c8:	d0e6      	beq.n	8006298 <_printf_common+0xa4>
 80062ca:	3601      	adds	r6, #1
 80062cc:	e7d9      	b.n	8006282 <_printf_common+0x8e>
	...

080062d0 <_printf_i>:
 80062d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062d4:	7e0f      	ldrb	r7, [r1, #24]
 80062d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062d8:	2f78      	cmp	r7, #120	@ 0x78
 80062da:	4691      	mov	r9, r2
 80062dc:	4680      	mov	r8, r0
 80062de:	460c      	mov	r4, r1
 80062e0:	469a      	mov	sl, r3
 80062e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062e6:	d807      	bhi.n	80062f8 <_printf_i+0x28>
 80062e8:	2f62      	cmp	r7, #98	@ 0x62
 80062ea:	d80a      	bhi.n	8006302 <_printf_i+0x32>
 80062ec:	2f00      	cmp	r7, #0
 80062ee:	f000 80d1 	beq.w	8006494 <_printf_i+0x1c4>
 80062f2:	2f58      	cmp	r7, #88	@ 0x58
 80062f4:	f000 80b8 	beq.w	8006468 <_printf_i+0x198>
 80062f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006300:	e03a      	b.n	8006378 <_printf_i+0xa8>
 8006302:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006306:	2b15      	cmp	r3, #21
 8006308:	d8f6      	bhi.n	80062f8 <_printf_i+0x28>
 800630a:	a101      	add	r1, pc, #4	@ (adr r1, 8006310 <_printf_i+0x40>)
 800630c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006310:	08006369 	.word	0x08006369
 8006314:	0800637d 	.word	0x0800637d
 8006318:	080062f9 	.word	0x080062f9
 800631c:	080062f9 	.word	0x080062f9
 8006320:	080062f9 	.word	0x080062f9
 8006324:	080062f9 	.word	0x080062f9
 8006328:	0800637d 	.word	0x0800637d
 800632c:	080062f9 	.word	0x080062f9
 8006330:	080062f9 	.word	0x080062f9
 8006334:	080062f9 	.word	0x080062f9
 8006338:	080062f9 	.word	0x080062f9
 800633c:	0800647b 	.word	0x0800647b
 8006340:	080063a7 	.word	0x080063a7
 8006344:	08006435 	.word	0x08006435
 8006348:	080062f9 	.word	0x080062f9
 800634c:	080062f9 	.word	0x080062f9
 8006350:	0800649d 	.word	0x0800649d
 8006354:	080062f9 	.word	0x080062f9
 8006358:	080063a7 	.word	0x080063a7
 800635c:	080062f9 	.word	0x080062f9
 8006360:	080062f9 	.word	0x080062f9
 8006364:	0800643d 	.word	0x0800643d
 8006368:	6833      	ldr	r3, [r6, #0]
 800636a:	1d1a      	adds	r2, r3, #4
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	6032      	str	r2, [r6, #0]
 8006370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006374:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006378:	2301      	movs	r3, #1
 800637a:	e09c      	b.n	80064b6 <_printf_i+0x1e6>
 800637c:	6833      	ldr	r3, [r6, #0]
 800637e:	6820      	ldr	r0, [r4, #0]
 8006380:	1d19      	adds	r1, r3, #4
 8006382:	6031      	str	r1, [r6, #0]
 8006384:	0606      	lsls	r6, r0, #24
 8006386:	d501      	bpl.n	800638c <_printf_i+0xbc>
 8006388:	681d      	ldr	r5, [r3, #0]
 800638a:	e003      	b.n	8006394 <_printf_i+0xc4>
 800638c:	0645      	lsls	r5, r0, #25
 800638e:	d5fb      	bpl.n	8006388 <_printf_i+0xb8>
 8006390:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006394:	2d00      	cmp	r5, #0
 8006396:	da03      	bge.n	80063a0 <_printf_i+0xd0>
 8006398:	232d      	movs	r3, #45	@ 0x2d
 800639a:	426d      	negs	r5, r5
 800639c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063a0:	4858      	ldr	r0, [pc, #352]	@ (8006504 <_printf_i+0x234>)
 80063a2:	230a      	movs	r3, #10
 80063a4:	e011      	b.n	80063ca <_printf_i+0xfa>
 80063a6:	6821      	ldr	r1, [r4, #0]
 80063a8:	6833      	ldr	r3, [r6, #0]
 80063aa:	0608      	lsls	r0, r1, #24
 80063ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80063b0:	d402      	bmi.n	80063b8 <_printf_i+0xe8>
 80063b2:	0649      	lsls	r1, r1, #25
 80063b4:	bf48      	it	mi
 80063b6:	b2ad      	uxthmi	r5, r5
 80063b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ba:	4852      	ldr	r0, [pc, #328]	@ (8006504 <_printf_i+0x234>)
 80063bc:	6033      	str	r3, [r6, #0]
 80063be:	bf14      	ite	ne
 80063c0:	230a      	movne	r3, #10
 80063c2:	2308      	moveq	r3, #8
 80063c4:	2100      	movs	r1, #0
 80063c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063ca:	6866      	ldr	r6, [r4, #4]
 80063cc:	60a6      	str	r6, [r4, #8]
 80063ce:	2e00      	cmp	r6, #0
 80063d0:	db05      	blt.n	80063de <_printf_i+0x10e>
 80063d2:	6821      	ldr	r1, [r4, #0]
 80063d4:	432e      	orrs	r6, r5
 80063d6:	f021 0104 	bic.w	r1, r1, #4
 80063da:	6021      	str	r1, [r4, #0]
 80063dc:	d04b      	beq.n	8006476 <_printf_i+0x1a6>
 80063de:	4616      	mov	r6, r2
 80063e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80063e4:	fb03 5711 	mls	r7, r3, r1, r5
 80063e8:	5dc7      	ldrb	r7, [r0, r7]
 80063ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063ee:	462f      	mov	r7, r5
 80063f0:	42bb      	cmp	r3, r7
 80063f2:	460d      	mov	r5, r1
 80063f4:	d9f4      	bls.n	80063e0 <_printf_i+0x110>
 80063f6:	2b08      	cmp	r3, #8
 80063f8:	d10b      	bne.n	8006412 <_printf_i+0x142>
 80063fa:	6823      	ldr	r3, [r4, #0]
 80063fc:	07df      	lsls	r7, r3, #31
 80063fe:	d508      	bpl.n	8006412 <_printf_i+0x142>
 8006400:	6923      	ldr	r3, [r4, #16]
 8006402:	6861      	ldr	r1, [r4, #4]
 8006404:	4299      	cmp	r1, r3
 8006406:	bfde      	ittt	le
 8006408:	2330      	movle	r3, #48	@ 0x30
 800640a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800640e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006412:	1b92      	subs	r2, r2, r6
 8006414:	6122      	str	r2, [r4, #16]
 8006416:	f8cd a000 	str.w	sl, [sp]
 800641a:	464b      	mov	r3, r9
 800641c:	aa03      	add	r2, sp, #12
 800641e:	4621      	mov	r1, r4
 8006420:	4640      	mov	r0, r8
 8006422:	f7ff fee7 	bl	80061f4 <_printf_common>
 8006426:	3001      	adds	r0, #1
 8006428:	d14a      	bne.n	80064c0 <_printf_i+0x1f0>
 800642a:	f04f 30ff 	mov.w	r0, #4294967295
 800642e:	b004      	add	sp, #16
 8006430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006434:	6823      	ldr	r3, [r4, #0]
 8006436:	f043 0320 	orr.w	r3, r3, #32
 800643a:	6023      	str	r3, [r4, #0]
 800643c:	4832      	ldr	r0, [pc, #200]	@ (8006508 <_printf_i+0x238>)
 800643e:	2778      	movs	r7, #120	@ 0x78
 8006440:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	6831      	ldr	r1, [r6, #0]
 8006448:	061f      	lsls	r7, r3, #24
 800644a:	f851 5b04 	ldr.w	r5, [r1], #4
 800644e:	d402      	bmi.n	8006456 <_printf_i+0x186>
 8006450:	065f      	lsls	r7, r3, #25
 8006452:	bf48      	it	mi
 8006454:	b2ad      	uxthmi	r5, r5
 8006456:	6031      	str	r1, [r6, #0]
 8006458:	07d9      	lsls	r1, r3, #31
 800645a:	bf44      	itt	mi
 800645c:	f043 0320 	orrmi.w	r3, r3, #32
 8006460:	6023      	strmi	r3, [r4, #0]
 8006462:	b11d      	cbz	r5, 800646c <_printf_i+0x19c>
 8006464:	2310      	movs	r3, #16
 8006466:	e7ad      	b.n	80063c4 <_printf_i+0xf4>
 8006468:	4826      	ldr	r0, [pc, #152]	@ (8006504 <_printf_i+0x234>)
 800646a:	e7e9      	b.n	8006440 <_printf_i+0x170>
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	f023 0320 	bic.w	r3, r3, #32
 8006472:	6023      	str	r3, [r4, #0]
 8006474:	e7f6      	b.n	8006464 <_printf_i+0x194>
 8006476:	4616      	mov	r6, r2
 8006478:	e7bd      	b.n	80063f6 <_printf_i+0x126>
 800647a:	6833      	ldr	r3, [r6, #0]
 800647c:	6825      	ldr	r5, [r4, #0]
 800647e:	6961      	ldr	r1, [r4, #20]
 8006480:	1d18      	adds	r0, r3, #4
 8006482:	6030      	str	r0, [r6, #0]
 8006484:	062e      	lsls	r6, r5, #24
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	d501      	bpl.n	800648e <_printf_i+0x1be>
 800648a:	6019      	str	r1, [r3, #0]
 800648c:	e002      	b.n	8006494 <_printf_i+0x1c4>
 800648e:	0668      	lsls	r0, r5, #25
 8006490:	d5fb      	bpl.n	800648a <_printf_i+0x1ba>
 8006492:	8019      	strh	r1, [r3, #0]
 8006494:	2300      	movs	r3, #0
 8006496:	6123      	str	r3, [r4, #16]
 8006498:	4616      	mov	r6, r2
 800649a:	e7bc      	b.n	8006416 <_printf_i+0x146>
 800649c:	6833      	ldr	r3, [r6, #0]
 800649e:	1d1a      	adds	r2, r3, #4
 80064a0:	6032      	str	r2, [r6, #0]
 80064a2:	681e      	ldr	r6, [r3, #0]
 80064a4:	6862      	ldr	r2, [r4, #4]
 80064a6:	2100      	movs	r1, #0
 80064a8:	4630      	mov	r0, r6
 80064aa:	f7f9 fe99 	bl	80001e0 <memchr>
 80064ae:	b108      	cbz	r0, 80064b4 <_printf_i+0x1e4>
 80064b0:	1b80      	subs	r0, r0, r6
 80064b2:	6060      	str	r0, [r4, #4]
 80064b4:	6863      	ldr	r3, [r4, #4]
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	2300      	movs	r3, #0
 80064ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064be:	e7aa      	b.n	8006416 <_printf_i+0x146>
 80064c0:	6923      	ldr	r3, [r4, #16]
 80064c2:	4632      	mov	r2, r6
 80064c4:	4649      	mov	r1, r9
 80064c6:	4640      	mov	r0, r8
 80064c8:	47d0      	blx	sl
 80064ca:	3001      	adds	r0, #1
 80064cc:	d0ad      	beq.n	800642a <_printf_i+0x15a>
 80064ce:	6823      	ldr	r3, [r4, #0]
 80064d0:	079b      	lsls	r3, r3, #30
 80064d2:	d413      	bmi.n	80064fc <_printf_i+0x22c>
 80064d4:	68e0      	ldr	r0, [r4, #12]
 80064d6:	9b03      	ldr	r3, [sp, #12]
 80064d8:	4298      	cmp	r0, r3
 80064da:	bfb8      	it	lt
 80064dc:	4618      	movlt	r0, r3
 80064de:	e7a6      	b.n	800642e <_printf_i+0x15e>
 80064e0:	2301      	movs	r3, #1
 80064e2:	4632      	mov	r2, r6
 80064e4:	4649      	mov	r1, r9
 80064e6:	4640      	mov	r0, r8
 80064e8:	47d0      	blx	sl
 80064ea:	3001      	adds	r0, #1
 80064ec:	d09d      	beq.n	800642a <_printf_i+0x15a>
 80064ee:	3501      	adds	r5, #1
 80064f0:	68e3      	ldr	r3, [r4, #12]
 80064f2:	9903      	ldr	r1, [sp, #12]
 80064f4:	1a5b      	subs	r3, r3, r1
 80064f6:	42ab      	cmp	r3, r5
 80064f8:	dcf2      	bgt.n	80064e0 <_printf_i+0x210>
 80064fa:	e7eb      	b.n	80064d4 <_printf_i+0x204>
 80064fc:	2500      	movs	r5, #0
 80064fe:	f104 0619 	add.w	r6, r4, #25
 8006502:	e7f5      	b.n	80064f0 <_printf_i+0x220>
 8006504:	08006621 	.word	0x08006621
 8006508:	08006632 	.word	0x08006632

0800650c <memcpy>:
 800650c:	440a      	add	r2, r1
 800650e:	4291      	cmp	r1, r2
 8006510:	f100 33ff 	add.w	r3, r0, #4294967295
 8006514:	d100      	bne.n	8006518 <memcpy+0xc>
 8006516:	4770      	bx	lr
 8006518:	b510      	push	{r4, lr}
 800651a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800651e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006522:	4291      	cmp	r1, r2
 8006524:	d1f9      	bne.n	800651a <memcpy+0xe>
 8006526:	bd10      	pop	{r4, pc}

08006528 <_realloc_r>:
 8006528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800652c:	4607      	mov	r7, r0
 800652e:	4614      	mov	r4, r2
 8006530:	460d      	mov	r5, r1
 8006532:	b921      	cbnz	r1, 800653e <_realloc_r+0x16>
 8006534:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006538:	4611      	mov	r1, r2
 800653a:	f7ff baf9 	b.w	8005b30 <_malloc_r>
 800653e:	b92a      	cbnz	r2, 800654c <_realloc_r+0x24>
 8006540:	f7ff fcb6 	bl	8005eb0 <_free_r>
 8006544:	4625      	mov	r5, r4
 8006546:	4628      	mov	r0, r5
 8006548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800654c:	f000 f81a 	bl	8006584 <_malloc_usable_size_r>
 8006550:	4284      	cmp	r4, r0
 8006552:	4606      	mov	r6, r0
 8006554:	d802      	bhi.n	800655c <_realloc_r+0x34>
 8006556:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800655a:	d8f4      	bhi.n	8006546 <_realloc_r+0x1e>
 800655c:	4621      	mov	r1, r4
 800655e:	4638      	mov	r0, r7
 8006560:	f7ff fae6 	bl	8005b30 <_malloc_r>
 8006564:	4680      	mov	r8, r0
 8006566:	b908      	cbnz	r0, 800656c <_realloc_r+0x44>
 8006568:	4645      	mov	r5, r8
 800656a:	e7ec      	b.n	8006546 <_realloc_r+0x1e>
 800656c:	42b4      	cmp	r4, r6
 800656e:	4622      	mov	r2, r4
 8006570:	4629      	mov	r1, r5
 8006572:	bf28      	it	cs
 8006574:	4632      	movcs	r2, r6
 8006576:	f7ff ffc9 	bl	800650c <memcpy>
 800657a:	4629      	mov	r1, r5
 800657c:	4638      	mov	r0, r7
 800657e:	f7ff fc97 	bl	8005eb0 <_free_r>
 8006582:	e7f1      	b.n	8006568 <_realloc_r+0x40>

08006584 <_malloc_usable_size_r>:
 8006584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006588:	1f18      	subs	r0, r3, #4
 800658a:	2b00      	cmp	r3, #0
 800658c:	bfbc      	itt	lt
 800658e:	580b      	ldrlt	r3, [r1, r0]
 8006590:	18c0      	addlt	r0, r0, r3
 8006592:	4770      	bx	lr

08006594 <_init>:
 8006594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006596:	bf00      	nop
 8006598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800659a:	bc08      	pop	{r3}
 800659c:	469e      	mov	lr, r3
 800659e:	4770      	bx	lr

080065a0 <_fini>:
 80065a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a2:	bf00      	nop
 80065a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a6:	bc08      	pop	{r3}
 80065a8:	469e      	mov	lr, r3
 80065aa:	4770      	bx	lr
