###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID lab2-34.eng.utah.edu)
#  Generated on:      Fri Nov 30 18:57:57 2018
#  Design:            snake_top_top
#  Command:           summaryReport -noHtml -outfile ./RPT/summary_report.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: snake_top_top  
# Instances: 28358  
# Hard Macros: 0  
# Std Cells: 28279  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
                  AND2X1              754        9931.0848  
                   BUFX1              159        1745.1840  
                 DFFQBX1               54        2963.5200  
                DFFQQBX1                6         329.2800  
                  DFFQX1              674       32550.4256  
                   FILL1             4237        9301.0624  
                  FILL16              367       12890.2144  
                   FILL2             4686       20573.4144  
                  FILL32             7960      559161.3440  
                   FILL4             2450       21512.9600  
                   FILL8              675       11854.0800  
                   INVX1               39         256.8384  
                  INVX16               27         711.2448  
                   INVX2              258        1699.0848  
                  INVX32               27        1303.9488  
                   INVX4               67         588.3136  
                  MUX2X1               28         614.6560  
                 NAND2X1             4298       47174.8480  
                 NAND3X1              690       10602.8160  
                  NOR2X1              629        6903.9040  
                   OR2X1               88        1159.0656  
                    TIE0                2          17.5616  
                    TIE1                1           8.7808  
                  XOR2X1              103        2713.2672  
# Pads: 79  
    ------------------------------
    IO Cells in Netlist
    ------------------------------
                I/O Name   Instance Count  
              pad_corner                4  
              pad_fill_1               10  
             pad_fill_16                4  
              pad_fill_2                4  
             pad_fill_32                8  
              pad_fill_8               14  
                 pad_gnd                1  
                  pad_in                6  
                 pad_out               27  
                 pad_vdd                1  
# Net: 7975  
# Special Net: 2  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  0  
    # Floating IO  0  
    # IO Connected to Non-IO Inst  0  33  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  0  23919  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  15878  
Average Pins Per Net(Signal): 2.999  

==============================
General Library Information
==============================
# Routing Layers: 6  
# Masterslice Layers: 2  
# Pin Layers: 
    General Caution:
        1) Library have METAL1, METAL2, METAL5 and METAL6 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    METAL6  
    METAL5  
    METAL2  
    METAL1  4  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.900 um  
    Wire Pitch Y  0.900 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.440 um  
    Spacing  0.460 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA56
        ------------------------------
               Vias in VIA56  Default  
                    VIA5WEST      Yes  
                    VIA5EAST      Yes  
                        VIA5      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA45
        ------------------------------
               Vias in VIA45  Default  
                   VIA4SOUTH      Yes  
                   VIA4NORTH      Yes  
                        VIA4      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA34
        ------------------------------
               Vias in VIA34  Default  
                    VIA3WEST      Yes  
                    VIA3EAST      Yes  
                        VIA3      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA23
        ------------------------------
               Vias in VIA23  Default  
                   VIA2SOUTH      Yes  
                   VIA2NORTH      Yes  
                        VIA2      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA12
        ------------------------------
               Vias in VIA12  Default  
                    VIA12_VV      Yes  
                    VIA12_HH      Yes  
                    VIA12_VH      Yes  
                    VIA12_HV      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.230 um  
    Spacing  0.230 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer CONT
        ------------------------------  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 Information
    ------------------------------
    Type  Masterslice  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 InformationLayer POLY1 Information
    ------------------------------
    Type  Masterslice  15  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 0  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the macro section of LEF.
    ------------------------------
    These Layers have antenna info
    ------------------------------
    METAL6  
    VIA56  
    METAL5  
    VIA45  
    METAL4  
    VIA34  
    METAL3  
    VIA23  
    METAL2  
    VIA12  
    METAL1  
    ------------------------------
    These Layers have no antenna info
    ------------------------------
    CONT  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name        Tech Site name  
            pad_fill_005                   pad  
             pad_fill_01                   pad  2  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0  
# No-driven Nets: 24  
    General Caution:
        1) TODO
    No-driven Nets  
    s_top/s/next_state_reg[1]/Q  
    s_top/s/next_state_reg[2]/QN  
    s_top/s/n2  
    s_top/s/n1  
    s_top/s/n2552  
    s_top/s/n2551  
    s_top/sw/count[0]  
    s_top/sw/count[1]  
    s_top/sw/count[2]  
    s_top/sw/count[3]  
    s_top/sw/count[4]  
    s_top/sw/count[5]  
    s_top/sw/reset_out  
    s_top/vga_c/YCount[0]  
    s_top/vga_c/YCount[1]  
    s_top/vga_c/YCount[2]  
    s_top/vga_c/YCount[3]  
    s_top/vga_c/YCount[4]  
    s_top/mem/add_249/CO  
    s_top/mem/mult_249/B[0]  
    s_top/mem/add_244_S2/CO  
    s_top/mem/mult_244_S2/B[0]  
    s_top/mem/N2362  
    s_top/mem/N283  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:       7953           0  
No of Connections:      15999           0  
Total Net Length (X): 9.9979e+04  0.0000e+00  
Total Net Length (Y): 1.0659e+05  0.0000e+00  
Total Net Length: 2.0657e+05  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 
    ------------------------------
    Clocks in Design
    ------------------------------
    *  
    @  
    clk  
    *  
    @  
    clk  6  
# Generated clocks: 0  
# "dont_use" cells from .libs: 0  
# "dont_touch" cells from .libs: 0  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
                  AND2X1  1606  
                  AND2X1  1606  
                 ANTENNA  1606  
                 ANTENNA  1606  
                   BUFX1  1606  
                   BUFX1  1606  
                 DFFQBX1  1606  
                 DFFQBX1  1606  
                DFFQQBX1  1606  
                DFFQQBX1  1606  
                DFFQSRX1  1606  
                DFFQSRX1  1606  
                  DFFQX1  1606  
                  DFFQX1  1606  
                   INVX1  1606  
                   INVX1  1606  
                  INVX16  1606  
                  INVX16  1606  
                   INVX2  1606  
                   INVX2  1606  
                  INVX32  1606  
                  INVX32  1606  
                   INVX4  1606  
                   INVX4  1606  
                   INVX8  1606  
                   INVX8  1606  
                  MUX2X1  1606  
                  MUX2X1  1606  
                 NAND2X1  1606  
                 NAND2X1  1606  
                 NAND3X1  1606  
                 NAND3X1  1606  
                  NOR2X1  1606  
                  NOR2X1  1606  
                   OR2X1  1606  
                   OR2X1  1606  
                    TIE0  1606  
                    TIE0  1606  
                    TIE1  1606  
                    TIE1  1606  
                  XOR2X1  1606  
                  XOR2X1  1606  42  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
                  AND2X1  0.297700  
                  AND2X1  0.297700  
                   BUFX1  0.297700  
                   BUFX1  0.297700  
                 DFFQBX1  0.297700  
                 DFFQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQSRX1  0.297700  
                DFFQSRX1  0.297700  
                  DFFQX1  0.297700  
                  DFFQX1  0.297700  
                   INVX1  0.297700  
                   INVX1  0.297700  
                  INVX16  0.297700  
                  INVX16  0.297700  
                   INVX2  0.297700  
                   INVX2  0.297700  
                  INVX32  0.297700  
                  INVX32  0.297700  
                   INVX4  0.297700  
                   INVX4  0.297700  
                   INVX8  0.297700  
                   INVX8  0.297700  
                  MUX2X1  0.297700  
                  MUX2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND3X1  0.297700  
                 NAND3X1  0.297700  
                  NOR2X1  0.297700  
                  NOR2X1  0.297700  
                   OR2X1  0.297700  
                   OR2X1  0.297700  
                  XOR2X1  0.297700  
                  XOR2X1  0.297700  36  
# Cells in .lib with max_fanout: 0  
SDC max_cap: N/A  
SDC max_tran: N/A  
SDC max_fanout: N/A  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 756566.899 um^2  
Total area of Standard cells(Subtracting Physical Cells): 121273.824 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 1057048.960 um^2  
Total area of Core: 757029.773 um^2  
Total area of Chip: 1858948.960 um^2  
Effective Utilization: 1.0000e+00  
Number of Cell Rows: 246  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 99.939%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 16.020%  
% Pure Gate Density #3 (Subtracting MACROS): 99.939%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 16.020%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 99.939%  
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 16.020%  
% Core Density (Counting Std Cells and MACROs): 99.939%  
% Core Density #2(Subtracting Physical Cells): 16.020%  
% Chip Density (Counting Std Cells and MACROs and IOs): 97.561%  
% Chip Density #2(Subtracting Physical Cells): 63.387%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total METAL1 wire length: 6691.6900 um  
Total METAL2 wire length: 74269.8700 um  
Total METAL3 wire length: 87214.0500 um  
Total METAL4 wire length: 64768.4800 um  
Total METAL5 wire length: 32081.2800 um  
Total METAL6 wire length: 0.0000 um  
Total wire length: 265025.3700 um  
Average wire length/net: 33.2320 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    METAL1  51763.3984  757029.7728  6.8377%  
    METAL2  5910.9600  757029.7728  0.7808%  
    METAL3  194.8800  757029.7728  0.0257%  
    METAL4  0.0000  757029.7728  0.0000%  
    METAL5  0.0000  757029.7728  0.0000%  
    METAL6  0.0000  757029.7728  0.0000%  For more information click here  
