// Seed: 2519202427
module module_0;
  logic id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_9 = -1'h0 == 1;
  logic id_10;
  ;
  assign id_5[id_8] = -1;
endmodule
module module_2 (
    output tri1 id_0,
    output supply0 id_1
);
  wire id_3;
  assign id_3 = id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
