
Sentio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c060  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  0800c170  0800c170  0000d170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c638  0800c638  0000e1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c638  0800c638  0000d638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c640  0800c640  0000e1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c640  0800c640  0000d640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c644  0800c644  0000d644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800c648  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000073c  200001e8  0800c830  0000e1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000924  0800c830  0000e924  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d24  00000000  00000000  0000e211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f79  00000000  00000000  00022f35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f8  00000000  00000000  00026eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f6a  00000000  00000000  000282a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b946  00000000  00000000  00029212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c2d4  00000000  00000000  00044b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094ceb  00000000  00000000  00060e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5b17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068fc  00000000  00000000  000f5b5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000fc458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c158 	.word	0x0800c158

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800c158 	.word	0x0800c158

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	2200      	movs	r2, #0
 8001154:	2300      	movs	r3, #0
 8001156:	4604      	mov	r4, r0
 8001158:	460d      	mov	r5, r1
 800115a:	f7ff fc2f 	bl	80009bc <__aeabi_dcmplt>
 800115e:	b928      	cbnz	r0, 800116c <__aeabi_d2lz+0x1c>
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001168:	f000 b80a 	b.w	8001180 <__aeabi_d2ulz>
 800116c:	4620      	mov	r0, r4
 800116e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001172:	f000 f805 	bl	8001180 <__aeabi_d2ulz>
 8001176:	4240      	negs	r0, r0
 8001178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117c:	bd38      	pop	{r3, r4, r5, pc}
 800117e:	bf00      	nop

08001180 <__aeabi_d2ulz>:
 8001180:	b5d0      	push	{r4, r6, r7, lr}
 8001182:	2200      	movs	r2, #0
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <__aeabi_d2ulz+0x34>)
 8001186:	4606      	mov	r6, r0
 8001188:	460f      	mov	r7, r1
 800118a:	f7ff f9a5 	bl	80004d8 <__aeabi_dmul>
 800118e:	f7ff fc7b 	bl	8000a88 <__aeabi_d2uiz>
 8001192:	4604      	mov	r4, r0
 8001194:	f7ff f926 	bl	80003e4 <__aeabi_ui2d>
 8001198:	2200      	movs	r2, #0
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <__aeabi_d2ulz+0x38>)
 800119c:	f7ff f99c 	bl	80004d8 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4630      	mov	r0, r6
 80011a6:	4639      	mov	r1, r7
 80011a8:	f7fe ffde 	bl	8000168 <__aeabi_dsub>
 80011ac:	f7ff fc6c 	bl	8000a88 <__aeabi_d2uiz>
 80011b0:	4621      	mov	r1, r4
 80011b2:	bdd0      	pop	{r4, r6, r7, pc}
 80011b4:	3df00000 	.word	0x3df00000
 80011b8:	41f00000 	.word	0x41f00000

080011bc <DeviceID_Checksum>:
#define DEVICE_ID_WORDS (sizeof(DeviceIDFlashData) / sizeof(uint16_t))

UserIDConfig g_UserIDConfig = {0};

static uint16_t DeviceID_Checksum(const DeviceIDFlashData *data)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
    return (uint16_t)(data->magic ^ data->version ^ data->id_low ^ data->id_high);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	881a      	ldrh	r2, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	885b      	ldrh	r3, [r3, #2]
 80011cc:	4053      	eors	r3, r2
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	889b      	ldrh	r3, [r3, #4]
 80011d4:	4053      	eors	r3, r2
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	88db      	ldrh	r3, [r3, #6]
 80011dc:	4053      	eors	r3, r2
 80011de:	b29b      	uxth	r3, r3
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr

080011ea <DeviceID_Pack>:

static void DeviceID_Pack(DeviceIDFlashData *data, uint32_t device_id)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
 80011f2:	6039      	str	r1, [r7, #0]
    data->magic = DEVICE_ID_MAGIC;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80011fa:	801a      	strh	r2, [r3, #0]
    data->version = DEVICE_ID_VERSION;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	805a      	strh	r2, [r3, #2]
    data->id_low = (uint16_t)(device_id & 0xFFFFu);
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	b29a      	uxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	809a      	strh	r2, [r3, #4]
    data->id_high = (uint16_t)((device_id >> 16) & 0xFFFFu);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	0c1b      	lsrs	r3, r3, #16
 800120e:	b29a      	uxth	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	80da      	strh	r2, [r3, #6]
    data->checksum = DeviceID_Checksum(data);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ffd1 	bl	80011bc <DeviceID_Checksum>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	811a      	strh	r2, [r3, #8]
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <DeviceID_Unpack>:

static uint8_t DeviceID_Unpack(const DeviceIDFlashData *data, uint32_t *device_id)
{
 800122a:	b590      	push	{r4, r7, lr}
 800122c:	b083      	sub	sp, #12
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	6039      	str	r1, [r7, #0]
    if (data->magic != DEVICE_ID_MAGIC || data->version != DEVICE_ID_VERSION) {
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 800123c:	4293      	cmp	r3, r2
 800123e:	d103      	bne.n	8001248 <DeviceID_Unpack+0x1e>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	885b      	ldrh	r3, [r3, #2]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d001      	beq.n	800124c <DeviceID_Unpack+0x22>
        return 0;
 8001248:	2300      	movs	r3, #0
 800124a:	e012      	b.n	8001272 <DeviceID_Unpack+0x48>
    }

    if (data->checksum != DeviceID_Checksum(data)) {
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	891c      	ldrh	r4, [r3, #8]
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ffb3 	bl	80011bc <DeviceID_Checksum>
 8001256:	4603      	mov	r3, r0
 8001258:	429c      	cmp	r4, r3
 800125a:	d001      	beq.n	8001260 <DeviceID_Unpack+0x36>
        return 0;
 800125c:	2300      	movs	r3, #0
 800125e:	e008      	b.n	8001272 <DeviceID_Unpack+0x48>
    }

    *device_id = ((uint32_t)data->id_high << 16) | data->id_low;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	88db      	ldrh	r3, [r3, #6]
 8001264:	041b      	lsls	r3, r3, #16
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	8892      	ldrh	r2, [r2, #4]
 800126a:	431a      	orrs	r2, r3
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	601a      	str	r2, [r3, #0]
    return 1;
 8001270:	2301      	movs	r3, #1
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	bd90      	pop	{r4, r7, pc}
	...

0800127c <DeviceID_Write>:

void DeviceID_Write(uint32_t device_id)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
    DeviceIDFlashData data;

    DeviceID_Pack(&data, device_id);
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	6879      	ldr	r1, [r7, #4]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ffad 	bl	80011ea <DeviceID_Pack>
    STMFLASH_Write(DEVICE_ID_FLASH_ADDR, (uint16_t *)&data, DEVICE_ID_WORDS);
 8001290:	f107 030c 	add.w	r3, r7, #12
 8001294:	2205      	movs	r2, #5
 8001296:	4619      	mov	r1, r3
 8001298:	4804      	ldr	r0, [pc, #16]	@ (80012ac <DeviceID_Write+0x30>)
 800129a:	f000 ff8d 	bl	80021b8 <STMFLASH_Write>

    g_UserIDConfig.userID = device_id;
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <DeviceID_Write+0x34>)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6013      	str	r3, [r2, #0]
}
 80012a4:	bf00      	nop
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	0800f800 	.word	0x0800f800
 80012b0:	20000204 	.word	0x20000204

080012b4 <DeviceID_Read>:

uint8_t DeviceID_Read(uint32_t *device_id)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    DeviceIDFlashData data;

    if (device_id == NULL) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d101      	bne.n	80012c6 <DeviceID_Read+0x12>
        return 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	e016      	b.n	80012f4 <DeviceID_Read+0x40>
    }

    STMFLASH_Read(DEVICE_ID_FLASH_ADDR, (uint16_t *)&data, DEVICE_ID_WORDS);
 80012c6:	f107 030c 	add.w	r3, r7, #12
 80012ca:	2205      	movs	r2, #5
 80012cc:	4619      	mov	r1, r3
 80012ce:	480b      	ldr	r0, [pc, #44]	@ (80012fc <DeviceID_Read+0x48>)
 80012d0:	f001 f82c 	bl	800232c <STMFLASH_Read>

    if (!DeviceID_Unpack(&data, device_id)) {
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	6879      	ldr	r1, [r7, #4]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff ffa5 	bl	800122a <DeviceID_Unpack>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <DeviceID_Read+0x36>
        return 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	e004      	b.n	80012f4 <DeviceID_Read+0x40>
    }

    g_UserIDConfig.userID = *device_id;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <DeviceID_Read+0x4c>)
 80012f0:	6013      	str	r3, [r2, #0]
    return 1;
 80012f2:	2301      	movs	r3, #1
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	0800f800 	.word	0x0800f800
 8001300:	20000204 	.word	0x20000204

08001304 <MQ136_ReadAO>:
// Created by ROG on 2025/12/1.
//
#include "MQ-136.h"
#include "adc.h"
#include <math.h>
float MQ136_ReadAO(uint32_t adc_val) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]

    float voltage = 0.0f;
 800130c:	f04f 0300 	mov.w	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]

    // 3.3V
    voltage = (adc_val * 3.3f) / 4095.0f;
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff fcde 	bl	8000cd4 <__aeabi_ui2f>
 8001318:	4603      	mov	r3, r0
 800131a:	4908      	ldr	r1, [pc, #32]	@ (800133c <MQ136_ReadAO+0x38>)
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fd31 	bl	8000d84 <__aeabi_fmul>
 8001322:	4603      	mov	r3, r0
 8001324:	4906      	ldr	r1, [pc, #24]	@ (8001340 <MQ136_ReadAO+0x3c>)
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fde0 	bl	8000eec <__aeabi_fdiv>
 800132c:	4603      	mov	r3, r0
 800132e:	60fb      	str	r3, [r7, #12]

    return voltage;
 8001330:	68fb      	ldr	r3, [r7, #12]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40533333 	.word	0x40533333
 8001340:	457ff000 	.word	0x457ff000

08001344 <MQ136_ReadPPM>:
uint8_t MQ136_ReadDO(void) {
    // PC15GPIO_PinState01
    return HAL_GPIO_ReadPin(MQ136_DO_PORT, MQ136_DO_PIN);
}

float MQ136_ReadPPM(float mq136_voltage) {
 8001344:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001348:	b086      	sub	sp, #24
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
    // MQ-136
    float v0 = 0.32f; // ~0ppm
 800134e:	4b2c      	ldr	r3, [pc, #176]	@ (8001400 <MQ136_ReadPPM+0xbc>)
 8001350:	613b      	str	r3, [r7, #16]
    float a = 1000.0f; // A
 8001352:	4b2c      	ldr	r3, [pc, #176]	@ (8001404 <MQ136_ReadPPM+0xc0>)
 8001354:	60fb      	str	r3, [r7, #12]
    float b = -3.0f;   // B
 8001356:	4b2c      	ldr	r3, [pc, #176]	@ (8001408 <MQ136_ReadPPM+0xc4>)
 8001358:	60bb      	str	r3, [r7, #8]
    float ppm = 0.0f;
 800135a:	f04f 0300 	mov.w	r3, #0
 800135e:	617b      	str	r3, [r7, #20]

    // MQ-136ppm = A * (Vout/V0)^B
    if (mq136_voltage > 0 && v0 > 0) {
 8001360:	f04f 0100 	mov.w	r1, #0
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fec9 	bl	80010fc <__aeabi_fcmpgt>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d02d      	beq.n	80013cc <MQ136_ReadPPM+0x88>
 8001370:	f04f 0100 	mov.w	r1, #0
 8001374:	6938      	ldr	r0, [r7, #16]
 8001376:	f7ff fec1 	bl	80010fc <__aeabi_fcmpgt>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d025      	beq.n	80013cc <MQ136_ReadPPM+0x88>
        ppm = a * pow((mq136_voltage / v0), b);
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	f7ff f851 	bl	8000428 <__aeabi_f2d>
 8001386:	4604      	mov	r4, r0
 8001388:	460d      	mov	r5, r1
 800138a:	6939      	ldr	r1, [r7, #16]
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff fdad 	bl	8000eec <__aeabi_fdiv>
 8001392:	4603      	mov	r3, r0
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff f847 	bl	8000428 <__aeabi_f2d>
 800139a:	4680      	mov	r8, r0
 800139c:	4689      	mov	r9, r1
 800139e:	68b8      	ldr	r0, [r7, #8]
 80013a0:	f7ff f842 	bl	8000428 <__aeabi_f2d>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	4640      	mov	r0, r8
 80013aa:	4649      	mov	r1, r9
 80013ac:	f009 ffc6 	bl	800b33c <pow>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4620      	mov	r0, r4
 80013b6:	4629      	mov	r1, r5
 80013b8:	f7ff f88e 	bl	80004d8 <__aeabi_dmul>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4610      	mov	r0, r2
 80013c2:	4619      	mov	r1, r3
 80013c4:	f7ff fb80 	bl	8000ac8 <__aeabi_d2f>
 80013c8:	4603      	mov	r3, r0
 80013ca:	617b      	str	r3, [r7, #20]
    }

    // 0-500ppm
    if (ppm < 0) ppm = 0;
 80013cc:	f04f 0100 	mov.w	r1, #0
 80013d0:	6978      	ldr	r0, [r7, #20]
 80013d2:	f7ff fe75 	bl	80010c0 <__aeabi_fcmplt>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d002      	beq.n	80013e2 <MQ136_ReadPPM+0x9e>
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
    if (ppm > 500) ppm = 500;
 80013e2:	490a      	ldr	r1, [pc, #40]	@ (800140c <MQ136_ReadPPM+0xc8>)
 80013e4:	6978      	ldr	r0, [r7, #20]
 80013e6:	f7ff fe89 	bl	80010fc <__aeabi_fcmpgt>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MQ136_ReadPPM+0xb0>
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <MQ136_ReadPPM+0xc8>)
 80013f2:	617b      	str	r3, [r7, #20]

    return ppm;
 80013f4:	697b      	ldr	r3, [r7, #20]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001400:	3ea3d70a 	.word	0x3ea3d70a
 8001404:	447a0000 	.word	0x447a0000
 8001408:	c0400000 	.word	0xc0400000
 800140c:	43fa0000 	.word	0x43fa0000

08001410 <MQ4_ReadAO>:

/**
 * @brief MQ-4 AO
 * @return V
 */
float MQ4_ReadAO(uint32_t adc_val) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]

    float voltage = 0.0f;
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]

    // 3.3V
    voltage = (adc_val * 3.3f) / 4095.0f;
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff fc58 	bl	8000cd4 <__aeabi_ui2f>
 8001424:	4603      	mov	r3, r0
 8001426:	4908      	ldr	r1, [pc, #32]	@ (8001448 <MQ4_ReadAO+0x38>)
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff fcab 	bl	8000d84 <__aeabi_fmul>
 800142e:	4603      	mov	r3, r0
 8001430:	4906      	ldr	r1, [pc, #24]	@ (800144c <MQ4_ReadAO+0x3c>)
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fd5a 	bl	8000eec <__aeabi_fdiv>
 8001438:	4603      	mov	r3, r0
 800143a:	60fb      	str	r3, [r7, #12]

    return voltage;
 800143c:	68fb      	ldr	r3, [r7, #12]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40533333 	.word	0x40533333
 800144c:	457ff000 	.word	0x457ff000

08001450 <MQ4_ReadPPM>:
uint8_t MQ4_ReadDO(void) {
    // PC15GPIO_PinState01
    return HAL_GPIO_ReadPin(MQ4_DO_PORT, MQ4_DO_PIN);
}

float MQ4_ReadPPM(float mq4_voltage) {
 8001450:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001454:	b086      	sub	sp, #24
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
    // MQ-4
    float v0 = 0.40f; // ~0ppm
 800145a:	4b2c      	ldr	r3, [pc, #176]	@ (800150c <MQ4_ReadPPM+0xbc>)
 800145c:	613b      	str	r3, [r7, #16]
    float a = 6000.0f; // A
 800145e:	4b2c      	ldr	r3, [pc, #176]	@ (8001510 <MQ4_ReadPPM+0xc0>)
 8001460:	60fb      	str	r3, [r7, #12]
    float b = -2.5f;   // B
 8001462:	4b2c      	ldr	r3, [pc, #176]	@ (8001514 <MQ4_ReadPPM+0xc4>)
 8001464:	60bb      	str	r3, [r7, #8]
    float ppm = 0.0f;
 8001466:	f04f 0300 	mov.w	r3, #0
 800146a:	617b      	str	r3, [r7, #20]

    // MQ-4ppm = A * (Vout/V0)^B
    if (mq4_voltage > 0 && v0 > 0) {
 800146c:	f04f 0100 	mov.w	r1, #0
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff fe43 	bl	80010fc <__aeabi_fcmpgt>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d02d      	beq.n	80014d8 <MQ4_ReadPPM+0x88>
 800147c:	f04f 0100 	mov.w	r1, #0
 8001480:	6938      	ldr	r0, [r7, #16]
 8001482:	f7ff fe3b 	bl	80010fc <__aeabi_fcmpgt>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d025      	beq.n	80014d8 <MQ4_ReadPPM+0x88>
        ppm = a * pow((mq4_voltage / v0), b);
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f7fe ffcb 	bl	8000428 <__aeabi_f2d>
 8001492:	4604      	mov	r4, r0
 8001494:	460d      	mov	r5, r1
 8001496:	6939      	ldr	r1, [r7, #16]
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f7ff fd27 	bl	8000eec <__aeabi_fdiv>
 800149e:	4603      	mov	r3, r0
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7fe ffc1 	bl	8000428 <__aeabi_f2d>
 80014a6:	4680      	mov	r8, r0
 80014a8:	4689      	mov	r9, r1
 80014aa:	68b8      	ldr	r0, [r7, #8]
 80014ac:	f7fe ffbc 	bl	8000428 <__aeabi_f2d>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4640      	mov	r0, r8
 80014b6:	4649      	mov	r1, r9
 80014b8:	f009 ff40 	bl	800b33c <pow>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4620      	mov	r0, r4
 80014c2:	4629      	mov	r1, r5
 80014c4:	f7ff f808 	bl	80004d8 <__aeabi_dmul>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4610      	mov	r0, r2
 80014ce:	4619      	mov	r1, r3
 80014d0:	f7ff fafa 	bl	8000ac8 <__aeabi_d2f>
 80014d4:	4603      	mov	r3, r0
 80014d6:	617b      	str	r3, [r7, #20]
    }

    // 0-10000ppm
    if (ppm < 0) ppm = 0;
 80014d8:	f04f 0100 	mov.w	r1, #0
 80014dc:	6978      	ldr	r0, [r7, #20]
 80014de:	f7ff fdef 	bl	80010c0 <__aeabi_fcmplt>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d002      	beq.n	80014ee <MQ4_ReadPPM+0x9e>
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
    if (ppm > 10000) ppm = 10000;
 80014ee:	490a      	ldr	r1, [pc, #40]	@ (8001518 <MQ4_ReadPPM+0xc8>)
 80014f0:	6978      	ldr	r0, [r7, #20]
 80014f2:	f7ff fe03 	bl	80010fc <__aeabi_fcmpgt>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MQ4_ReadPPM+0xb0>
 80014fc:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <MQ4_ReadPPM+0xc8>)
 80014fe:	617b      	str	r3, [r7, #20]

    return ppm;
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	4618      	mov	r0, r3
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800150c:	3ecccccd 	.word	0x3ecccccd
 8001510:	45bb8000 	.word	0x45bb8000
 8001514:	c0200000 	.word	0xc0200000
 8001518:	461c4000 	.word	0x461c4000

0800151c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800152c:	4b2e      	ldr	r3, [pc, #184]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 800152e:	4a2f      	ldr	r2, [pc, #188]	@ (80015ec <MX_ADC1_Init+0xd0>)
 8001530:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001532:	4b2d      	ldr	r3, [pc, #180]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 8001534:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001538:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800153a:	4b2b      	ldr	r3, [pc, #172]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 800153c:	2201      	movs	r2, #1
 800153e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001540:	4b29      	ldr	r3, [pc, #164]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 8001542:	2200      	movs	r2, #0
 8001544:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001546:	4b28      	ldr	r3, [pc, #160]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 8001548:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800154c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800154e:	4b26      	ldr	r3, [pc, #152]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 8001550:	2200      	movs	r2, #0
 8001552:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001554:	4b24      	ldr	r3, [pc, #144]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 8001556:	2204      	movs	r2, #4
 8001558:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800155a:	4823      	ldr	r0, [pc, #140]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 800155c:	f001 f9dc 	bl	8002918 <HAL_ADC_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001566:	f000 fd72 	bl	800204e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800156a:	2301      	movs	r3, #1
 800156c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800156e:	2301      	movs	r3, #1
 8001570:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8001572:	2306      	movs	r3, #6
 8001574:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	4619      	mov	r1, r3
 800157a:	481b      	ldr	r0, [pc, #108]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 800157c:	f001 fb9e 	bl	8002cbc <HAL_ADC_ConfigChannel>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001586:	f000 fd62 	bl	800204e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800158a:	2302      	movs	r3, #2
 800158c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800158e:	2302      	movs	r3, #2
 8001590:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	4619      	mov	r1, r3
 8001596:	4814      	ldr	r0, [pc, #80]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 8001598:	f001 fb90 	bl	8002cbc <HAL_ADC_ConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80015a2:	f000 fd54 	bl	800204e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80015a6:	2311      	movs	r3, #17
 80015a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015aa:	2303      	movs	r3, #3
 80015ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	4619      	mov	r1, r3
 80015b2:	480d      	ldr	r0, [pc, #52]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 80015b4:	f001 fb82 	bl	8002cbc <HAL_ADC_ConfigChannel>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80015be:	f000 fd46 	bl	800204e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80015c2:	2310      	movs	r3, #16
 80015c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80015c6:	2304      	movs	r3, #4
 80015c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	4619      	mov	r1, r3
 80015ce:	4806      	ldr	r0, [pc, #24]	@ (80015e8 <MX_ADC1_Init+0xcc>)
 80015d0:	f001 fb74 	bl	8002cbc <HAL_ADC_ConfigChannel>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80015da:	f000 fd38 	bl	800204e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015de:	bf00      	nop
 80015e0:	3710      	adds	r7, #16
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000208 	.word	0x20000208
 80015ec:	40012400 	.word	0x40012400

080015f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 0310 	add.w	r3, r7, #16
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a28      	ldr	r2, [pc, #160]	@ (80016ac <HAL_ADC_MspInit+0xbc>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d149      	bne.n	80016a4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001610:	4b27      	ldr	r3, [pc, #156]	@ (80016b0 <HAL_ADC_MspInit+0xc0>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	4a26      	ldr	r2, [pc, #152]	@ (80016b0 <HAL_ADC_MspInit+0xc0>)
 8001616:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800161a:	6193      	str	r3, [r2, #24]
 800161c:	4b24      	ldr	r3, [pc, #144]	@ (80016b0 <HAL_ADC_MspInit+0xc0>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001628:	4b21      	ldr	r3, [pc, #132]	@ (80016b0 <HAL_ADC_MspInit+0xc0>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	4a20      	ldr	r2, [pc, #128]	@ (80016b0 <HAL_ADC_MspInit+0xc0>)
 800162e:	f043 0304 	orr.w	r3, r3, #4
 8001632:	6193      	str	r3, [r2, #24]
 8001634:	4b1e      	ldr	r3, [pc, #120]	@ (80016b0 <HAL_ADC_MspInit+0xc0>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001640:	2306      	movs	r3, #6
 8001642:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001644:	2303      	movs	r3, #3
 8001646:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001648:	f107 0310 	add.w	r3, r7, #16
 800164c:	4619      	mov	r1, r3
 800164e:	4819      	ldr	r0, [pc, #100]	@ (80016b4 <HAL_ADC_MspInit+0xc4>)
 8001650:	f002 fa30 	bl	8003ab4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001654:	4b18      	ldr	r3, [pc, #96]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 8001656:	4a19      	ldr	r2, [pc, #100]	@ (80016bc <HAL_ADC_MspInit+0xcc>)
 8001658:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800165a:	4b17      	ldr	r3, [pc, #92]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 800165c:	2200      	movs	r2, #0
 800165e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001660:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001666:	4b14      	ldr	r3, [pc, #80]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 8001668:	2280      	movs	r2, #128	@ 0x80
 800166a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800166c:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 800166e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001672:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001674:	4b10      	ldr	r3, [pc, #64]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 8001676:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800167a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800167c:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 800167e:	2220      	movs	r2, #32
 8001680:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 8001684:	2200      	movs	r2, #0
 8001686:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001688:	480b      	ldr	r0, [pc, #44]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 800168a:	f001 fecd 	bl	8003428 <HAL_DMA_Init>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001694:	f000 fcdb 	bl	800204e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a07      	ldr	r2, [pc, #28]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 800169c:	621a      	str	r2, [r3, #32]
 800169e:	4a06      	ldr	r2, [pc, #24]	@ (80016b8 <HAL_ADC_MspInit+0xc8>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80016a4:	bf00      	nop
 80016a6:	3720      	adds	r7, #32
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40012400 	.word	0x40012400
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40010800 	.word	0x40010800
 80016b8:	20000238 	.word	0x20000238
 80016bc:	40020008 	.word	0x40020008

080016c0 <AHT20_Send>:
 * @param data 
 * @param len 
 * @return void
 * @note  
 */
void AHT20_Send(uint8_t *data, uint8_t len) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, data, len, HAL_MAX_DELAY);
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	f04f 32ff 	mov.w	r2, #4294967295
 80016d4:	9200      	str	r2, [sp, #0]
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	2170      	movs	r1, #112	@ 0x70
 80016da:	4803      	ldr	r0, [pc, #12]	@ (80016e8 <AHT20_Send+0x28>)
 80016dc:	f002 fce2 	bl	80040a4 <HAL_I2C_Master_Transmit>
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000290 	.word	0x20000290

080016ec <AHT20_Receive>:
 * @param data 
 * @param len 
 * @return void
 * @note  
 */
void AHT20_Receive(uint8_t *data, uint8_t len) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af02      	add	r7, sp, #8
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	460b      	mov	r3, r1
 80016f6:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, data, len, HAL_MAX_DELAY);
 80016f8:	78fb      	ldrb	r3, [r7, #3]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001700:	9200      	str	r2, [sp, #0]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	2170      	movs	r1, #112	@ 0x70
 8001706:	4803      	ldr	r0, [pc, #12]	@ (8001714 <AHT20_Receive+0x28>)
 8001708:	f002 fdca 	bl	80042a0 <HAL_I2C_Master_Receive>
}
 800170c:	bf00      	nop
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000290 	.word	0x20000290

08001718 <AHT20_Init>:

/**
 * @brief AHT20
 */
void AHT20_Init() {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
  uint8_t readBuffer;
  HAL_Delay(40);
 800171e:	2028      	movs	r0, #40	@ 0x28
 8001720:	f001 f8d6 	bl	80028d0 <HAL_Delay>
  AHT20_Receive(&readBuffer, 1);
 8001724:	1dfb      	adds	r3, r7, #7
 8001726:	2101      	movs	r1, #1
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ffdf 	bl	80016ec <AHT20_Receive>
  if ((readBuffer & 0x08) == 0x00) {
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	f003 0308 	and.w	r3, r3, #8
 8001734:	2b00      	cmp	r3, #0
 8001736:	d10c      	bne.n	8001752 <AHT20_Init+0x3a>
    uint8_t sendBuffer[3] = {0xBE, 0x08, 0x00};
 8001738:	4a08      	ldr	r2, [pc, #32]	@ (800175c <AHT20_Init+0x44>)
 800173a:	1d3b      	adds	r3, r7, #4
 800173c:	6812      	ldr	r2, [r2, #0]
 800173e:	4611      	mov	r1, r2
 8001740:	8019      	strh	r1, [r3, #0]
 8001742:	3302      	adds	r3, #2
 8001744:	0c12      	lsrs	r2, r2, #16
 8001746:	701a      	strb	r2, [r3, #0]
    AHT20_Send(sendBuffer, 3);
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	2103      	movs	r1, #3
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff ffb7 	bl	80016c0 <AHT20_Send>
  }
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	0800c170 	.word	0x0800c170

08001760 <AHT20_Measure>:

/**
 * @brief AHT20
 * @note AHT20_Temperature()AHT20_Humidity()
 */
void AHT20_Measure() {
 8001760:	b580      	push	{r7, lr}
 8001762:	b088      	sub	sp, #32
 8001764:	af00      	add	r7, sp, #0
  uint8_t sendBuffer[3] = {0xAC, 0x33, 0x00};
 8001766:	4a2d      	ldr	r2, [pc, #180]	@ (800181c <AHT20_Measure+0xbc>)
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	6812      	ldr	r2, [r2, #0]
 800176e:	4611      	mov	r1, r2
 8001770:	8019      	strh	r1, [r3, #0]
 8001772:	3302      	adds	r3, #2
 8001774:	0c12      	lsrs	r2, r2, #16
 8001776:	701a      	strb	r2, [r3, #0]
  uint8_t readBuffer[6];
  AHT20_Send(sendBuffer, 3);
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	2103      	movs	r1, #3
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff ff9e 	bl	80016c0 <AHT20_Send>
  HAL_Delay(75);
 8001784:	204b      	movs	r0, #75	@ 0x4b
 8001786:	f001 f8a3 	bl	80028d0 <HAL_Delay>
  AHT20_Receive(readBuffer, 6);
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	2106      	movs	r1, #6
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff ffac 	bl	80016ec <AHT20_Receive>

  if ((readBuffer[0] & 0x80) == 0x00) {
 8001794:	793b      	ldrb	r3, [r7, #4]
 8001796:	b25b      	sxtb	r3, r3
 8001798:	2b00      	cmp	r3, #0
 800179a:	db3a      	blt.n	8001812 <AHT20_Measure+0xb2>
    float humi, temp;
    #ifdef __CMSIS_GCC_H //__REV()cmsis_gcc.h
    humi = (__REV(*(uint32_t*)readBuffer) & 0x00fffff0) >> 4;
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	613b      	str	r3, [r7, #16]
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	ba1b      	rev	r3, r3
 80017a6:	091b      	lsrs	r3, r3, #4
 80017a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fa91 	bl	8000cd4 <__aeabi_ui2f>
 80017b2:	4603      	mov	r3, r0
 80017b4:	61fb      	str	r3, [r7, #28]
    temp = __REV(*(uint32_t*)(readBuffer+2)) & 0x000fffff;
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	3302      	adds	r3, #2
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	617b      	str	r3, [r7, #20]
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	ba1b      	rev	r3, r3
 80017c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff fa84 	bl	8000cd4 <__aeabi_ui2f>
 80017cc:	4603      	mov	r3, r0
 80017ce:	61bb      	str	r3, [r7, #24]
    #else
    humi = ((uint32_t)readBuffer[3] >> 4) + ((uint32_t)readBuffer[2] << 4) + ((uint32_t)readBuffer[1] << 12);
    temp = (((uint32_t)readBuffer[3] & 0x0F) << 16) + (((uint32_t)readBuffer[4]) << 8) + (uint32_t)readBuffer[5];
    #endif
    Humidity = humi * 100 / (1 << 20);
 80017d0:	4913      	ldr	r1, [pc, #76]	@ (8001820 <AHT20_Measure+0xc0>)
 80017d2:	69f8      	ldr	r0, [r7, #28]
 80017d4:	f7ff fad6 	bl	8000d84 <__aeabi_fmul>
 80017d8:	4603      	mov	r3, r0
 80017da:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fb84 	bl	8000eec <__aeabi_fdiv>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001824 <AHT20_Measure+0xc4>)
 80017ea:	601a      	str	r2, [r3, #0]
    Temperature = temp * 200 / (1 << 20) - 50;
 80017ec:	490e      	ldr	r1, [pc, #56]	@ (8001828 <AHT20_Measure+0xc8>)
 80017ee:	69b8      	ldr	r0, [r7, #24]
 80017f0:	f7ff fac8 	bl	8000d84 <__aeabi_fmul>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fb76 	bl	8000eec <__aeabi_fdiv>
 8001800:	4603      	mov	r3, r0
 8001802:	490a      	ldr	r1, [pc, #40]	@ (800182c <AHT20_Measure+0xcc>)
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff f9b3 	bl	8000b70 <__aeabi_fsub>
 800180a:	4603      	mov	r3, r0
 800180c:	461a      	mov	r2, r3
 800180e:	4b08      	ldr	r3, [pc, #32]	@ (8001830 <AHT20_Measure+0xd0>)
 8001810:	601a      	str	r2, [r3, #0]
  }
}
 8001812:	bf00      	nop
 8001814:	3720      	adds	r7, #32
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	0800c174 	.word	0x0800c174
 8001820:	42c80000 	.word	0x42c80000
 8001824:	20000280 	.word	0x20000280
 8001828:	43480000 	.word	0x43480000
 800182c:	42480000 	.word	0x42480000
 8001830:	2000027c 	.word	0x2000027c

08001834 <AHT20_Temperature>:

/**
 * @brief 
 */
float AHT20_Temperature() {
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  return Temperature;
 8001838:	4b02      	ldr	r3, [pc, #8]	@ (8001844 <AHT20_Temperature+0x10>)
 800183a:	681b      	ldr	r3, [r3, #0]
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	2000027c 	.word	0x2000027c

08001848 <AHT20_Humidity>:

/**
 * @brief 
 */
float AHT20_Humidity() {
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return Humidity;
 800184c:	4b02      	ldr	r3, [pc, #8]	@ (8001858 <AHT20_Humidity+0x10>)
 800184e:	681b      	ldr	r3, [r3, #0]
}
 8001850:	4618      	mov	r0, r3
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	20000280 	.word	0x20000280

0800185c <Buzzer_On>:
// Created by ROG on 2025/12/2.
//
#include "buzzer.h"
#include "stm32f1xx_hal.h"

void Buzzer_On(int8_t times) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8001866:	2201      	movs	r2, #1
 8001868:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800186c:	4808      	ldr	r0, [pc, #32]	@ (8001890 <Buzzer_On+0x34>)
 800186e:	f002 fabc 	bl	8003dea <HAL_GPIO_WritePin>
    HAL_Delay(times);
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	4618      	mov	r0, r3
 8001878:	f001 f82a 	bl	80028d0 <HAL_Delay>
    HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001882:	4803      	ldr	r0, [pc, #12]	@ (8001890 <Buzzer_On+0x34>)
 8001884:	f002 fab1 	bl	8003dea <HAL_GPIO_WritePin>
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40010c00 	.word	0x40010c00

08001894 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800189a:	4b0c      	ldr	r3, [pc, #48]	@ (80018cc <MX_DMA_Init+0x38>)
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	4a0b      	ldr	r2, [pc, #44]	@ (80018cc <MX_DMA_Init+0x38>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	6153      	str	r3, [r2, #20]
 80018a6:	4b09      	ldr	r3, [pc, #36]	@ (80018cc <MX_DMA_Init+0x38>)
 80018a8:	695b      	ldr	r3, [r3, #20]
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018b2:	2200      	movs	r2, #0
 80018b4:	2100      	movs	r1, #0
 80018b6:	200b      	movs	r0, #11
 80018b8:	f001 fd7f 	bl	80033ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80018bc:	200b      	movs	r0, #11
 80018be:	f001 fd98 	bl	80033f2 <HAL_NVIC_EnableIRQ>

}
 80018c2:	bf00      	nop
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40021000 	.word	0x40021000

080018d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b088      	sub	sp, #32
 80018d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d6:	f107 0310 	add.w	r3, r7, #16
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	609a      	str	r2, [r3, #8]
 80018e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018e4:	4b34      	ldr	r3, [pc, #208]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	4a33      	ldr	r2, [pc, #204]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 80018ea:	f043 0320 	orr.w	r3, r3, #32
 80018ee:	6193      	str	r3, [r2, #24]
 80018f0:	4b31      	ldr	r3, [pc, #196]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	f003 0320 	and.w	r3, r3, #32
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fc:	4b2e      	ldr	r3, [pc, #184]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	4a2d      	ldr	r2, [pc, #180]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	6193      	str	r3, [r2, #24]
 8001908:	4b2b      	ldr	r3, [pc, #172]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	60bb      	str	r3, [r7, #8]
 8001912:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001914:	4b28      	ldr	r3, [pc, #160]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a27      	ldr	r2, [pc, #156]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 800191a:	f043 0308 	orr.w	r3, r3, #8
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b25      	ldr	r3, [pc, #148]	@ (80019b8 <MX_GPIO_Init+0xe8>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f003 0308 	and.w	r3, r3, #8
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 800192c:	2200      	movs	r2, #0
 800192e:	f240 2102 	movw	r1, #514	@ 0x202
 8001932:	4822      	ldr	r0, [pc, #136]	@ (80019bc <MX_GPIO_Init+0xec>)
 8001934:	f002 fa59 	bl	8003dea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800193e:	4820      	ldr	r0, [pc, #128]	@ (80019c0 <MX_GPIO_Init+0xf0>)
 8001940:	f002 fa53 	bl	8003dea <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001944:	2318      	movs	r3, #24
 8001946:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	4619      	mov	r1, r3
 8001956:	481a      	ldr	r0, [pc, #104]	@ (80019c0 <MX_GPIO_Init+0xf0>)
 8001958:	f002 f8ac 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUX_Pin */
  GPIO_InitStruct.Pin = AUX_Pin;
 800195c:	2301      	movs	r3, #1
 800195e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(AUX_GPIO_Port, &GPIO_InitStruct);
 8001968:	f107 0310 	add.w	r3, r7, #16
 800196c:	4619      	mov	r1, r3
 800196e:	4813      	ldr	r0, [pc, #76]	@ (80019bc <MX_GPIO_Init+0xec>)
 8001970:	f002 f8a0 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_Pin PB9 */
  GPIO_InitStruct.Pin = EN_Pin|GPIO_PIN_9;
 8001974:	f240 2302 	movw	r3, #514	@ 0x202
 8001978:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197a:	2301      	movs	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	2302      	movs	r3, #2
 8001984:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001986:	f107 0310 	add.w	r3, r7, #16
 800198a:	4619      	mov	r1, r3
 800198c:	480b      	ldr	r0, [pc, #44]	@ (80019bc <MX_GPIO_Init+0xec>)
 800198e:	f002 f891 	bl	8003ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8001992:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001996:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001998:	2301      	movs	r3, #1
 800199a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a0:	2302      	movs	r3, #2
 80019a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 80019a4:	f107 0310 	add.w	r3, r7, #16
 80019a8:	4619      	mov	r1, r3
 80019aa:	4805      	ldr	r0, [pc, #20]	@ (80019c0 <MX_GPIO_Init+0xf0>)
 80019ac:	f002 f882 	bl	8003ab4 <HAL_GPIO_Init>

}
 80019b0:	bf00      	nop
 80019b2:	3720      	adds	r7, #32
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40010c00 	.word	0x40010c00
 80019c0:	40010800 	.word	0x40010800

080019c4 <HCSR04_Init>:
volatile int downedge = 0;
volatile float distance = 0.0f;

/* / */
void HCSR04_Init(TIM_HandleTypeDef *htim, uint32_t ch_rise, uint32_t ch_fall)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
    // NULL
    if (htim == NULL) {
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d102      	bne.n	80019dc <HCSR04_Init+0x18>
        Error_Handler();  // 
 80019d6:	f000 fb3a 	bl	800204e <Error_Handler>
        return;
 80019da:	e00a      	b.n	80019f2 <HCSR04_Init+0x2e>
    }

    /* / */
    HAL_TIM_Base_Start(htim);
 80019dc:	68f8      	ldr	r0, [r7, #12]
 80019de:	f004 f81d 	bl	8005a1c <HAL_TIM_Base_Start>
    HAL_TIM_IC_Start_IT(htim, ch_rise);
 80019e2:	68b9      	ldr	r1, [r7, #8]
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f004 f8bb 	bl	8005b60 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(htim, ch_fall);
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f004 f8b7 	bl	8005b60 <HAL_TIM_IC_Start_IT>
}
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <HCSR04_GetDistance>:

/* 1us */
void HCSR04_GetDistance(TIM_HandleTypeDef *htim)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    // NULL
    if (htim == NULL) {
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d104      	bne.n	8001a10 <HCSR04_GetDistance+0x18>
        distance = -2.0f;  // 
 8001a06:	4b37      	ldr	r3, [pc, #220]	@ (8001ae4 <HCSR04_GetDistance+0xec>)
 8001a08:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8001a0c:	601a      	str	r2, [r3, #0]
        return;
 8001a0e:	e066      	b.n	8001ade <HCSR04_GetDistance+0xe6>
    }

    upedge = 0;
 8001a10:	4b35      	ldr	r3, [pc, #212]	@ (8001ae8 <HCSR04_GetDistance+0xf0>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
    downedge = 0;
 8001a16:	4b35      	ldr	r3, [pc, #212]	@ (8001aec <HCSR04_GetDistance+0xf4>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]

    /*  */
    __HAL_TIM_SET_COUNTER(htim, 0);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2200      	movs	r2, #0
 8001a22:	625a      	str	r2, [r3, #36]	@ 0x24

    /* 10us1ms */
    HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a2a:	4831      	ldr	r0, [pc, #196]	@ (8001af0 <HCSR04_GetDistance+0xf8>)
 8001a2c:	f002 f9dd 	bl	8003dea <HAL_GPIO_WritePin>
    // delay_us(10)HAL_Delay
    HAL_Delay(1);  //
 8001a30:	2001      	movs	r0, #1
 8001a32:	f000 ff4d 	bl	80028d0 <HAL_Delay>
    HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8001a36:	2200      	movs	r2, #0
 8001a38:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a3c:	482c      	ldr	r0, [pc, #176]	@ (8001af0 <HCSR04_GetDistance+0xf8>)
 8001a3e:	f002 f9d4 	bl	8003dea <HAL_GPIO_WritePin>

    /* 100ms */
    uint32_t start = HAL_GetTick();
 8001a42:	f000 ff3b 	bl	80028bc <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]
    while (upedge == 0 && (HAL_GetTick() - start) < 100) { }
 8001a48:	bf00      	nop
 8001a4a:	4b27      	ldr	r3, [pc, #156]	@ (8001ae8 <HCSR04_GetDistance+0xf0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d106      	bne.n	8001a60 <HCSR04_GetDistance+0x68>
 8001a52:	f000 ff33 	bl	80028bc <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	2b63      	cmp	r3, #99	@ 0x63
 8001a5e:	d9f4      	bls.n	8001a4a <HCSR04_GetDistance+0x52>
    start = HAL_GetTick();
 8001a60:	f000 ff2c 	bl	80028bc <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]
    while (downedge == 0 && (HAL_GetTick() - start) < 100) { }
 8001a66:	bf00      	nop
 8001a68:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <HCSR04_GetDistance+0xf4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d106      	bne.n	8001a7e <HCSR04_GetDistance+0x86>
 8001a70:	f000 ff24 	bl	80028bc <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b63      	cmp	r3, #99	@ 0x63
 8001a7c:	d9f4      	bls.n	8001a68 <HCSR04_GetDistance+0x70>

    if (upedge != 0 && downedge != 0)
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <HCSR04_GetDistance+0xf0>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d028      	beq.n	8001ad8 <HCSR04_GetDistance+0xe0>
 8001a86:	4b19      	ldr	r3, [pc, #100]	@ (8001aec <HCSR04_GetDistance+0xf4>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d024      	beq.n	8001ad8 <HCSR04_GetDistance+0xe0>
    {
        int32_t diff = downedge - upedge;
 8001a8e:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <HCSR04_GetDistance+0xf4>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <HCSR04_GetDistance+0xf0>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	617b      	str	r3, [r7, #20]
        /*  */
        uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa0:	60fb      	str	r3, [r7, #12]
        if (diff < 0) diff += (int32_t)arr + 1;
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	da04      	bge.n	8001ab2 <HCSR04_GetDistance+0xba>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	4413      	add	r3, r2
 8001ab0:	617b      	str	r3, [r7, #20]

        /* 1usdistance_cm = (pulse_us * 0.034) / 2 */
        distance = ((float)diff * 0.034f) / 2.0f;
 8001ab2:	6978      	ldr	r0, [r7, #20]
 8001ab4:	f7ff f912 	bl	8000cdc <__aeabi_i2f>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	490e      	ldr	r1, [pc, #56]	@ (8001af4 <HCSR04_GetDistance+0xfc>)
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff f961 	bl	8000d84 <__aeabi_fmul>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fa0f 	bl	8000eec <__aeabi_fdiv>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b04      	ldr	r3, [pc, #16]	@ (8001ae4 <HCSR04_GetDistance+0xec>)
 8001ad4:	601a      	str	r2, [r3, #0]
    {
 8001ad6:	e002      	b.n	8001ade <HCSR04_GetDistance+0xe6>
    }
    else
    {
        distance = -1.0f; /*  */
 8001ad8:	4b02      	ldr	r3, [pc, #8]	@ (8001ae4 <HCSR04_GetDistance+0xec>)
 8001ada:	4a07      	ldr	r2, [pc, #28]	@ (8001af8 <HCSR04_GetDistance+0x100>)
 8001adc:	601a      	str	r2, [r3, #0]
    }
}
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000028c 	.word	0x2000028c
 8001ae8:	20000284 	.word	0x20000284
 8001aec:	20000288 	.word	0x20000288
 8001af0:	40010800 	.word	0x40010800
 8001af4:	3d0b4396 	.word	0x3d0b4396
 8001af8:	bf800000 	.word	0xbf800000

08001afc <HAL_TIM_IC_CaptureCallback>:

/* HAL */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
    // NULL
    if (htim == NULL) {
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d019      	beq.n	8001b3e <HAL_TIM_IC_CaptureCallback+0x42>
        return;
    }

    /* HALhtim->Channel */
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	7f1b      	ldrb	r3, [r3, #28]
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d108      	bne.n	8001b24 <HAL_TIM_IC_CaptureCallback+0x28>
    {
        upedge = (int)HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001b12:	2108      	movs	r1, #8
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f004 fb83 	bl	8006220 <HAL_TIM_ReadCapturedValue>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b48 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	e00d      	b.n	8001b40 <HAL_TIM_IC_CaptureCallback+0x44>
    }
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	7f1b      	ldrb	r3, [r3, #28]
 8001b28:	2b08      	cmp	r3, #8
 8001b2a:	d109      	bne.n	8001b40 <HAL_TIM_IC_CaptureCallback+0x44>
    {
        downedge = (int)HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8001b2c:	210c      	movs	r1, #12
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f004 fb76 	bl	8006220 <HAL_TIM_ReadCapturedValue>
 8001b34:	4603      	mov	r3, r0
 8001b36:	461a      	mov	r2, r3
 8001b38:	4b04      	ldr	r3, [pc, #16]	@ (8001b4c <HAL_TIM_IC_CaptureCallback+0x50>)
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	e000      	b.n	8001b40 <HAL_TIM_IC_CaptureCallback+0x44>
        return;
 8001b3e:	bf00      	nop
    }
}
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000284 	.word	0x20000284
 8001b4c:	20000288 	.word	0x20000288

08001b50 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b56:	4a13      	ldr	r2, [pc, #76]	@ (8001ba4 <MX_I2C1_Init+0x54>)
 8001b58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b5c:	4a12      	ldr	r2, [pc, #72]	@ (8001ba8 <MX_I2C1_Init+0x58>)
 8001b5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b80:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b86:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b8c:	4804      	ldr	r0, [pc, #16]	@ (8001ba0 <MX_I2C1_Init+0x50>)
 8001b8e:	f002 f945 	bl	8003e1c <HAL_I2C_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b98:	f000 fa59 	bl	800204e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000290 	.word	0x20000290
 8001ba4:	40005400 	.word	0x40005400
 8001ba8:	000186a0 	.word	0x000186a0

08001bac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b088      	sub	sp, #32
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 0310 	add.w	r3, r7, #16
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a15      	ldr	r2, [pc, #84]	@ (8001c1c <HAL_I2C_MspInit+0x70>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d123      	bne.n	8001c14 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bcc:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <HAL_I2C_MspInit+0x74>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	4a13      	ldr	r2, [pc, #76]	@ (8001c20 <HAL_I2C_MspInit+0x74>)
 8001bd2:	f043 0308 	orr.w	r3, r3, #8
 8001bd6:	6193      	str	r3, [r2, #24]
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <HAL_I2C_MspInit+0x74>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	f003 0308 	and.w	r3, r3, #8
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be4:	23c0      	movs	r3, #192	@ 0xc0
 8001be6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be8:	2312      	movs	r3, #18
 8001bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bec:	2303      	movs	r3, #3
 8001bee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	480b      	ldr	r0, [pc, #44]	@ (8001c24 <HAL_I2C_MspInit+0x78>)
 8001bf8:	f001 ff5c 	bl	8003ab4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bfc:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <HAL_I2C_MspInit+0x74>)
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	4a07      	ldr	r2, [pc, #28]	@ (8001c20 <HAL_I2C_MspInit+0x74>)
 8001c02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c06:	61d3      	str	r3, [r2, #28]
 8001c08:	4b05      	ldr	r3, [pc, #20]	@ (8001c20 <HAL_I2C_MspInit+0x74>)
 8001c0a:	69db      	ldr	r3, [r3, #28]
 8001c0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001c14:	bf00      	nop
 8001c16:	3720      	adds	r7, #32
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40005400 	.word	0x40005400
 8001c20:	40021000 	.word	0x40021000
 8001c24:	40010c00 	.word	0x40010c00

08001c28 <send_to_lora>:
#include "lora_Operation.h"


//  LoRa 
int send_to_lora(UART_HandleTypeDef *usart, uint8_t *data, uint16_t len)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	4613      	mov	r3, r2
 8001c34:	80fb      	strh	r3, [r7, #6]
    //  HAL 500 
    if (detect_occupied(AUX_GPIO_Port,AUX_Pin)==GPIO_PIN_SET)
 8001c36:	2101      	movs	r1, #1
 8001c38:	480f      	ldr	r0, [pc, #60]	@ (8001c78 <send_to_lora+0x50>)
 8001c3a:	f000 f821 	bl	8001c80 <detect_occupied>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d108      	bne.n	8001c56 <send_to_lora+0x2e>
    {
    	HAL_UART_Transmit(usart, (const uint8_t *)"Device LORA Occupied", len, 0xFFFF);
 8001c44:	88fa      	ldrh	r2, [r7, #6]
 8001c46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c4a:	490c      	ldr	r1, [pc, #48]	@ (8001c7c <send_to_lora+0x54>)
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f004 fe45 	bl	80068dc <HAL_UART_Transmit>
        return 1;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e00c      	b.n	8001c70 <send_to_lora+0x48>
    }
    if (HAL_UART_Transmit(usart, data, len, 500) == HAL_OK)
 8001c56:	88fa      	ldrh	r2, [r7, #6]
 8001c58:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001c5c:	68b9      	ldr	r1, [r7, #8]
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f004 fe3c 	bl	80068dc <HAL_UART_Transmit>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <send_to_lora+0x46>
        return 1;  //  1 
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e000      	b.n	8001c70 <send_to_lora+0x48>
    else
        return 0;  //  0 
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40010c00 	.word	0x40010c00
 8001c7c:	0800c178 	.word	0x0800c178

08001c80 <detect_occupied>:

//  GPIO 
int detect_occupied(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
    //  GPIO 
    GPIO_PinState pinState = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 8001c8c:	887b      	ldrh	r3, [r7, #2]
 8001c8e:	4619      	mov	r1, r3
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f002 f893 	bl	8003dbc <HAL_GPIO_ReadPin>
 8001c96:	4603      	mov	r3, r0
 8001c98:	73fb      	strb	r3, [r7, #15]

    // 
    if (pinState == GPIO_PIN_SET)
 8001c9a:	7bfb      	ldrb	r3, [r7, #15]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d101      	bne.n	8001ca4 <detect_occupied+0x24>
    {
        // 
        return 1;  //  1 
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e000      	b.n	8001ca6 <detect_occupied+0x26>
    }
    else
    {
        // 
        return 0;  //  0 
 8001ca4:	2300      	movs	r3, #0
    }
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <scale_clamp_u16>:
volatile uint32_t g_device_id_live = 0;

#define LORA_PAYLOAD_LEN 16u

static uint16_t scale_clamp_u16(float value, float scale)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  float scaled = value * scale;
 8001cba:	6839      	ldr	r1, [r7, #0]
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff f861 	bl	8000d84 <__aeabi_fmul>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	60fb      	str	r3, [r7, #12]

  if (scaled <= 0.0f) {
 8001cc6:	f04f 0100 	mov.w	r1, #0
 8001cca:	68f8      	ldr	r0, [r7, #12]
 8001ccc:	f7ff fa02 	bl	80010d4 <__aeabi_fcmple>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <scale_clamp_u16+0x2a>
    return 0u;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	e014      	b.n	8001d04 <scale_clamp_u16+0x54>
  }
  if (scaled >= 65535.0f) {
 8001cda:	490c      	ldr	r1, [pc, #48]	@ (8001d0c <scale_clamp_u16+0x5c>)
 8001cdc:	68f8      	ldr	r0, [r7, #12]
 8001cde:	f7ff fa03 	bl	80010e8 <__aeabi_fcmpge>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d002      	beq.n	8001cee <scale_clamp_u16+0x3e>
    return 65535u;
 8001ce8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001cec:	e00a      	b.n	8001d04 <scale_clamp_u16+0x54>
  }
  return (uint16_t)(scaled + 0.5f);
 8001cee:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	f7fe ff3e 	bl	8000b74 <__addsf3>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff fa08 	bl	8001110 <__aeabi_f2uiz>
 8001d00:	4603      	mov	r3, r0
 8001d02:	b29b      	uxth	r3, r3
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	477fff00 	.word	0x477fff00

08001d10 <pack_u16_be>:

static void pack_u16_be(uint8_t *dst, uint16_t value)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	807b      	strh	r3, [r7, #2]
  dst[0] = (uint8_t)(value >> 8);
 8001d1c:	887b      	ldrh	r3, [r7, #2]
 8001d1e:	0a1b      	lsrs	r3, r3, #8
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	701a      	strb	r2, [r3, #0]
  dst[1] = (uint8_t)value;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	887a      	ldrh	r2, [r7, #2]
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	701a      	strb	r2, [r3, #0]
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr

08001d3c <pack_u32_be>:

static void pack_u32_be(uint8_t *dst, uint32_t value)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  dst[0] = (uint8_t)(value >> 24);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	0e1b      	lsrs	r3, r3, #24
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	701a      	strb	r2, [r3, #0]
  dst[1] = (uint8_t)(value >> 16);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	0c1a      	lsrs	r2, r3, #16
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3301      	adds	r3, #1
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	701a      	strb	r2, [r3, #0]
  dst[2] = (uint8_t)(value >> 8);
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	0a1a      	lsrs	r2, r3, #8
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3302      	adds	r3, #2
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	701a      	strb	r2, [r3, #0]
  dst[3] = (uint8_t)value;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3303      	adds	r3, #3
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	701a      	strb	r2, [r3, #0]
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <build_lora_payload>:
                               float temperature,
                               float humidity,
                               float distance_cm,
                               float mq4_ppm,
                               float mq136_ppm)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
 8001d88:	603b      	str	r3, [r7, #0]
  uint16_t temperature_u = scale_clamp_u16(temperature, 100.0f);
 8001d8a:	492b      	ldr	r1, [pc, #172]	@ (8001e38 <build_lora_payload+0xbc>)
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ff8f 	bl	8001cb0 <scale_clamp_u16>
 8001d92:	4603      	mov	r3, r0
 8001d94:	83fb      	strh	r3, [r7, #30]
  uint16_t humidity_u = scale_clamp_u16(humidity, 100.0f);
 8001d96:	4928      	ldr	r1, [pc, #160]	@ (8001e38 <build_lora_payload+0xbc>)
 8001d98:	6838      	ldr	r0, [r7, #0]
 8001d9a:	f7ff ff89 	bl	8001cb0 <scale_clamp_u16>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	83bb      	strh	r3, [r7, #28]
  uint16_t distance_u = scale_clamp_u16(distance_cm, 10.0f);
 8001da2:	4926      	ldr	r1, [pc, #152]	@ (8001e3c <build_lora_payload+0xc0>)
 8001da4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001da6:	f7ff ff83 	bl	8001cb0 <scale_clamp_u16>
 8001daa:	4603      	mov	r3, r0
 8001dac:	837b      	strh	r3, [r7, #26]
  uint16_t mq4_u = scale_clamp_u16(mq4_ppm, 10.0f);
 8001dae:	4923      	ldr	r1, [pc, #140]	@ (8001e3c <build_lora_payload+0xc0>)
 8001db0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001db2:	f7ff ff7d 	bl	8001cb0 <scale_clamp_u16>
 8001db6:	4603      	mov	r3, r0
 8001db8:	833b      	strh	r3, [r7, #24]
  uint16_t mq136_u = scale_clamp_u16(mq136_ppm, 10.0f);
 8001dba:	4920      	ldr	r1, [pc, #128]	@ (8001e3c <build_lora_payload+0xc0>)
 8001dbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dbe:	f7ff ff77 	bl	8001cb0 <scale_clamp_u16>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	82fb      	strh	r3, [r7, #22]

  memset(payload, 0, LORA_PAYLOAD_LEN);
 8001dc6:	2210      	movs	r2, #16
 8001dc8:	2100      	movs	r1, #0
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	f005 feeb 	bl	8007ba6 <memset>
  pack_u32_be(payload + 0, device_id);
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f7ff ffb2 	bl	8001d3c <pack_u32_be>
  pack_u16_be(payload + 4, temperature_u);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	3304      	adds	r3, #4
 8001ddc:	8bfa      	ldrh	r2, [r7, #30]
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff95 	bl	8001d10 <pack_u16_be>
  pack_u16_be(payload + 6, humidity_u);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	3306      	adds	r3, #6
 8001dea:	8bba      	ldrh	r2, [r7, #28]
 8001dec:	4611      	mov	r1, r2
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff ff8e 	bl	8001d10 <pack_u16_be>
  pack_u16_be(payload + 8, distance_u);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	3308      	adds	r3, #8
 8001df8:	8b7a      	ldrh	r2, [r7, #26]
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff87 	bl	8001d10 <pack_u16_be>
  pack_u16_be(payload + 10, mq4_u);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	330a      	adds	r3, #10
 8001e06:	8b3a      	ldrh	r2, [r7, #24]
 8001e08:	4611      	mov	r1, r2
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff ff80 	bl	8001d10 <pack_u16_be>
  pack_u16_be(payload + 12, mq136_u);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	330c      	adds	r3, #12
 8001e14:	8afa      	ldrh	r2, [r7, #22]
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff79 	bl	8001d10 <pack_u16_be>
  payload[14] = 0u;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	330e      	adds	r3, #14
 8001e22:	2200      	movs	r2, #0
 8001e24:	701a      	strb	r2, [r3, #0]
  payload[15] = 0u;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	330f      	adds	r3, #15
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	3720      	adds	r7, #32
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	42c80000 	.word	0x42c80000
 8001e3c:	41200000 	.word	0x41200000

08001e40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08e      	sub	sp, #56	@ 0x38
 8001e44:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e46:	f000 fce1 	bl	800280c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e4a:	f000 f8a5 	bl	8001f98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e4e:	f7ff fd3f 	bl	80018d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e52:	f7ff fd1f 	bl	8001894 <MX_DMA_Init>
  MX_ADC1_Init();
 8001e56:	f7ff fb61 	bl	800151c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001e5a:	f7ff fe79 	bl	8001b50 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001e5e:	f000 fb6f 	bl	8002540 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001e62:	f000 fc37 	bl	80026d4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  AHT20_Init();
 8001e66:	f7ff fc57 	bl	8001718 <AHT20_Init>
  HCSR04_Init(&htim1, TIM_CHANNEL_3, TIM_CHANNEL_4);
 8001e6a:	220c      	movs	r2, #12
 8001e6c:	2108      	movs	r1, #8
 8001e6e:	483e      	ldr	r0, [pc, #248]	@ (8001f68 <main+0x128>)
 8001e70:	f7ff fda8 	bl	80019c4 <HCSR04_Init>

  HAL_ADCEx_Calibration_Start(&hadc1);
 8001e74:	483d      	ldr	r0, [pc, #244]	@ (8001f6c <main+0x12c>)
 8001e76:	f001 f91b 	bl	80030b0 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1,values,4);
 8001e7a:	2204      	movs	r2, #4
 8001e7c:	493c      	ldr	r1, [pc, #240]	@ (8001f70 <main+0x130>)
 8001e7e:	483b      	ldr	r0, [pc, #236]	@ (8001f6c <main+0x12c>)
 8001e80:	f000 fe22 	bl	8002ac8 <HAL_ADC_Start_DMA>
  HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin,GPIO_PIN_SET);
 8001e84:	2201      	movs	r2, #1
 8001e86:	2102      	movs	r1, #2
 8001e88:	483a      	ldr	r0, [pc, #232]	@ (8001f74 <main+0x134>)
 8001e8a:	f001 ffae 	bl	8003dea <HAL_GPIO_WritePin>

  if (!DeviceID_Read(&DeviceID)) {
 8001e8e:	483a      	ldr	r0, [pc, #232]	@ (8001f78 <main+0x138>)
 8001e90:	f7ff fa10 	bl	80012b4 <DeviceID_Read>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d107      	bne.n	8001eaa <main+0x6a>
    DeviceID = 0x12345678u;
 8001e9a:	4b37      	ldr	r3, [pc, #220]	@ (8001f78 <main+0x138>)
 8001e9c:	4a37      	ldr	r2, [pc, #220]	@ (8001f7c <main+0x13c>)
 8001e9e:	601a      	str	r2, [r3, #0]
    DeviceID_Write(DeviceID);
 8001ea0:	4b35      	ldr	r3, [pc, #212]	@ (8001f78 <main+0x138>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff f9e9 	bl	800127c <DeviceID_Write>
  }
  g_device_id_live = DeviceID;
 8001eaa:	4b33      	ldr	r3, [pc, #204]	@ (8001f78 <main+0x138>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a34      	ldr	r2, [pc, #208]	@ (8001f80 <main+0x140>)
 8001eb0:	6013      	str	r3, [r2, #0]


  uint32_t i=0;//test
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    i++;
 8001eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb8:	3301      	adds	r3, #1
 8001eba:	627b      	str	r3, [r7, #36]	@ 0x24
    g_UserIDConfig.userID=i;
 8001ebc:	4a31      	ldr	r2, [pc, #196]	@ (8001f84 <main+0x144>)
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec0:	6013      	str	r3, [r2, #0]
    g_device_id_live = g_UserIDConfig.userID;
 8001ec2:	4b30      	ldr	r3, [pc, #192]	@ (8001f84 <main+0x144>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a2e      	ldr	r2, [pc, #184]	@ (8001f80 <main+0x140>)
 8001ec8:	6013      	str	r3, [r2, #0]

    HCSR04_GetDistance(&htim1);
 8001eca:	4827      	ldr	r0, [pc, #156]	@ (8001f68 <main+0x128>)
 8001ecc:	f7ff fd94 	bl	80019f8 <HCSR04_GetDistance>
    
    AHT20_Measure();
 8001ed0:	f7ff fc46 	bl	8001760 <AHT20_Measure>

    HAL_Delay(500);
 8001ed4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001ed8:	f000 fcfa 	bl	80028d0 <HAL_Delay>
    float temperature = AHT20_Temperature();
 8001edc:	f7ff fcaa 	bl	8001834 <AHT20_Temperature>
 8001ee0:	6238      	str	r0, [r7, #32]
    float humidity = AHT20_Humidity();
 8001ee2:	f7ff fcb1 	bl	8001848 <AHT20_Humidity>
 8001ee6:	61f8      	str	r0, [r7, #28]

    float mq4_ppm = MQ4_ReadPPM(MQ4_ReadAO(values[0]));
 8001ee8:	4b21      	ldr	r3, [pc, #132]	@ (8001f70 <main+0x130>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff fa8f 	bl	8001410 <MQ4_ReadAO>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff faab 	bl	8001450 <MQ4_ReadPPM>
 8001efa:	61b8      	str	r0, [r7, #24]
    float mq136_ppm = MQ136_ReadPPM(MQ136_ReadAO(values[1]));
 8001efc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f70 <main+0x130>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff f9ff 	bl	8001304 <MQ136_ReadAO>
 8001f06:	4603      	mov	r3, r0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fa1b 	bl	8001344 <MQ136_ReadPPM>
 8001f0e:	6178      	str	r0, [r7, #20]

    uint8_t payload[LORA_PAYLOAD_LEN];
    build_lora_payload(payload, g_device_id_live, temperature, humidity, distance, mq4_ppm, mq136_ppm);
 8001f10:	4b1b      	ldr	r3, [pc, #108]	@ (8001f80 <main+0x140>)
 8001f12:	6819      	ldr	r1, [r3, #0]
 8001f14:	4b1c      	ldr	r3, [pc, #112]	@ (8001f88 <main+0x148>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	1d38      	adds	r0, r7, #4
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	9202      	str	r2, [sp, #8]
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	9201      	str	r2, [sp, #4]
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	6a3a      	ldr	r2, [r7, #32]
 8001f28:	f7ff ff28 	bl	8001d7c <build_lora_payload>
    send_to_lora(&huart3, payload, LORA_PAYLOAD_LEN);
 8001f2c:	1d3b      	adds	r3, r7, #4
 8001f2e:	2210      	movs	r2, #16
 8001f30:	4619      	mov	r1, r3
 8001f32:	4816      	ldr	r0, [pc, #88]	@ (8001f8c <main+0x14c>)
 8001f34:	f7ff fe78 	bl	8001c28 <send_to_lora>
    if (HAL_GPIO_ReadPin(AUX_GPIO_Port, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8001f38:	2101      	movs	r1, #1
 8001f3a:	480e      	ldr	r0, [pc, #56]	@ (8001f74 <main+0x134>)
 8001f3c:	f001 ff3e 	bl	8003dbc <HAL_GPIO_ReadPin>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d105      	bne.n	8001f52 <main+0x112>
      send_to_lora(&huart3, (uint8_t *)"0", 1);  // 0 0
 8001f46:	2201      	movs	r2, #1
 8001f48:	4911      	ldr	r1, [pc, #68]	@ (8001f90 <main+0x150>)
 8001f4a:	4810      	ldr	r0, [pc, #64]	@ (8001f8c <main+0x14c>)
 8001f4c:	f7ff fe6c 	bl	8001c28 <send_to_lora>
 8001f50:	e004      	b.n	8001f5c <main+0x11c>
    } else {
      send_to_lora(&huart3, (uint8_t *)"1", 1);  // 1 1
 8001f52:	2201      	movs	r2, #1
 8001f54:	490f      	ldr	r1, [pc, #60]	@ (8001f94 <main+0x154>)
 8001f56:	480d      	ldr	r0, [pc, #52]	@ (8001f8c <main+0x14c>)
 8001f58:	f7ff fe66 	bl	8001c28 <send_to_lora>
    }

HAL_Delay(1000);
 8001f5c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f60:	f000 fcb6 	bl	80028d0 <HAL_Delay>
  {
 8001f64:	e7a7      	b.n	8001eb6 <main+0x76>
 8001f66:	bf00      	nop
 8001f68:	20000724 	.word	0x20000724
 8001f6c:	20000208 	.word	0x20000208
 8001f70:	200002e4 	.word	0x200002e4
 8001f74:	40010c00 	.word	0x40010c00
 8001f78:	200002f4 	.word	0x200002f4
 8001f7c:	12345678 	.word	0x12345678
 8001f80:	200002f8 	.word	0x200002f8
 8001f84:	20000204 	.word	0x20000204
 8001f88:	2000028c 	.word	0x2000028c
 8001f8c:	2000076c 	.word	0x2000076c
 8001f90:	0800c190 	.word	0x0800c190
 8001f94:	0800c194 	.word	0x0800c194

08001f98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b094      	sub	sp, #80	@ 0x50
 8001f9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fa2:	2228      	movs	r2, #40	@ 0x28
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f005 fdfd 	bl	8007ba6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fbc:	1d3b      	adds	r3, r7, #4
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	605a      	str	r2, [r3, #4]
 8001fc4:	609a      	str	r2, [r3, #8]
 8001fc6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fde:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fe4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001fe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f002 ff48 	bl	8004e84 <HAL_RCC_OscConfig>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001ffa:	f000 f828 	bl	800204e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ffe:	230f      	movs	r3, #15
 8002000:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002002:	2302      	movs	r3, #2
 8002004:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800200a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800200e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002010:	2300      	movs	r3, #0
 8002012:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	2102      	movs	r1, #2
 800201a:	4618      	mov	r0, r3
 800201c:	f003 f9b4 	bl	8005388 <HAL_RCC_ClockConfig>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002026:	f000 f812 	bl	800204e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800202a:	2302      	movs	r3, #2
 800202c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800202e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002032:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002034:	1d3b      	adds	r3, r7, #4
 8002036:	4618      	mov	r0, r3
 8002038:	f003 fb34 	bl	80056a4 <HAL_RCCEx_PeriphCLKConfig>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002042:	f000 f804 	bl	800204e <Error_Handler>
  }
}
 8002046:	bf00      	nop
 8002048:	3750      	adds	r7, #80	@ 0x50
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002052:	b672      	cpsid	i
}
 8002054:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
    Buzzer_On(200);
 8002056:	f06f 0037 	mvn.w	r0, #55	@ 0x37
 800205a:	f7ff fbff 	bl	800185c <Buzzer_On>
    HAL_Delay(1000);
 800205e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002062:	f000 fc35 	bl	80028d0 <HAL_Delay>
    Buzzer_On(200);
 8002066:	bf00      	nop
 8002068:	e7f5      	b.n	8002056 <Error_Handler+0x8>
	...

0800206c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002072:	4b15      	ldr	r3, [pc, #84]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	4a14      	ldr	r2, [pc, #80]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002078:	f043 0301 	orr.w	r3, r3, #1
 800207c:	6193      	str	r3, [r2, #24]
 800207e:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800208a:	4b0f      	ldr	r3, [pc, #60]	@ (80020c8 <HAL_MspInit+0x5c>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4a0e      	ldr	r2, [pc, #56]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002094:	61d3      	str	r3, [r2, #28]
 8002096:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <HAL_MspInit+0x5c>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80020a2:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <HAL_MspInit+0x60>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <HAL_MspInit+0x60>)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020be:	bf00      	nop
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40010000 	.word	0x40010000

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <NMI_Handler+0x4>

080020d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020dc:	bf00      	nop
 80020de:	e7fd      	b.n	80020dc <HardFault_Handler+0x4>

080020e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e4:	bf00      	nop
 80020e6:	e7fd      	b.n	80020e4 <MemManage_Handler+0x4>

080020e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <BusFault_Handler+0x4>

080020f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <UsageFault_Handler+0x4>

080020f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002120:	f000 fbba 	bl	8002898 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002124:	bf00      	nop
 8002126:	bd80      	pop	{r7, pc}

08002128 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800212c:	4802      	ldr	r0, [pc, #8]	@ (8002138 <DMA1_Channel1_IRQHandler+0x10>)
 800212e:	f001 fa35 	bl	800359c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20000238 	.word	0x20000238

0800213c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <TIM1_CC_IRQHandler+0x10>)
 8002142:	f003 fe19 	bl	8005d78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000724 	.word	0x20000724

08002150 <STMFLASH_ReadHalfWord>:
  * : faddr
  *   : 
  *     
  */
u16 STMFLASH_ReadHalfWord(u32 faddr)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	return *(vu16*)faddr;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	b29b      	uxth	r3, r3
}
 800215e:	4618      	mov	r0, r3
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <STMFLASH_Write_NoCheck>:
  * : WriteAddr:pBuffer:NumToWrite:(16)
  *   : 
  *     
  */
void STMFLASH_Write_NoCheck(u32 WriteAddr,u16 *pBuffer,u16 NumToWrite)
{
 8002168:	b5b0      	push	{r4, r5, r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	4613      	mov	r3, r2
 8002174:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for(i=0;i<NumToWrite;i++)
 8002176:	2300      	movs	r3, #0
 8002178:	82fb      	strh	r3, [r7, #22]
 800217a:	e014      	b.n	80021a6 <STMFLASH_Write_NoCheck+0x3e>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,WriteAddr,pBuffer[i]);
 800217c:	8afb      	ldrh	r3, [r7, #22]
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	4413      	add	r3, r2
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	b29b      	uxth	r3, r3
 8002188:	2200      	movs	r2, #0
 800218a:	461c      	mov	r4, r3
 800218c:	4615      	mov	r5, r2
 800218e:	4622      	mov	r2, r4
 8002190:	462b      	mov	r3, r5
 8002192:	68f9      	ldr	r1, [r7, #12]
 8002194:	2001      	movs	r0, #1
 8002196:	f001 fb35 	bl	8003804 <HAL_FLASH_Program>
	    WriteAddr+=2;//2.
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3302      	adds	r3, #2
 800219e:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToWrite;i++)
 80021a0:	8afb      	ldrh	r3, [r7, #22]
 80021a2:	3301      	adds	r3, #1
 80021a4:	82fb      	strh	r3, [r7, #22]
 80021a6:	8afa      	ldrh	r2, [r7, #22]
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d3e6      	bcc.n	800217c <STMFLASH_Write_NoCheck+0x14>
	}
}
 80021ae:	bf00      	nop
 80021b0:	bf00      	nop
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bdb0      	pop	{r4, r5, r7, pc}

080021b8 <STMFLASH_Write>:
  * :WriteAddr:(2!!)pBuffer:NumToWrite(16)(16.)
  *   : 
  *     
  */
void STMFLASH_Write(u32 WriteAddr,u16 *pBuffer,u16 NumToWrite)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	4613      	mov	r3, r2
 80021c4:	80fb      	strh	r3, [r7, #6]
	u16 secoff;	   //(16)
	u16 secremain; //(16)
 	u16 i;
	u32 offaddr;   //0X08000000

	if(WriteAddr<STM32_FLASH_BASE||(WriteAddr>=(STM32_FLASH_BASE+1024*STM32_FLASH_SIZE)))return;//
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021cc:	f0c0 80a3 	bcc.w	8002316 <STMFLASH_Write+0x15e>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	4a53      	ldr	r2, [pc, #332]	@ (8002320 <STMFLASH_Write+0x168>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	f200 809e 	bhi.w	8002316 <STMFLASH_Write+0x15e>

	HAL_FLASH_Unlock();					    //
 80021da:	f001 fb83 	bl	80038e4 <HAL_FLASH_Unlock>
	offaddr=WriteAddr-STM32_FLASH_BASE;		//.
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80021e4:	613b      	str	r3, [r7, #16]
	secpos=offaddr/STM_SECTOR_SIZE;			//  0~64 for STM32F103C8T6
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	0a9b      	lsrs	r3, r3, #10
 80021ea:	61fb      	str	r3, [r7, #28]
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		//(2.)
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021f2:	085b      	lsrs	r3, r3, #1
 80021f4:	837b      	strh	r3, [r7, #26]
	secremain=STM_SECTOR_SIZE/2-secoff;		//
 80021f6:	8b7b      	ldrh	r3, [r7, #26]
 80021f8:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80021fc:	833b      	strh	r3, [r7, #24]
	if(NumToWrite<=secremain)secremain=NumToWrite;//
 80021fe:	88fa      	ldrh	r2, [r7, #6]
 8002200:	8b3b      	ldrh	r3, [r7, #24]
 8002202:	429a      	cmp	r2, r3
 8002204:	d801      	bhi.n	800220a <STMFLASH_Write+0x52>
 8002206:	88fb      	ldrh	r3, [r7, #6]
 8002208:	833b      	strh	r3, [r7, #24]
	while(1)
	{
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8002210:	029b      	lsls	r3, r3, #10
 8002212:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002216:	4943      	ldr	r1, [pc, #268]	@ (8002324 <STMFLASH_Write+0x16c>)
 8002218:	4618      	mov	r0, r3
 800221a:	f000 f887 	bl	800232c <STMFLASH_Read>
		for(i=0;i<secremain;i++)	//
 800221e:	2300      	movs	r3, #0
 8002220:	82fb      	strh	r3, [r7, #22]
 8002222:	e00c      	b.n	800223e <STMFLASH_Write+0x86>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//
 8002224:	8b7a      	ldrh	r2, [r7, #26]
 8002226:	8afb      	ldrh	r3, [r7, #22]
 8002228:	4413      	add	r3, r2
 800222a:	4a3e      	ldr	r2, [pc, #248]	@ (8002324 <STMFLASH_Write+0x16c>)
 800222c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002230:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002234:	4293      	cmp	r3, r2
 8002236:	d107      	bne.n	8002248 <STMFLASH_Write+0x90>
		for(i=0;i<secremain;i++)	//
 8002238:	8afb      	ldrh	r3, [r7, #22]
 800223a:	3301      	adds	r3, #1
 800223c:	82fb      	strh	r3, [r7, #22]
 800223e:	8afa      	ldrh	r2, [r7, #22]
 8002240:	8b3b      	ldrh	r3, [r7, #24]
 8002242:	429a      	cmp	r2, r3
 8002244:	d3ee      	bcc.n	8002224 <STMFLASH_Write+0x6c>
 8002246:	e000      	b.n	800224a <STMFLASH_Write+0x92>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//
 8002248:	bf00      	nop
		}
		if(i<secremain)				//
 800224a:	8afa      	ldrh	r2, [r7, #22]
 800224c:	8b3b      	ldrh	r3, [r7, #24]
 800224e:	429a      	cmp	r2, r3
 8002250:	d230      	bcs.n	80022b4 <STMFLASH_Write+0xfc>
		{
			Flash_PageErase(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE);	//
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8002258:	029b      	lsls	r3, r3, #10
 800225a:	4618      	mov	r0, r3
 800225c:	f000 f888 	bl	8002370 <Flash_PageErase>
			FLASH_WaitForLastOperation(FLASH_WAITETIME);            	//
 8002260:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002264:	f001 fb90 	bl	8003988 <FLASH_WaitForLastOperation>
			CLEAR_BIT(FLASH->CR, FLASH_CR_PER);							//CRPERFLASH_PageErase()
 8002268:	4b2f      	ldr	r3, [pc, #188]	@ (8002328 <STMFLASH_Write+0x170>)
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	4a2e      	ldr	r2, [pc, #184]	@ (8002328 <STMFLASH_Write+0x170>)
 800226e:	f023 0302 	bic.w	r3, r3, #2
 8002272:	6113      	str	r3, [r2, #16]
																		//HALHALbug
			for(i=0;i<secremain;i++)//
 8002274:	2300      	movs	r3, #0
 8002276:	82fb      	strh	r3, [r7, #22]
 8002278:	e00d      	b.n	8002296 <STMFLASH_Write+0xde>
			{
				STMFLASH_BUF[i+secoff]=pBuffer[i];
 800227a:	8afb      	ldrh	r3, [r7, #22]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	441a      	add	r2, r3
 8002282:	8af9      	ldrh	r1, [r7, #22]
 8002284:	8b7b      	ldrh	r3, [r7, #26]
 8002286:	440b      	add	r3, r1
 8002288:	8811      	ldrh	r1, [r2, #0]
 800228a:	4a26      	ldr	r2, [pc, #152]	@ (8002324 <STMFLASH_Write+0x16c>)
 800228c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)//
 8002290:	8afb      	ldrh	r3, [r7, #22]
 8002292:	3301      	adds	r3, #1
 8002294:	82fb      	strh	r3, [r7, #22]
 8002296:	8afa      	ldrh	r2, [r7, #22]
 8002298:	8b3b      	ldrh	r3, [r7, #24]
 800229a:	429a      	cmp	r2, r3
 800229c:	d3ed      	bcc.n	800227a <STMFLASH_Write+0xc2>
			}
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80022a4:	029b      	lsls	r3, r3, #10
 80022a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022aa:	491e      	ldr	r1, [pc, #120]	@ (8002324 <STMFLASH_Write+0x16c>)
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff5b 	bl	8002168 <STMFLASH_Write_NoCheck>
 80022b2:	e009      	b.n	80022c8 <STMFLASH_Write+0x110>
		}else
		{
			FLASH_WaitForLastOperation(FLASH_WAITETIME);       	//
 80022b4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80022b8:	f001 fb66 	bl	8003988 <FLASH_WaitForLastOperation>
			STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);//,.
 80022bc:	8b3b      	ldrh	r3, [r7, #24]
 80022be:	461a      	mov	r2, r3
 80022c0:	68b9      	ldr	r1, [r7, #8]
 80022c2:	68f8      	ldr	r0, [r7, #12]
 80022c4:	f7ff ff50 	bl	8002168 <STMFLASH_Write_NoCheck>
		}
		if(NumToWrite==secremain)break;//
 80022c8:	88fa      	ldrh	r2, [r7, #6]
 80022ca:	8b3b      	ldrh	r3, [r7, #24]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d01e      	beq.n	800230e <STMFLASH_Write+0x156>
		else//
		{
			secpos++;				//1
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	3301      	adds	r3, #1
 80022d4:	61fb      	str	r3, [r7, #28]
			secoff=0;				//0
 80022d6:	2300      	movs	r3, #0
 80022d8:	837b      	strh	r3, [r7, #26]
		   	pBuffer+=secremain;  	//
 80022da:	8b3b      	ldrh	r3, [r7, #24]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	4413      	add	r3, r2
 80022e2:	60bb      	str	r3, [r7, #8]
			WriteAddr+=secremain*2;	//(16,*2)
 80022e4:	8b3b      	ldrh	r3, [r7, #24]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	461a      	mov	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4413      	add	r3, r2
 80022ee:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;	//(16)
 80022f0:	88fa      	ldrh	r2, [r7, #6]
 80022f2:	8b3b      	ldrh	r3, [r7, #24]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	80fb      	strh	r3, [r7, #6]
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;//
 80022f8:	88fb      	ldrh	r3, [r7, #6]
 80022fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022fe:	d903      	bls.n	8002308 <STMFLASH_Write+0x150>
 8002300:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002304:	833b      	strh	r3, [r7, #24]
 8002306:	e780      	b.n	800220a <STMFLASH_Write+0x52>
			else secremain=NumToWrite;//
 8002308:	88fb      	ldrh	r3, [r7, #6]
 800230a:	833b      	strh	r3, [r7, #24]
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 800230c:	e77d      	b.n	800220a <STMFLASH_Write+0x52>
		if(NumToWrite==secremain)break;//
 800230e:	bf00      	nop
		}
	};
	HAL_FLASH_Lock();		//
 8002310:	f001 fb0e 	bl	8003930 <HAL_FLASH_Lock>
 8002314:	e000      	b.n	8002318 <STMFLASH_Write+0x160>
	if(WriteAddr<STM32_FLASH_BASE||(WriteAddr>=(STM32_FLASH_BASE+1024*STM32_FLASH_SIZE)))return;//
 8002316:	bf00      	nop
}
 8002318:	3720      	adds	r7, #32
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	0800ffff 	.word	0x0800ffff
 8002324:	20000320 	.word	0x20000320
 8002328:	40022000 	.word	0x40022000

0800232c <STMFLASH_Read>:
  * :ReadAddr:pBuffer:NumToWrite:(16)
  *   : 
  *     
  */
void STMFLASH_Read(u32 ReadAddr,u16 *pBuffer,u16 NumToRead)
{
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b087      	sub	sp, #28
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	4613      	mov	r3, r2
 8002338:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for(i=0;i<NumToRead;i++)
 800233a:	2300      	movs	r3, #0
 800233c:	82fb      	strh	r3, [r7, #22]
 800233e:	e00e      	b.n	800235e <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);//2.
 8002340:	8afb      	ldrh	r3, [r7, #22]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	68ba      	ldr	r2, [r7, #8]
 8002346:	18d4      	adds	r4, r2, r3
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f7ff ff01 	bl	8002150 <STMFLASH_ReadHalfWord>
 800234e:	4603      	mov	r3, r0
 8002350:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;//2.
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	3302      	adds	r3, #2
 8002356:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 8002358:	8afb      	ldrh	r3, [r7, #22]
 800235a:	3301      	adds	r3, #1
 800235c:	82fb      	strh	r3, [r7, #22]
 800235e:	8afa      	ldrh	r2, [r7, #22]
 8002360:	88fb      	ldrh	r3, [r7, #6]
 8002362:	429a      	cmp	r2, r3
 8002364:	d3ec      	bcc.n	8002340 <STMFLASH_Read+0x14>
	}
}
 8002366:	bf00      	nop
 8002368:	bf00      	nop
 800236a:	371c      	adds	r7, #28
 800236c:	46bd      	mov	sp, r7
 800236e:	bd90      	pop	{r4, r7, pc}

08002370 <Flash_PageErase>:
  * :PageAddress:
  *   : 
  *     
  */
void Flash_PageErase(uint32_t PageAddress)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  p_Flash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002378:	4b0b      	ldr	r3, [pc, #44]	@ (80023a8 <Flash_PageErase+0x38>)
 800237a:	2200      	movs	r2, #0
 800237c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800237e:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <Flash_PageErase+0x3c>)
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <Flash_PageErase+0x3c>)
 8002384:	f043 0302 	orr.w	r3, r3, #2
 8002388:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800238a:	4a08      	ldr	r2, [pc, #32]	@ (80023ac <Flash_PageErase+0x3c>)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002390:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <Flash_PageErase+0x3c>)
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	4a05      	ldr	r2, [pc, #20]	@ (80023ac <Flash_PageErase+0x3c>)
 8002396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800239a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)

  }
#endif /* FLASH_BANK2_END */
  }
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000300 	.word	0x20000300
 80023ac:	40022000 	.word	0x40022000

080023b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return 1;
 80023b4:	2301      	movs	r3, #1
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr

080023be <_kill>:

int _kill(int pid, int sig)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
 80023c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023c8:	f005 fc40 	bl	8007c4c <__errno>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2216      	movs	r2, #22
 80023d0:	601a      	str	r2, [r3, #0]
  return -1;
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <_exit>:

void _exit (int status)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b082      	sub	sp, #8
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023e6:	f04f 31ff 	mov.w	r1, #4294967295
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff ffe7 	bl	80023be <_kill>
  while (1) {}    /* Make sure we hang here */
 80023f0:	bf00      	nop
 80023f2:	e7fd      	b.n	80023f0 <_exit+0x12>

080023f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	e00a      	b.n	800241c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002406:	f3af 8000 	nop.w
 800240a:	4601      	mov	r1, r0
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	60ba      	str	r2, [r7, #8]
 8002412:	b2ca      	uxtb	r2, r1
 8002414:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	3301      	adds	r3, #1
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	697a      	ldr	r2, [r7, #20]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	429a      	cmp	r2, r3
 8002422:	dbf0      	blt.n	8002406 <_read+0x12>
  }

  return len;
 8002424:	687b      	ldr	r3, [r7, #4]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b086      	sub	sp, #24
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]
 800243e:	e009      	b.n	8002454 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	1c5a      	adds	r2, r3, #1
 8002444:	60ba      	str	r2, [r7, #8]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	3301      	adds	r3, #1
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	429a      	cmp	r2, r3
 800245a:	dbf1      	blt.n	8002440 <_write+0x12>
  }
  return len;
 800245c:	687b      	ldr	r3, [r7, #4]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_close>:

int _close(int file)
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800246e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002472:	4618      	mov	r0, r3
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr

0800247c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800248c:	605a      	str	r2, [r3, #4]
  return 0;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	bc80      	pop	{r7}
 8002498:	4770      	bx	lr

0800249a <_isatty>:

int _isatty(int file)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024a2:	2301      	movs	r3, #1
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr

080024ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b085      	sub	sp, #20
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	60f8      	str	r0, [r7, #12]
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bc80      	pop	{r7}
 80024c4:	4770      	bx	lr
	...

080024c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024d0:	4a14      	ldr	r2, [pc, #80]	@ (8002524 <_sbrk+0x5c>)
 80024d2:	4b15      	ldr	r3, [pc, #84]	@ (8002528 <_sbrk+0x60>)
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024dc:	4b13      	ldr	r3, [pc, #76]	@ (800252c <_sbrk+0x64>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024e4:	4b11      	ldr	r3, [pc, #68]	@ (800252c <_sbrk+0x64>)
 80024e6:	4a12      	ldr	r2, [pc, #72]	@ (8002530 <_sbrk+0x68>)
 80024e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ea:	4b10      	ldr	r3, [pc, #64]	@ (800252c <_sbrk+0x64>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d207      	bcs.n	8002508 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024f8:	f005 fba8 	bl	8007c4c <__errno>
 80024fc:	4603      	mov	r3, r0
 80024fe:	220c      	movs	r2, #12
 8002500:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002502:	f04f 33ff 	mov.w	r3, #4294967295
 8002506:	e009      	b.n	800251c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002508:	4b08      	ldr	r3, [pc, #32]	@ (800252c <_sbrk+0x64>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800250e:	4b07      	ldr	r3, [pc, #28]	@ (800252c <_sbrk+0x64>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4413      	add	r3, r2
 8002516:	4a05      	ldr	r2, [pc, #20]	@ (800252c <_sbrk+0x64>)
 8002518:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800251a:	68fb      	ldr	r3, [r7, #12]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20005000 	.word	0x20005000
 8002528:	00000400 	.word	0x00000400
 800252c:	20000720 	.word	0x20000720
 8002530:	20000928 	.word	0x20000928

08002534 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b08a      	sub	sp, #40	@ 0x28
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002546:	f107 0318 	add.w	r3, r7, #24
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002554:	f107 0310 	add.w	r3, r7, #16
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800255e:	463b      	mov	r3, r7
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800256a:	4b34      	ldr	r3, [pc, #208]	@ (800263c <MX_TIM1_Init+0xfc>)
 800256c:	4a34      	ldr	r2, [pc, #208]	@ (8002640 <MX_TIM1_Init+0x100>)
 800256e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002570:	4b32      	ldr	r3, [pc, #200]	@ (800263c <MX_TIM1_Init+0xfc>)
 8002572:	2247      	movs	r2, #71	@ 0x47
 8002574:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002576:	4b31      	ldr	r3, [pc, #196]	@ (800263c <MX_TIM1_Init+0xfc>)
 8002578:	2200      	movs	r2, #0
 800257a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800257c:	4b2f      	ldr	r3, [pc, #188]	@ (800263c <MX_TIM1_Init+0xfc>)
 800257e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002582:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002584:	4b2d      	ldr	r3, [pc, #180]	@ (800263c <MX_TIM1_Init+0xfc>)
 8002586:	2200      	movs	r2, #0
 8002588:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800258a:	4b2c      	ldr	r3, [pc, #176]	@ (800263c <MX_TIM1_Init+0xfc>)
 800258c:	2200      	movs	r2, #0
 800258e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002590:	4b2a      	ldr	r3, [pc, #168]	@ (800263c <MX_TIM1_Init+0xfc>)
 8002592:	2200      	movs	r2, #0
 8002594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002596:	4829      	ldr	r0, [pc, #164]	@ (800263c <MX_TIM1_Init+0xfc>)
 8002598:	f003 f9f0 	bl	800597c <HAL_TIM_Base_Init>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 80025a2:	f7ff fd54 	bl	800204e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025aa:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80025ac:	f107 0318 	add.w	r3, r7, #24
 80025b0:	4619      	mov	r1, r3
 80025b2:	4822      	ldr	r0, [pc, #136]	@ (800263c <MX_TIM1_Init+0xfc>)
 80025b4:	f003 fd6c 	bl	8006090 <HAL_TIM_ConfigClockSource>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80025be:	f7ff fd46 	bl	800204e <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80025c2:	481e      	ldr	r0, [pc, #120]	@ (800263c <MX_TIM1_Init+0xfc>)
 80025c4:	f003 fa74 	bl	8005ab0 <HAL_TIM_IC_Init>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80025ce:	f7ff fd3e 	bl	800204e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d6:	2300      	movs	r3, #0
 80025d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025da:	f107 0310 	add.w	r3, r7, #16
 80025de:	4619      	mov	r1, r3
 80025e0:	4816      	ldr	r0, [pc, #88]	@ (800263c <MX_TIM1_Init+0xfc>)
 80025e2:	f004 f8bb 	bl	800675c <HAL_TIMEx_MasterConfigSynchronization>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80025ec:	f7ff fd2f 	bl	800204e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80025f0:	2300      	movs	r3, #0
 80025f2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80025f4:	2301      	movs	r3, #1
 80025f6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002600:	463b      	mov	r3, r7
 8002602:	2208      	movs	r2, #8
 8002604:	4619      	mov	r1, r3
 8002606:	480d      	ldr	r0, [pc, #52]	@ (800263c <MX_TIM1_Init+0xfc>)
 8002608:	f003 fca6 	bl	8005f58 <HAL_TIM_IC_ConfigChannel>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002612:	f7ff fd1c 	bl	800204e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002616:	2302      	movs	r3, #2
 8002618:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800261a:	2302      	movs	r3, #2
 800261c:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800261e:	463b      	mov	r3, r7
 8002620:	220c      	movs	r2, #12
 8002622:	4619      	mov	r1, r3
 8002624:	4805      	ldr	r0, [pc, #20]	@ (800263c <MX_TIM1_Init+0xfc>)
 8002626:	f003 fc97 	bl	8005f58 <HAL_TIM_IC_ConfigChannel>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8002630:	f7ff fd0d 	bl	800204e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002634:	bf00      	nop
 8002636:	3728      	adds	r7, #40	@ 0x28
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20000724 	.word	0x20000724
 8002640:	40012c00 	.word	0x40012c00

08002644 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b088      	sub	sp, #32
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 0310 	add.w	r3, r7, #16
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a1a      	ldr	r2, [pc, #104]	@ (80026c8 <HAL_TIM_Base_MspInit+0x84>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d12c      	bne.n	80026be <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002664:	4b19      	ldr	r3, [pc, #100]	@ (80026cc <HAL_TIM_Base_MspInit+0x88>)
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	4a18      	ldr	r2, [pc, #96]	@ (80026cc <HAL_TIM_Base_MspInit+0x88>)
 800266a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800266e:	6193      	str	r3, [r2, #24]
 8002670:	4b16      	ldr	r3, [pc, #88]	@ (80026cc <HAL_TIM_Base_MspInit+0x88>)
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800267c:	4b13      	ldr	r3, [pc, #76]	@ (80026cc <HAL_TIM_Base_MspInit+0x88>)
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	4a12      	ldr	r2, [pc, #72]	@ (80026cc <HAL_TIM_Base_MspInit+0x88>)
 8002682:	f043 0304 	orr.w	r3, r3, #4
 8002686:	6193      	str	r3, [r2, #24]
 8002688:	4b10      	ldr	r3, [pc, #64]	@ (80026cc <HAL_TIM_Base_MspInit+0x88>)
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	60bb      	str	r3, [r7, #8]
 8002692:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002694:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002698:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800269a:	2300      	movs	r3, #0
 800269c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a2:	f107 0310 	add.w	r3, r7, #16
 80026a6:	4619      	mov	r1, r3
 80026a8:	4809      	ldr	r0, [pc, #36]	@ (80026d0 <HAL_TIM_Base_MspInit+0x8c>)
 80026aa:	f001 fa03 	bl	8003ab4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80026ae:	2200      	movs	r2, #0
 80026b0:	2100      	movs	r1, #0
 80026b2:	201b      	movs	r0, #27
 80026b4:	f000 fe81 	bl	80033ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80026b8:	201b      	movs	r0, #27
 80026ba:	f000 fe9a 	bl	80033f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80026be:	bf00      	nop
 80026c0:	3720      	adds	r7, #32
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40012c00 	.word	0x40012c00
 80026cc:	40021000 	.word	0x40021000
 80026d0:	40010800 	.word	0x40010800

080026d4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026d8:	4b11      	ldr	r3, [pc, #68]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 80026da:	4a12      	ldr	r2, [pc, #72]	@ (8002724 <MX_USART3_UART_Init+0x50>)
 80026dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80026de:	4b10      	ldr	r3, [pc, #64]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 80026e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80026e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026f8:	4b09      	ldr	r3, [pc, #36]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 80026fa:	220c      	movs	r2, #12
 80026fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026fe:	4b08      	ldr	r3, [pc, #32]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 8002700:	2200      	movs	r2, #0
 8002702:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002704:	4b06      	ldr	r3, [pc, #24]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 8002706:	2200      	movs	r2, #0
 8002708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800270a:	4805      	ldr	r0, [pc, #20]	@ (8002720 <MX_USART3_UART_Init+0x4c>)
 800270c:	f004 f896 	bl	800683c <HAL_UART_Init>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002716:	f7ff fc9a 	bl	800204e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	2000076c 	.word	0x2000076c
 8002724:	40004800 	.word	0x40004800

08002728 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b088      	sub	sp, #32
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002730:	f107 0310 	add.w	r3, r7, #16
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a1c      	ldr	r2, [pc, #112]	@ (80027b4 <HAL_UART_MspInit+0x8c>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d131      	bne.n	80027ac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002748:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <HAL_UART_MspInit+0x90>)
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	4a1a      	ldr	r2, [pc, #104]	@ (80027b8 <HAL_UART_MspInit+0x90>)
 800274e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002752:	61d3      	str	r3, [r2, #28]
 8002754:	4b18      	ldr	r3, [pc, #96]	@ (80027b8 <HAL_UART_MspInit+0x90>)
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002760:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <HAL_UART_MspInit+0x90>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	4a14      	ldr	r2, [pc, #80]	@ (80027b8 <HAL_UART_MspInit+0x90>)
 8002766:	f043 0308 	orr.w	r3, r3, #8
 800276a:	6193      	str	r3, [r2, #24]
 800276c:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <HAL_UART_MspInit+0x90>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0308 	and.w	r3, r3, #8
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002778:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800277c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277e:	2302      	movs	r3, #2
 8002780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002786:	f107 0310 	add.w	r3, r7, #16
 800278a:	4619      	mov	r1, r3
 800278c:	480b      	ldr	r0, [pc, #44]	@ (80027bc <HAL_UART_MspInit+0x94>)
 800278e:	f001 f991 	bl	8003ab4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002792:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002796:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027a0:	f107 0310 	add.w	r3, r7, #16
 80027a4:	4619      	mov	r1, r3
 80027a6:	4805      	ldr	r0, [pc, #20]	@ (80027bc <HAL_UART_MspInit+0x94>)
 80027a8:	f001 f984 	bl	8003ab4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80027ac:	bf00      	nop
 80027ae:	3720      	adds	r7, #32
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40004800 	.word	0x40004800
 80027b8:	40021000 	.word	0x40021000
 80027bc:	40010c00 	.word	0x40010c00

080027c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027c0:	f7ff feb8 	bl	8002534 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027c4:	480b      	ldr	r0, [pc, #44]	@ (80027f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80027c6:	490c      	ldr	r1, [pc, #48]	@ (80027f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80027c8:	4a0c      	ldr	r2, [pc, #48]	@ (80027fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80027ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027cc:	e002      	b.n	80027d4 <LoopCopyDataInit>

080027ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027d2:	3304      	adds	r3, #4

080027d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d8:	d3f9      	bcc.n	80027ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027da:	4a09      	ldr	r2, [pc, #36]	@ (8002800 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80027dc:	4c09      	ldr	r4, [pc, #36]	@ (8002804 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027e0:	e001      	b.n	80027e6 <LoopFillZerobss>

080027e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027e4:	3204      	adds	r2, #4

080027e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e8:	d3fb      	bcc.n	80027e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ea:	f005 fa35 	bl	8007c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027ee:	f7ff fb27 	bl	8001e40 <main>
  bx lr
 80027f2:	4770      	bx	lr
  ldr r0, =_sdata
 80027f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80027fc:	0800c648 	.word	0x0800c648
  ldr r2, =_sbss
 8002800:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002804:	20000924 	.word	0x20000924

08002808 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC1_2_IRQHandler>
	...

0800280c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002810:	4b08      	ldr	r3, [pc, #32]	@ (8002834 <HAL_Init+0x28>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a07      	ldr	r2, [pc, #28]	@ (8002834 <HAL_Init+0x28>)
 8002816:	f043 0310 	orr.w	r3, r3, #16
 800281a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800281c:	2003      	movs	r0, #3
 800281e:	f000 fdc1 	bl	80033a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002822:	200f      	movs	r0, #15
 8002824:	f000 f808 	bl	8002838 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002828:	f7ff fc20 	bl	800206c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40022000 	.word	0x40022000

08002838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002840:	4b12      	ldr	r3, [pc, #72]	@ (800288c <HAL_InitTick+0x54>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4b12      	ldr	r3, [pc, #72]	@ (8002890 <HAL_InitTick+0x58>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	4619      	mov	r1, r3
 800284a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800284e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002852:	fbb2 f3f3 	udiv	r3, r2, r3
 8002856:	4618      	mov	r0, r3
 8002858:	f000 fdd9 	bl	800340e <HAL_SYSTICK_Config>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e00e      	b.n	8002884 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b0f      	cmp	r3, #15
 800286a:	d80a      	bhi.n	8002882 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800286c:	2200      	movs	r2, #0
 800286e:	6879      	ldr	r1, [r7, #4]
 8002870:	f04f 30ff 	mov.w	r0, #4294967295
 8002874:	f000 fda1 	bl	80033ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002878:	4a06      	ldr	r2, [pc, #24]	@ (8002894 <HAL_InitTick+0x5c>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800287e:	2300      	movs	r3, #0
 8002880:	e000      	b.n	8002884 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
}
 8002884:	4618      	mov	r0, r3
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20000000 	.word	0x20000000
 8002890:	20000008 	.word	0x20000008
 8002894:	20000004 	.word	0x20000004

08002898 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800289c:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <HAL_IncTick+0x1c>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	4b05      	ldr	r3, [pc, #20]	@ (80028b8 <HAL_IncTick+0x20>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4413      	add	r3, r2
 80028a8:	4a03      	ldr	r2, [pc, #12]	@ (80028b8 <HAL_IncTick+0x20>)
 80028aa:	6013      	str	r3, [r2, #0]
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr
 80028b4:	20000008 	.word	0x20000008
 80028b8:	200007b4 	.word	0x200007b4

080028bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  return uwTick;
 80028c0:	4b02      	ldr	r3, [pc, #8]	@ (80028cc <HAL_GetTick+0x10>)
 80028c2:	681b      	ldr	r3, [r3, #0]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr
 80028cc:	200007b4 	.word	0x200007b4

080028d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d8:	f7ff fff0 	bl	80028bc <HAL_GetTick>
 80028dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d005      	beq.n	80028f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <HAL_Delay+0x44>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	461a      	mov	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028f6:	bf00      	nop
 80028f8:	f7ff ffe0 	bl	80028bc <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	429a      	cmp	r2, r3
 8002906:	d8f7      	bhi.n	80028f8 <HAL_Delay+0x28>
  {
  }
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000008 	.word	0x20000008

08002918 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002920:	2300      	movs	r3, #0
 8002922:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800292c:	2300      	movs	r3, #0
 800292e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e0be      	b.n	8002ab8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002944:	2b00      	cmp	r3, #0
 8002946:	d109      	bne.n	800295c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7fe fe4a 	bl	80015f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 faff 	bl	8002f60 <ADC_ConversionStop_Disable>
 8002962:	4603      	mov	r3, r0
 8002964:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296a:	f003 0310 	and.w	r3, r3, #16
 800296e:	2b00      	cmp	r3, #0
 8002970:	f040 8099 	bne.w	8002aa6 <HAL_ADC_Init+0x18e>
 8002974:	7dfb      	ldrb	r3, [r7, #23]
 8002976:	2b00      	cmp	r3, #0
 8002978:	f040 8095 	bne.w	8002aa6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002980:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002984:	f023 0302 	bic.w	r3, r3, #2
 8002988:	f043 0202 	orr.w	r2, r3, #2
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002998:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	7b1b      	ldrb	r3, [r3, #12]
 800299e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029a0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029a2:	68ba      	ldr	r2, [r7, #8]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029b0:	d003      	beq.n	80029ba <HAL_ADC_Init+0xa2>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d102      	bne.n	80029c0 <HAL_ADC_Init+0xa8>
 80029ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029be:	e000      	b.n	80029c2 <HAL_ADC_Init+0xaa>
 80029c0:	2300      	movs	r3, #0
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	7d1b      	ldrb	r3, [r3, #20]
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d119      	bne.n	8002a04 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	7b1b      	ldrb	r3, [r3, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d109      	bne.n	80029ec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	3b01      	subs	r3, #1
 80029de:	035a      	lsls	r2, r3, #13
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	e00b      	b.n	8002a04 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f0:	f043 0220 	orr.w	r2, r3, #32
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fc:	f043 0201 	orr.w	r2, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	4b28      	ldr	r3, [pc, #160]	@ (8002ac0 <HAL_ADC_Init+0x1a8>)
 8002a20:	4013      	ands	r3, r2
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	6812      	ldr	r2, [r2, #0]
 8002a26:	68b9      	ldr	r1, [r7, #8]
 8002a28:	430b      	orrs	r3, r1
 8002a2a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a34:	d003      	beq.n	8002a3e <HAL_ADC_Init+0x126>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d104      	bne.n	8002a48 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	051b      	lsls	r3, r3, #20
 8002a46:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	4b18      	ldr	r3, [pc, #96]	@ (8002ac4 <HAL_ADC_Init+0x1ac>)
 8002a64:	4013      	ands	r3, r2
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d10b      	bne.n	8002a84 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a76:	f023 0303 	bic.w	r3, r3, #3
 8002a7a:	f043 0201 	orr.w	r2, r3, #1
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a82:	e018      	b.n	8002ab6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a88:	f023 0312 	bic.w	r3, r3, #18
 8002a8c:	f043 0210 	orr.w	r2, r3, #16
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a98:	f043 0201 	orr.w	r2, r3, #1
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002aa4:	e007      	b.n	8002ab6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aaa:	f043 0210 	orr.w	r2, r3, #16
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	ffe1f7fd 	.word	0xffe1f7fd
 8002ac4:	ff1f0efe 	.word	0xff1f0efe

08002ac8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a64      	ldr	r2, [pc, #400]	@ (8002c70 <HAL_ADC_Start_DMA+0x1a8>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d004      	beq.n	8002aec <HAL_ADC_Start_DMA+0x24>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a63      	ldr	r2, [pc, #396]	@ (8002c74 <HAL_ADC_Start_DMA+0x1ac>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d106      	bne.n	8002afa <HAL_ADC_Start_DMA+0x32>
 8002aec:	4b60      	ldr	r3, [pc, #384]	@ (8002c70 <HAL_ADC_Start_DMA+0x1a8>)
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f040 80b3 	bne.w	8002c60 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d101      	bne.n	8002b08 <HAL_ADC_Start_DMA+0x40>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e0ae      	b.n	8002c66 <HAL_ADC_Start_DMA+0x19e>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f000 f9cb 	bl	8002eac <ADC_Enable>
 8002b16:	4603      	mov	r3, r0
 8002b18:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002b1a:	7dfb      	ldrb	r3, [r7, #23]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f040 809a 	bne.w	8002c56 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b26:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002b2a:	f023 0301 	bic.w	r3, r3, #1
 8002b2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a4e      	ldr	r2, [pc, #312]	@ (8002c74 <HAL_ADC_Start_DMA+0x1ac>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d105      	bne.n	8002b4c <HAL_ADC_Start_DMA+0x84>
 8002b40:	4b4b      	ldr	r3, [pc, #300]	@ (8002c70 <HAL_ADC_Start_DMA+0x1a8>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d115      	bne.n	8002b78 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d026      	beq.n	8002bb4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b76:	e01d      	b.n	8002bb4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a39      	ldr	r2, [pc, #228]	@ (8002c70 <HAL_ADC_Start_DMA+0x1a8>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d004      	beq.n	8002b98 <HAL_ADC_Start_DMA+0xd0>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a38      	ldr	r2, [pc, #224]	@ (8002c74 <HAL_ADC_Start_DMA+0x1ac>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d10d      	bne.n	8002bb4 <HAL_ADC_Start_DMA+0xec>
 8002b98:	4b35      	ldr	r3, [pc, #212]	@ (8002c70 <HAL_ADC_Start_DMA+0x1a8>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d007      	beq.n	8002bb4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002bac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d006      	beq.n	8002bce <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc4:	f023 0206 	bic.w	r2, r3, #6
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002bcc:	e002      	b.n	8002bd4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6a1b      	ldr	r3, [r3, #32]
 8002be0:	4a25      	ldr	r2, [pc, #148]	@ (8002c78 <HAL_ADC_Start_DMA+0x1b0>)
 8002be2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	4a24      	ldr	r2, [pc, #144]	@ (8002c7c <HAL_ADC_Start_DMA+0x1b4>)
 8002bea:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	4a23      	ldr	r2, [pc, #140]	@ (8002c80 <HAL_ADC_Start_DMA+0x1b8>)
 8002bf2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f06f 0202 	mvn.w	r2, #2
 8002bfc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c0c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6a18      	ldr	r0, [r3, #32]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	334c      	adds	r3, #76	@ 0x4c
 8002c18:	4619      	mov	r1, r3
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f000 fc5d 	bl	80034dc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002c2c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002c30:	d108      	bne.n	8002c44 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002c40:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002c42:	e00f      	b.n	8002c64 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	689a      	ldr	r2, [r3, #8]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002c52:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002c54:	e006      	b.n	8002c64 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002c5e:	e001      	b.n	8002c64 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40012400 	.word	0x40012400
 8002c74:	40012800 	.word	0x40012800
 8002c78:	08002fe3 	.word	0x08002fe3
 8002c7c:	0800305f 	.word	0x0800305f
 8002c80:	0800307b 	.word	0x0800307b

08002c84 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr
	...

08002cbc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x20>
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e0dc      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x1da>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b06      	cmp	r3, #6
 8002cea:	d81c      	bhi.n	8002d26 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3b05      	subs	r3, #5
 8002cfe:	221f      	movs	r2, #31
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	4019      	ands	r1, r3
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	6818      	ldr	r0, [r3, #0]
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	3b05      	subs	r3, #5
 8002d18:	fa00 f203 	lsl.w	r2, r0, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	430a      	orrs	r2, r1
 8002d22:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d24:	e03c      	b.n	8002da0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b0c      	cmp	r3, #12
 8002d2c:	d81c      	bhi.n	8002d68 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3b23      	subs	r3, #35	@ 0x23
 8002d40:	221f      	movs	r2, #31
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	4019      	ands	r1, r3
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	6818      	ldr	r0, [r3, #0]
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	4413      	add	r3, r2
 8002d58:	3b23      	subs	r3, #35	@ 0x23
 8002d5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d66:	e01b      	b.n	8002da0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	4613      	mov	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	3b41      	subs	r3, #65	@ 0x41
 8002d7a:	221f      	movs	r2, #31
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	43db      	mvns	r3, r3
 8002d82:	4019      	ands	r1, r3
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	6818      	ldr	r0, [r3, #0]
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	3b41      	subs	r3, #65	@ 0x41
 8002d94:	fa00 f203 	lsl.w	r2, r0, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2b09      	cmp	r3, #9
 8002da6:	d91c      	bls.n	8002de2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68d9      	ldr	r1, [r3, #12]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	4613      	mov	r3, r2
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	4413      	add	r3, r2
 8002db8:	3b1e      	subs	r3, #30
 8002dba:	2207      	movs	r2, #7
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	4019      	ands	r1, r3
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	6898      	ldr	r0, [r3, #8]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	4413      	add	r3, r2
 8002dd2:	3b1e      	subs	r3, #30
 8002dd4:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	60da      	str	r2, [r3, #12]
 8002de0:	e019      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6919      	ldr	r1, [r3, #16]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	4613      	mov	r3, r2
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	4413      	add	r3, r2
 8002df2:	2207      	movs	r2, #7
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	4019      	ands	r1, r3
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	6898      	ldr	r0, [r3, #8]
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	4613      	mov	r3, r2
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	4413      	add	r3, r2
 8002e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2b10      	cmp	r3, #16
 8002e1c:	d003      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e22:	2b11      	cmp	r3, #17
 8002e24:	d132      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x1e4>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d125      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d126      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002e4c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2b10      	cmp	r3, #16
 8002e54:	d11a      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e56:	4b13      	ldr	r3, [pc, #76]	@ (8002ea4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a13      	ldr	r2, [pc, #76]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x1ec>)
 8002e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e60:	0c9a      	lsrs	r2, r3, #18
 8002e62:	4613      	mov	r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e6c:	e002      	b.n	8002e74 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f9      	bne.n	8002e6e <HAL_ADC_ConfigChannel+0x1b2>
 8002e7a:	e007      	b.n	8002e8c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e80:	f043 0220 	orr.w	r2, r3, #32
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr
 8002ea0:	40012400 	.word	0x40012400
 8002ea4:	20000000 	.word	0x20000000
 8002ea8:	431bde83 	.word	0x431bde83

08002eac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d040      	beq.n	8002f4c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 0201 	orr.w	r2, r2, #1
 8002ed8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002eda:	4b1f      	ldr	r3, [pc, #124]	@ (8002f58 <ADC_Enable+0xac>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a1f      	ldr	r2, [pc, #124]	@ (8002f5c <ADC_Enable+0xb0>)
 8002ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee4:	0c9b      	lsrs	r3, r3, #18
 8002ee6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ee8:	e002      	b.n	8002ef0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	3b01      	subs	r3, #1
 8002eee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f9      	bne.n	8002eea <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ef6:	f7ff fce1 	bl	80028bc <HAL_GetTick>
 8002efa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002efc:	e01f      	b.n	8002f3e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002efe:	f7ff fcdd 	bl	80028bc <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d918      	bls.n	8002f3e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d011      	beq.n	8002f3e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	f043 0210 	orr.w	r2, r3, #16
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2a:	f043 0201 	orr.w	r2, r3, #1
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e007      	b.n	8002f4e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d1d8      	bne.n	8002efe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000000 	.word	0x20000000
 8002f5c:	431bde83 	.word	0x431bde83

08002f60 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d12e      	bne.n	8002fd8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0201 	bic.w	r2, r2, #1
 8002f88:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f8a:	f7ff fc97 	bl	80028bc <HAL_GetTick>
 8002f8e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f90:	e01b      	b.n	8002fca <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f92:	f7ff fc93 	bl	80028bc <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d914      	bls.n	8002fca <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d10d      	bne.n	8002fca <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb2:	f043 0210 	orr.w	r2, r3, #16
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbe:	f043 0201 	orr.w	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e007      	b.n	8002fda <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d0dc      	beq.n	8002f92 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fee:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d127      	bne.n	800304c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003000:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003012:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003016:	d115      	bne.n	8003044 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800301c:	2b00      	cmp	r3, #0
 800301e:	d111      	bne.n	8003044 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003024:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003030:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d105      	bne.n	8003044 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303c:	f043 0201 	orr.w	r2, r3, #1
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f7ff fe1d 	bl	8002c84 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800304a:	e004      	b.n	8003056 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	4798      	blx	r3
}
 8003056:	bf00      	nop
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b084      	sub	sp, #16
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f7ff fe12 	bl	8002c96 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b084      	sub	sp, #16
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003086:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800308c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003098:	f043 0204 	orr.w	r2, r3, #4
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f7ff fe01 	bl	8002ca8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80030b0:	b590      	push	{r4, r7, lr}
 80030b2:	b087      	sub	sp, #28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030b8:	2300      	movs	r3, #0
 80030ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_ADCEx_Calibration_Start+0x1e>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e097      	b.n	80031fe <HAL_ADCEx_Calibration_Start+0x14e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7ff ff42 	bl	8002f60 <ADC_ConversionStop_Disable>
 80030dc:	4603      	mov	r3, r0
 80030de:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f7ff fee3 	bl	8002eac <ADC_Enable>
 80030e6:	4603      	mov	r3, r0
 80030e8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80030ea:	7dfb      	ldrb	r3, [r7, #23]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f040 8081 	bne.w	80031f4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80030fa:	f023 0302 	bic.w	r3, r3, #2
 80030fe:	f043 0202 	orr.w	r2, r3, #2
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003106:	4b40      	ldr	r3, [pc, #256]	@ (8003208 <HAL_ADCEx_Calibration_Start+0x158>)
 8003108:	681c      	ldr	r4, [r3, #0]
 800310a:	2002      	movs	r0, #2
 800310c:	f002 fb80 	bl	8005810 <HAL_RCCEx_GetPeriphCLKFreq>
 8003110:	4603      	mov	r3, r0
 8003112:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003116:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003118:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800311a:	e002      	b.n	8003122 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	3b01      	subs	r3, #1
 8003120:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1f9      	bne.n	800311c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f042 0208 	orr.w	r2, r2, #8
 8003136:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003138:	f7ff fbc0 	bl	80028bc <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800313e:	e01b      	b.n	8003178 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003140:	f7ff fbbc 	bl	80028bc <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b0a      	cmp	r3, #10
 800314c:	d914      	bls.n	8003178 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 0308 	and.w	r3, r3, #8
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00d      	beq.n	8003178 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003160:	f023 0312 	bic.w	r3, r3, #18
 8003164:	f043 0210 	orr.w	r2, r3, #16
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e042      	b.n	80031fe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 0308 	and.w	r3, r3, #8
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1dc      	bne.n	8003140 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f042 0204 	orr.w	r2, r2, #4
 8003194:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003196:	f7ff fb91 	bl	80028bc <HAL_GetTick>
 800319a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800319c:	e01b      	b.n	80031d6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800319e:	f7ff fb8d 	bl	80028bc <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b0a      	cmp	r3, #10
 80031aa:	d914      	bls.n	80031d6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00d      	beq.n	80031d6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031be:	f023 0312 	bic.w	r3, r3, #18
 80031c2:	f043 0210 	orr.w	r2, r3, #16
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e013      	b.n	80031fe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1dc      	bne.n	800319e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e8:	f023 0303 	bic.w	r3, r3, #3
 80031ec:	f043 0201 	orr.w	r2, r3, #1
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80031fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	371c      	adds	r7, #28
 8003202:	46bd      	mov	sp, r7
 8003204:	bd90      	pop	{r4, r7, pc}
 8003206:	bf00      	nop
 8003208:	20000000 	.word	0x20000000

0800320c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800321c:	4b0c      	ldr	r3, [pc, #48]	@ (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003228:	4013      	ands	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003234:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800323c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800323e:	4a04      	ldr	r2, [pc, #16]	@ (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	60d3      	str	r3, [r2, #12]
}
 8003244:	bf00      	nop
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	e000ed00 	.word	0xe000ed00

08003254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003258:	4b04      	ldr	r3, [pc, #16]	@ (800326c <__NVIC_GetPriorityGrouping+0x18>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0a1b      	lsrs	r3, r3, #8
 800325e:	f003 0307 	and.w	r3, r3, #7
}
 8003262:	4618      	mov	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	2b00      	cmp	r3, #0
 8003280:	db0b      	blt.n	800329a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	f003 021f 	and.w	r2, r3, #31
 8003288:	4906      	ldr	r1, [pc, #24]	@ (80032a4 <__NVIC_EnableIRQ+0x34>)
 800328a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	2001      	movs	r0, #1
 8003292:	fa00 f202 	lsl.w	r2, r0, r2
 8003296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr
 80032a4:	e000e100 	.word	0xe000e100

080032a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	6039      	str	r1, [r7, #0]
 80032b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	db0a      	blt.n	80032d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	490c      	ldr	r1, [pc, #48]	@ (80032f4 <__NVIC_SetPriority+0x4c>)
 80032c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c6:	0112      	lsls	r2, r2, #4
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	440b      	add	r3, r1
 80032cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d0:	e00a      	b.n	80032e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	4908      	ldr	r1, [pc, #32]	@ (80032f8 <__NVIC_SetPriority+0x50>)
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	3b04      	subs	r3, #4
 80032e0:	0112      	lsls	r2, r2, #4
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	440b      	add	r3, r1
 80032e6:	761a      	strb	r2, [r3, #24]
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	e000e100 	.word	0xe000e100
 80032f8:	e000ed00 	.word	0xe000ed00

080032fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b089      	sub	sp, #36	@ 0x24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f1c3 0307 	rsb	r3, r3, #7
 8003316:	2b04      	cmp	r3, #4
 8003318:	bf28      	it	cs
 800331a:	2304      	movcs	r3, #4
 800331c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	3304      	adds	r3, #4
 8003322:	2b06      	cmp	r3, #6
 8003324:	d902      	bls.n	800332c <NVIC_EncodePriority+0x30>
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3b03      	subs	r3, #3
 800332a:	e000      	b.n	800332e <NVIC_EncodePriority+0x32>
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003330:	f04f 32ff 	mov.w	r2, #4294967295
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	401a      	ands	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003344:	f04f 31ff 	mov.w	r1, #4294967295
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	fa01 f303 	lsl.w	r3, r1, r3
 800334e:	43d9      	mvns	r1, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003354:	4313      	orrs	r3, r2
         );
}
 8003356:	4618      	mov	r0, r3
 8003358:	3724      	adds	r7, #36	@ 0x24
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr

08003360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003370:	d301      	bcc.n	8003376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003372:	2301      	movs	r3, #1
 8003374:	e00f      	b.n	8003396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003376:	4a0a      	ldr	r2, [pc, #40]	@ (80033a0 <SysTick_Config+0x40>)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800337e:	210f      	movs	r1, #15
 8003380:	f04f 30ff 	mov.w	r0, #4294967295
 8003384:	f7ff ff90 	bl	80032a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003388:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <SysTick_Config+0x40>)
 800338a:	2200      	movs	r2, #0
 800338c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800338e:	4b04      	ldr	r3, [pc, #16]	@ (80033a0 <SysTick_Config+0x40>)
 8003390:	2207      	movs	r2, #7
 8003392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	e000e010 	.word	0xe000e010

080033a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff ff2d 	bl	800320c <__NVIC_SetPriorityGrouping>
}
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b086      	sub	sp, #24
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033cc:	f7ff ff42 	bl	8003254 <__NVIC_GetPriorityGrouping>
 80033d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	68b9      	ldr	r1, [r7, #8]
 80033d6:	6978      	ldr	r0, [r7, #20]
 80033d8:	f7ff ff90 	bl	80032fc <NVIC_EncodePriority>
 80033dc:	4602      	mov	r2, r0
 80033de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e2:	4611      	mov	r1, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff ff5f 	bl	80032a8 <__NVIC_SetPriority>
}
 80033ea:	bf00      	nop
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b082      	sub	sp, #8
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	4603      	mov	r3, r0
 80033fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff35 	bl	8003270 <__NVIC_EnableIRQ>
}
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f7ff ffa2 	bl	8003360 <SysTick_Config>
 800341c:	4603      	mov	r3, r0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
	...

08003428 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003430:	2300      	movs	r3, #0
 8003432:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e043      	b.n	80034c6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	461a      	mov	r2, r3
 8003444:	4b22      	ldr	r3, [pc, #136]	@ (80034d0 <HAL_DMA_Init+0xa8>)
 8003446:	4413      	add	r3, r2
 8003448:	4a22      	ldr	r2, [pc, #136]	@ (80034d4 <HAL_DMA_Init+0xac>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	091b      	lsrs	r3, r3, #4
 8003450:	009a      	lsls	r2, r3, #2
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a1f      	ldr	r2, [pc, #124]	@ (80034d8 <HAL_DMA_Init+0xb0>)
 800345a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2202      	movs	r2, #2
 8003460:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003472:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003476:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003480:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800348c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003498:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr
 80034d0:	bffdfff8 	.word	0xbffdfff8
 80034d4:	cccccccd 	.word	0xcccccccd
 80034d8:	40020000 	.word	0x40020000

080034dc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034ea:	2300      	movs	r3, #0
 80034ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d101      	bne.n	80034fc <HAL_DMA_Start_IT+0x20>
 80034f8:	2302      	movs	r3, #2
 80034fa:	e04b      	b.n	8003594 <HAL_DMA_Start_IT+0xb8>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b01      	cmp	r3, #1
 800350e:	d13a      	bne.n	8003586 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0201 	bic.w	r2, r2, #1
 800352c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	68b9      	ldr	r1, [r7, #8]
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 f937 	bl	80037a8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d008      	beq.n	8003554 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f042 020e 	orr.w	r2, r2, #14
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	e00f      	b.n	8003574 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 0204 	bic.w	r2, r2, #4
 8003562:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f042 020a 	orr.w	r2, r2, #10
 8003572:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0201 	orr.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]
 8003584:	e005      	b.n	8003592 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800358e:	2302      	movs	r3, #2
 8003590:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003592:	7dfb      	ldrb	r3, [r7, #23]
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b8:	2204      	movs	r2, #4
 80035ba:	409a      	lsls	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4013      	ands	r3, r2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d04f      	beq.n	8003664 <HAL_DMA_IRQHandler+0xc8>
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	f003 0304 	and.w	r3, r3, #4
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d04a      	beq.n	8003664 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0320 	and.w	r3, r3, #32
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d107      	bne.n	80035ec <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0204 	bic.w	r2, r2, #4
 80035ea:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a66      	ldr	r2, [pc, #408]	@ (800378c <HAL_DMA_IRQHandler+0x1f0>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d029      	beq.n	800364a <HAL_DMA_IRQHandler+0xae>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a65      	ldr	r2, [pc, #404]	@ (8003790 <HAL_DMA_IRQHandler+0x1f4>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d022      	beq.n	8003646 <HAL_DMA_IRQHandler+0xaa>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a63      	ldr	r2, [pc, #396]	@ (8003794 <HAL_DMA_IRQHandler+0x1f8>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d01a      	beq.n	8003640 <HAL_DMA_IRQHandler+0xa4>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a62      	ldr	r2, [pc, #392]	@ (8003798 <HAL_DMA_IRQHandler+0x1fc>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d012      	beq.n	800363a <HAL_DMA_IRQHandler+0x9e>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a60      	ldr	r2, [pc, #384]	@ (800379c <HAL_DMA_IRQHandler+0x200>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d00a      	beq.n	8003634 <HAL_DMA_IRQHandler+0x98>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a5f      	ldr	r2, [pc, #380]	@ (80037a0 <HAL_DMA_IRQHandler+0x204>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d102      	bne.n	800362e <HAL_DMA_IRQHandler+0x92>
 8003628:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800362c:	e00e      	b.n	800364c <HAL_DMA_IRQHandler+0xb0>
 800362e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003632:	e00b      	b.n	800364c <HAL_DMA_IRQHandler+0xb0>
 8003634:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003638:	e008      	b.n	800364c <HAL_DMA_IRQHandler+0xb0>
 800363a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800363e:	e005      	b.n	800364c <HAL_DMA_IRQHandler+0xb0>
 8003640:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003644:	e002      	b.n	800364c <HAL_DMA_IRQHandler+0xb0>
 8003646:	2340      	movs	r3, #64	@ 0x40
 8003648:	e000      	b.n	800364c <HAL_DMA_IRQHandler+0xb0>
 800364a:	2304      	movs	r3, #4
 800364c:	4a55      	ldr	r2, [pc, #340]	@ (80037a4 <HAL_DMA_IRQHandler+0x208>)
 800364e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 8094 	beq.w	8003782 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003662:	e08e      	b.n	8003782 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	2202      	movs	r2, #2
 800366a:	409a      	lsls	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4013      	ands	r3, r2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d056      	beq.n	8003722 <HAL_DMA_IRQHandler+0x186>
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d051      	beq.n	8003722 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0320 	and.w	r3, r3, #32
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10b      	bne.n	80036a4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 020a 	bic.w	r2, r2, #10
 800369a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a38      	ldr	r2, [pc, #224]	@ (800378c <HAL_DMA_IRQHandler+0x1f0>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d029      	beq.n	8003702 <HAL_DMA_IRQHandler+0x166>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a37      	ldr	r2, [pc, #220]	@ (8003790 <HAL_DMA_IRQHandler+0x1f4>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d022      	beq.n	80036fe <HAL_DMA_IRQHandler+0x162>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a35      	ldr	r2, [pc, #212]	@ (8003794 <HAL_DMA_IRQHandler+0x1f8>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d01a      	beq.n	80036f8 <HAL_DMA_IRQHandler+0x15c>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a34      	ldr	r2, [pc, #208]	@ (8003798 <HAL_DMA_IRQHandler+0x1fc>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d012      	beq.n	80036f2 <HAL_DMA_IRQHandler+0x156>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a32      	ldr	r2, [pc, #200]	@ (800379c <HAL_DMA_IRQHandler+0x200>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00a      	beq.n	80036ec <HAL_DMA_IRQHandler+0x150>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a31      	ldr	r2, [pc, #196]	@ (80037a0 <HAL_DMA_IRQHandler+0x204>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d102      	bne.n	80036e6 <HAL_DMA_IRQHandler+0x14a>
 80036e0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80036e4:	e00e      	b.n	8003704 <HAL_DMA_IRQHandler+0x168>
 80036e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036ea:	e00b      	b.n	8003704 <HAL_DMA_IRQHandler+0x168>
 80036ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036f0:	e008      	b.n	8003704 <HAL_DMA_IRQHandler+0x168>
 80036f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036f6:	e005      	b.n	8003704 <HAL_DMA_IRQHandler+0x168>
 80036f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036fc:	e002      	b.n	8003704 <HAL_DMA_IRQHandler+0x168>
 80036fe:	2320      	movs	r3, #32
 8003700:	e000      	b.n	8003704 <HAL_DMA_IRQHandler+0x168>
 8003702:	2302      	movs	r3, #2
 8003704:	4a27      	ldr	r2, [pc, #156]	@ (80037a4 <HAL_DMA_IRQHandler+0x208>)
 8003706:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003714:	2b00      	cmp	r3, #0
 8003716:	d034      	beq.n	8003782 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003720:	e02f      	b.n	8003782 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	2208      	movs	r2, #8
 8003728:	409a      	lsls	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4013      	ands	r3, r2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d028      	beq.n	8003784 <HAL_DMA_IRQHandler+0x1e8>
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d023      	beq.n	8003784 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 020e 	bic.w	r2, r2, #14
 800374a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003754:	2101      	movs	r1, #1
 8003756:	fa01 f202 	lsl.w	r2, r1, r2
 800375a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2201      	movs	r2, #1
 8003766:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003776:	2b00      	cmp	r3, #0
 8003778:	d004      	beq.n	8003784 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	4798      	blx	r3
    }
  }
  return;
 8003782:	bf00      	nop
 8003784:	bf00      	nop
}
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40020008 	.word	0x40020008
 8003790:	4002001c 	.word	0x4002001c
 8003794:	40020030 	.word	0x40020030
 8003798:	40020044 	.word	0x40020044
 800379c:	40020058 	.word	0x40020058
 80037a0:	4002006c 	.word	0x4002006c
 80037a4:	40020000 	.word	0x40020000

080037a8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
 80037b4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037be:	2101      	movs	r1, #1
 80037c0:	fa01 f202 	lsl.w	r2, r1, r2
 80037c4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b10      	cmp	r3, #16
 80037d4:	d108      	bne.n	80037e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037e6:	e007      	b.n	80037f8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68ba      	ldr	r2, [r7, #8]
 80037ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	60da      	str	r2, [r3, #12]
}
 80037f8:	bf00      	nop
 80037fa:	3714      	adds	r7, #20
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bc80      	pop	{r7}
 8003800:	4770      	bx	lr
	...

08003804 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003806:	b087      	sub	sp, #28
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800381a:	2300      	movs	r3, #0
 800381c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800381e:	4b2f      	ldr	r3, [pc, #188]	@ (80038dc <HAL_FLASH_Program+0xd8>)
 8003820:	7e1b      	ldrb	r3, [r3, #24]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_FLASH_Program+0x26>
 8003826:	2302      	movs	r3, #2
 8003828:	e054      	b.n	80038d4 <HAL_FLASH_Program+0xd0>
 800382a:	4b2c      	ldr	r3, [pc, #176]	@ (80038dc <HAL_FLASH_Program+0xd8>)
 800382c:	2201      	movs	r2, #1
 800382e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003830:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003834:	f000 f8a8 	bl	8003988 <FLASH_WaitForLastOperation>
 8003838:	4603      	mov	r3, r0
 800383a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800383c:	7dfb      	ldrb	r3, [r7, #23]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d144      	bne.n	80038cc <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d102      	bne.n	800384e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003848:	2301      	movs	r3, #1
 800384a:	757b      	strb	r3, [r7, #21]
 800384c:	e007      	b.n	800385e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b02      	cmp	r3, #2
 8003852:	d102      	bne.n	800385a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003854:	2302      	movs	r3, #2
 8003856:	757b      	strb	r3, [r7, #21]
 8003858:	e001      	b.n	800385e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800385a:	2304      	movs	r3, #4
 800385c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800385e:	2300      	movs	r3, #0
 8003860:	75bb      	strb	r3, [r7, #22]
 8003862:	e02d      	b.n	80038c0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003864:	7dbb      	ldrb	r3, [r7, #22]
 8003866:	005a      	lsls	r2, r3, #1
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	eb02 0c03 	add.w	ip, r2, r3
 800386e:	7dbb      	ldrb	r3, [r7, #22]
 8003870:	0119      	lsls	r1, r3, #4
 8003872:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003876:	f1c1 0620 	rsb	r6, r1, #32
 800387a:	f1a1 0020 	sub.w	r0, r1, #32
 800387e:	fa22 f401 	lsr.w	r4, r2, r1
 8003882:	fa03 f606 	lsl.w	r6, r3, r6
 8003886:	4334      	orrs	r4, r6
 8003888:	fa23 f000 	lsr.w	r0, r3, r0
 800388c:	4304      	orrs	r4, r0
 800388e:	fa23 f501 	lsr.w	r5, r3, r1
 8003892:	b2a3      	uxth	r3, r4
 8003894:	4619      	mov	r1, r3
 8003896:	4660      	mov	r0, ip
 8003898:	f000 f85a 	bl	8003950 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800389c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80038a0:	f000 f872 	bl	8003988 <FLASH_WaitForLastOperation>
 80038a4:	4603      	mov	r3, r0
 80038a6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80038a8:	4b0d      	ldr	r3, [pc, #52]	@ (80038e0 <HAL_FLASH_Program+0xdc>)
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	4a0c      	ldr	r2, [pc, #48]	@ (80038e0 <HAL_FLASH_Program+0xdc>)
 80038ae:	f023 0301 	bic.w	r3, r3, #1
 80038b2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80038b4:	7dfb      	ldrb	r3, [r7, #23]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d107      	bne.n	80038ca <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80038ba:	7dbb      	ldrb	r3, [r7, #22]
 80038bc:	3301      	adds	r3, #1
 80038be:	75bb      	strb	r3, [r7, #22]
 80038c0:	7dba      	ldrb	r2, [r7, #22]
 80038c2:	7d7b      	ldrb	r3, [r7, #21]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d3cd      	bcc.n	8003864 <HAL_FLASH_Program+0x60>
 80038c8:	e000      	b.n	80038cc <HAL_FLASH_Program+0xc8>
      {
        break;
 80038ca:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80038cc:	4b03      	ldr	r3, [pc, #12]	@ (80038dc <HAL_FLASH_Program+0xd8>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	761a      	strb	r2, [r3, #24]

  return status;
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	371c      	adds	r7, #28
 80038d8:	46bd      	mov	sp, r7
 80038da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038dc:	200007b8 	.word	0x200007b8
 80038e0:	40022000 	.word	0x40022000

080038e4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80038ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00d      	beq.n	8003916 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80038fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 80038fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003928 <HAL_FLASH_Unlock+0x44>)
 80038fe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003900:	4b08      	ldr	r3, [pc, #32]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 8003902:	4a0a      	ldr	r2, [pc, #40]	@ (800392c <HAL_FLASH_Unlock+0x48>)
 8003904:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003906:	4b07      	ldr	r3, [pc, #28]	@ (8003924 <HAL_FLASH_Unlock+0x40>)
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003916:	79fb      	ldrb	r3, [r7, #7]
}
 8003918:	4618      	mov	r0, r3
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	bc80      	pop	{r7}
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40022000 	.word	0x40022000
 8003928:	45670123 	.word	0x45670123
 800392c:	cdef89ab 	.word	0xcdef89ab

08003930 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003934:	4b05      	ldr	r3, [pc, #20]	@ (800394c <HAL_FLASH_Lock+0x1c>)
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	4a04      	ldr	r2, [pc, #16]	@ (800394c <HAL_FLASH_Lock+0x1c>)
 800393a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800393e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40022000 	.word	0x40022000

08003950 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	460b      	mov	r3, r1
 800395a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800395c:	4b08      	ldr	r3, [pc, #32]	@ (8003980 <FLASH_Program_HalfWord+0x30>)
 800395e:	2200      	movs	r2, #0
 8003960:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003962:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <FLASH_Program_HalfWord+0x34>)
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	4a07      	ldr	r2, [pc, #28]	@ (8003984 <FLASH_Program_HalfWord+0x34>)
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	887a      	ldrh	r2, [r7, #2]
 8003972:	801a      	strh	r2, [r3, #0]
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	200007b8 	.word	0x200007b8
 8003984:	40022000 	.word	0x40022000

08003988 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003990:	f7fe ff94 	bl	80028bc <HAL_GetTick>
 8003994:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003996:	e010      	b.n	80039ba <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800399e:	d00c      	beq.n	80039ba <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d007      	beq.n	80039b6 <FLASH_WaitForLastOperation+0x2e>
 80039a6:	f7fe ff89 	bl	80028bc <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d201      	bcs.n	80039ba <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e025      	b.n	8003a06 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80039ba:	4b15      	ldr	r3, [pc, #84]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1e8      	bne.n	8003998 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80039c6:	4b12      	ldr	r3, [pc, #72]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	f003 0320 	and.w	r3, r3, #32
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d002      	beq.n	80039d8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80039d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039d4:	2220      	movs	r2, #32
 80039d6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80039d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	f003 0310 	and.w	r3, r3, #16
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10b      	bne.n	80039fc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80039e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d105      	bne.n	80039fc <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80039f0:	4b07      	ldr	r3, [pc, #28]	@ (8003a10 <FLASH_WaitForLastOperation+0x88>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80039fc:	f000 f80a 	bl	8003a14 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e000      	b.n	8003a06 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	40022000 	.word	0x40022000

08003a14 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003a1e:	4b23      	ldr	r3, [pc, #140]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d009      	beq.n	8003a3e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003a2a:	4b21      	ldr	r3, [pc, #132]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a2c:	69db      	ldr	r3, [r3, #28]
 8003a2e:	f043 0302 	orr.w	r3, r3, #2
 8003a32:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a34:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f043 0310 	orr.w	r3, r3, #16
 8003a3c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003a3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0304 	and.w	r3, r3, #4
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003a4a:	4b19      	ldr	r3, [pc, #100]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a4c:	69db      	ldr	r3, [r3, #28]
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	4a17      	ldr	r2, [pc, #92]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a54:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f043 0304 	orr.w	r3, r3, #4
 8003a5c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003a5e:	4b13      	ldr	r3, [pc, #76]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00b      	beq.n	8003a82 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003a6a:	4b11      	ldr	r3, [pc, #68]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f043 0304 	orr.w	r3, r3, #4
 8003a72:	4a0f      	ldr	r2, [pc, #60]	@ (8003ab0 <FLASH_SetErrorCode+0x9c>)
 8003a74:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003a76:	4b0d      	ldr	r3, [pc, #52]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a7c:	f023 0301 	bic.w	r3, r3, #1
 8003a80:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f240 1201 	movw	r2, #257	@ 0x101
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d106      	bne.n	8003a9a <FLASH_SetErrorCode+0x86>
 8003a8c:	4b07      	ldr	r3, [pc, #28]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	4a06      	ldr	r2, [pc, #24]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a92:	f023 0301 	bic.w	r3, r3, #1
 8003a96:	61d3      	str	r3, [r2, #28]
}  
 8003a98:	e002      	b.n	8003aa0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003a9a:	4a04      	ldr	r2, [pc, #16]	@ (8003aac <FLASH_SetErrorCode+0x98>)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	60d3      	str	r3, [r2, #12]
}  
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bc80      	pop	{r7}
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	40022000 	.word	0x40022000
 8003ab0:	200007b8 	.word	0x200007b8

08003ab4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b08b      	sub	sp, #44	@ 0x2c
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ac6:	e169      	b.n	8003d9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003ac8:	2201      	movs	r2, #1
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69fa      	ldr	r2, [r7, #28]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	f040 8158 	bne.w	8003d96 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	4a9a      	ldr	r2, [pc, #616]	@ (8003d54 <HAL_GPIO_Init+0x2a0>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d05e      	beq.n	8003bae <HAL_GPIO_Init+0xfa>
 8003af0:	4a98      	ldr	r2, [pc, #608]	@ (8003d54 <HAL_GPIO_Init+0x2a0>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d875      	bhi.n	8003be2 <HAL_GPIO_Init+0x12e>
 8003af6:	4a98      	ldr	r2, [pc, #608]	@ (8003d58 <HAL_GPIO_Init+0x2a4>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d058      	beq.n	8003bae <HAL_GPIO_Init+0xfa>
 8003afc:	4a96      	ldr	r2, [pc, #600]	@ (8003d58 <HAL_GPIO_Init+0x2a4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d86f      	bhi.n	8003be2 <HAL_GPIO_Init+0x12e>
 8003b02:	4a96      	ldr	r2, [pc, #600]	@ (8003d5c <HAL_GPIO_Init+0x2a8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d052      	beq.n	8003bae <HAL_GPIO_Init+0xfa>
 8003b08:	4a94      	ldr	r2, [pc, #592]	@ (8003d5c <HAL_GPIO_Init+0x2a8>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d869      	bhi.n	8003be2 <HAL_GPIO_Init+0x12e>
 8003b0e:	4a94      	ldr	r2, [pc, #592]	@ (8003d60 <HAL_GPIO_Init+0x2ac>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d04c      	beq.n	8003bae <HAL_GPIO_Init+0xfa>
 8003b14:	4a92      	ldr	r2, [pc, #584]	@ (8003d60 <HAL_GPIO_Init+0x2ac>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d863      	bhi.n	8003be2 <HAL_GPIO_Init+0x12e>
 8003b1a:	4a92      	ldr	r2, [pc, #584]	@ (8003d64 <HAL_GPIO_Init+0x2b0>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d046      	beq.n	8003bae <HAL_GPIO_Init+0xfa>
 8003b20:	4a90      	ldr	r2, [pc, #576]	@ (8003d64 <HAL_GPIO_Init+0x2b0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d85d      	bhi.n	8003be2 <HAL_GPIO_Init+0x12e>
 8003b26:	2b12      	cmp	r3, #18
 8003b28:	d82a      	bhi.n	8003b80 <HAL_GPIO_Init+0xcc>
 8003b2a:	2b12      	cmp	r3, #18
 8003b2c:	d859      	bhi.n	8003be2 <HAL_GPIO_Init+0x12e>
 8003b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b34 <HAL_GPIO_Init+0x80>)
 8003b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b34:	08003baf 	.word	0x08003baf
 8003b38:	08003b89 	.word	0x08003b89
 8003b3c:	08003b9b 	.word	0x08003b9b
 8003b40:	08003bdd 	.word	0x08003bdd
 8003b44:	08003be3 	.word	0x08003be3
 8003b48:	08003be3 	.word	0x08003be3
 8003b4c:	08003be3 	.word	0x08003be3
 8003b50:	08003be3 	.word	0x08003be3
 8003b54:	08003be3 	.word	0x08003be3
 8003b58:	08003be3 	.word	0x08003be3
 8003b5c:	08003be3 	.word	0x08003be3
 8003b60:	08003be3 	.word	0x08003be3
 8003b64:	08003be3 	.word	0x08003be3
 8003b68:	08003be3 	.word	0x08003be3
 8003b6c:	08003be3 	.word	0x08003be3
 8003b70:	08003be3 	.word	0x08003be3
 8003b74:	08003be3 	.word	0x08003be3
 8003b78:	08003b91 	.word	0x08003b91
 8003b7c:	08003ba5 	.word	0x08003ba5
 8003b80:	4a79      	ldr	r2, [pc, #484]	@ (8003d68 <HAL_GPIO_Init+0x2b4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d013      	beq.n	8003bae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b86:	e02c      	b.n	8003be2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	623b      	str	r3, [r7, #32]
          break;
 8003b8e:	e029      	b.n	8003be4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	3304      	adds	r3, #4
 8003b96:	623b      	str	r3, [r7, #32]
          break;
 8003b98:	e024      	b.n	8003be4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	3308      	adds	r3, #8
 8003ba0:	623b      	str	r3, [r7, #32]
          break;
 8003ba2:	e01f      	b.n	8003be4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	330c      	adds	r3, #12
 8003baa:	623b      	str	r3, [r7, #32]
          break;
 8003bac:	e01a      	b.n	8003be4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d102      	bne.n	8003bbc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003bb6:	2304      	movs	r3, #4
 8003bb8:	623b      	str	r3, [r7, #32]
          break;
 8003bba:	e013      	b.n	8003be4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d105      	bne.n	8003bd0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bc4:	2308      	movs	r3, #8
 8003bc6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	69fa      	ldr	r2, [r7, #28]
 8003bcc:	611a      	str	r2, [r3, #16]
          break;
 8003bce:	e009      	b.n	8003be4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003bd0:	2308      	movs	r3, #8
 8003bd2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	69fa      	ldr	r2, [r7, #28]
 8003bd8:	615a      	str	r2, [r3, #20]
          break;
 8003bda:	e003      	b.n	8003be4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	623b      	str	r3, [r7, #32]
          break;
 8003be0:	e000      	b.n	8003be4 <HAL_GPIO_Init+0x130>
          break;
 8003be2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2bff      	cmp	r3, #255	@ 0xff
 8003be8:	d801      	bhi.n	8003bee <HAL_GPIO_Init+0x13a>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	e001      	b.n	8003bf2 <HAL_GPIO_Init+0x13e>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	3304      	adds	r3, #4
 8003bf2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	2bff      	cmp	r3, #255	@ 0xff
 8003bf8:	d802      	bhi.n	8003c00 <HAL_GPIO_Init+0x14c>
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	e002      	b.n	8003c06 <HAL_GPIO_Init+0x152>
 8003c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c02:	3b08      	subs	r3, #8
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	210f      	movs	r1, #15
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	fa01 f303 	lsl.w	r3, r1, r3
 8003c14:	43db      	mvns	r3, r3
 8003c16:	401a      	ands	r2, r3
 8003c18:	6a39      	ldr	r1, [r7, #32]
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c20:	431a      	orrs	r2, r3
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 80b1 	beq.w	8003d96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c34:	4b4d      	ldr	r3, [pc, #308]	@ (8003d6c <HAL_GPIO_Init+0x2b8>)
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	4a4c      	ldr	r2, [pc, #304]	@ (8003d6c <HAL_GPIO_Init+0x2b8>)
 8003c3a:	f043 0301 	orr.w	r3, r3, #1
 8003c3e:	6193      	str	r3, [r2, #24]
 8003c40:	4b4a      	ldr	r3, [pc, #296]	@ (8003d6c <HAL_GPIO_Init+0x2b8>)
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c4c:	4a48      	ldr	r2, [pc, #288]	@ (8003d70 <HAL_GPIO_Init+0x2bc>)
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c50:	089b      	lsrs	r3, r3, #2
 8003c52:	3302      	adds	r3, #2
 8003c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	220f      	movs	r2, #15
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a40      	ldr	r2, [pc, #256]	@ (8003d74 <HAL_GPIO_Init+0x2c0>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d013      	beq.n	8003ca0 <HAL_GPIO_Init+0x1ec>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a3f      	ldr	r2, [pc, #252]	@ (8003d78 <HAL_GPIO_Init+0x2c4>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d00d      	beq.n	8003c9c <HAL_GPIO_Init+0x1e8>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a3e      	ldr	r2, [pc, #248]	@ (8003d7c <HAL_GPIO_Init+0x2c8>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d007      	beq.n	8003c98 <HAL_GPIO_Init+0x1e4>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d80 <HAL_GPIO_Init+0x2cc>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d101      	bne.n	8003c94 <HAL_GPIO_Init+0x1e0>
 8003c90:	2303      	movs	r3, #3
 8003c92:	e006      	b.n	8003ca2 <HAL_GPIO_Init+0x1ee>
 8003c94:	2304      	movs	r3, #4
 8003c96:	e004      	b.n	8003ca2 <HAL_GPIO_Init+0x1ee>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e002      	b.n	8003ca2 <HAL_GPIO_Init+0x1ee>
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e000      	b.n	8003ca2 <HAL_GPIO_Init+0x1ee>
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca4:	f002 0203 	and.w	r2, r2, #3
 8003ca8:	0092      	lsls	r2, r2, #2
 8003caa:	4093      	lsls	r3, r2
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003cb2:	492f      	ldr	r1, [pc, #188]	@ (8003d70 <HAL_GPIO_Init+0x2bc>)
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb6:	089b      	lsrs	r3, r3, #2
 8003cb8:	3302      	adds	r3, #2
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d006      	beq.n	8003cda <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ccc:	4b2d      	ldr	r3, [pc, #180]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	492c      	ldr	r1, [pc, #176]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	608b      	str	r3, [r1, #8]
 8003cd8:	e006      	b.n	8003ce8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003cda:	4b2a      	ldr	r3, [pc, #168]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003cdc:	689a      	ldr	r2, [r3, #8]
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	4928      	ldr	r1, [pc, #160]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d006      	beq.n	8003d02 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003cf4:	4b23      	ldr	r3, [pc, #140]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003cf6:	68da      	ldr	r2, [r3, #12]
 8003cf8:	4922      	ldr	r1, [pc, #136]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	60cb      	str	r3, [r1, #12]
 8003d00:	e006      	b.n	8003d10 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d02:	4b20      	ldr	r3, [pc, #128]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	491e      	ldr	r1, [pc, #120]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d006      	beq.n	8003d2a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d1c:	4b19      	ldr	r3, [pc, #100]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	4918      	ldr	r1, [pc, #96]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	604b      	str	r3, [r1, #4]
 8003d28:	e006      	b.n	8003d38 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d2a:	4b16      	ldr	r3, [pc, #88]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	4914      	ldr	r1, [pc, #80]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d021      	beq.n	8003d88 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d44:	4b0f      	ldr	r3, [pc, #60]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	490e      	ldr	r1, [pc, #56]	@ (8003d84 <HAL_GPIO_Init+0x2d0>)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	600b      	str	r3, [r1, #0]
 8003d50:	e021      	b.n	8003d96 <HAL_GPIO_Init+0x2e2>
 8003d52:	bf00      	nop
 8003d54:	10320000 	.word	0x10320000
 8003d58:	10310000 	.word	0x10310000
 8003d5c:	10220000 	.word	0x10220000
 8003d60:	10210000 	.word	0x10210000
 8003d64:	10120000 	.word	0x10120000
 8003d68:	10110000 	.word	0x10110000
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	40010000 	.word	0x40010000
 8003d74:	40010800 	.word	0x40010800
 8003d78:	40010c00 	.word	0x40010c00
 8003d7c:	40011000 	.word	0x40011000
 8003d80:	40011400 	.word	0x40011400
 8003d84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d88:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <HAL_GPIO_Init+0x304>)
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	4909      	ldr	r1, [pc, #36]	@ (8003db8 <HAL_GPIO_Init+0x304>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d98:	3301      	adds	r3, #1
 8003d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da2:	fa22 f303 	lsr.w	r3, r2, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f47f ae8e 	bne.w	8003ac8 <HAL_GPIO_Init+0x14>
  }
}
 8003dac:	bf00      	nop
 8003dae:	bf00      	nop
 8003db0:	372c      	adds	r7, #44	@ 0x2c
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bc80      	pop	{r7}
 8003db6:	4770      	bx	lr
 8003db8:	40010400 	.word	0x40010400

08003dbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	887b      	ldrh	r3, [r7, #2]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d002      	beq.n	8003dda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	73fb      	strb	r3, [r7, #15]
 8003dd8:	e001      	b.n	8003dde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3714      	adds	r7, #20
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bc80      	pop	{r7}
 8003de8:	4770      	bx	lr

08003dea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
 8003df2:	460b      	mov	r3, r1
 8003df4:	807b      	strh	r3, [r7, #2]
 8003df6:	4613      	mov	r3, r2
 8003df8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dfa:	787b      	ldrb	r3, [r7, #1]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e00:	887a      	ldrh	r2, [r7, #2]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003e06:	e003      	b.n	8003e10 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003e08:	887b      	ldrh	r3, [r7, #2]
 8003e0a:	041a      	lsls	r2, r3, #16
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	611a      	str	r2, [r3, #16]
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr
	...

08003e1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e12b      	b.n	8004086 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d106      	bne.n	8003e48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7fd feb2 	bl	8001bac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2224      	movs	r2, #36	@ 0x24
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0201 	bic.w	r2, r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e80:	f001 fbca 	bl	8005618 <HAL_RCC_GetPCLK1Freq>
 8003e84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	4a81      	ldr	r2, [pc, #516]	@ (8004090 <HAL_I2C_Init+0x274>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d807      	bhi.n	8003ea0 <HAL_I2C_Init+0x84>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4a80      	ldr	r2, [pc, #512]	@ (8004094 <HAL_I2C_Init+0x278>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	bf94      	ite	ls
 8003e98:	2301      	movls	r3, #1
 8003e9a:	2300      	movhi	r3, #0
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	e006      	b.n	8003eae <HAL_I2C_Init+0x92>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	4a7d      	ldr	r2, [pc, #500]	@ (8004098 <HAL_I2C_Init+0x27c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	bf94      	ite	ls
 8003ea8:	2301      	movls	r3, #1
 8003eaa:	2300      	movhi	r3, #0
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e0e7      	b.n	8004086 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	4a78      	ldr	r2, [pc, #480]	@ (800409c <HAL_I2C_Init+0x280>)
 8003eba:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebe:	0c9b      	lsrs	r3, r3, #18
 8003ec0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	4a6a      	ldr	r2, [pc, #424]	@ (8004090 <HAL_I2C_Init+0x274>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d802      	bhi.n	8003ef0 <HAL_I2C_Init+0xd4>
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	3301      	adds	r3, #1
 8003eee:	e009      	b.n	8003f04 <HAL_I2C_Init+0xe8>
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003ef6:	fb02 f303 	mul.w	r3, r2, r3
 8003efa:	4a69      	ldr	r2, [pc, #420]	@ (80040a0 <HAL_I2C_Init+0x284>)
 8003efc:	fba2 2303 	umull	r2, r3, r2, r3
 8003f00:	099b      	lsrs	r3, r3, #6
 8003f02:	3301      	adds	r3, #1
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6812      	ldr	r2, [r2, #0]
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f16:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	495c      	ldr	r1, [pc, #368]	@ (8004090 <HAL_I2C_Init+0x274>)
 8003f20:	428b      	cmp	r3, r1
 8003f22:	d819      	bhi.n	8003f58 <HAL_I2C_Init+0x13c>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	1e59      	subs	r1, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f32:	1c59      	adds	r1, r3, #1
 8003f34:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f38:	400b      	ands	r3, r1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <HAL_I2C_Init+0x138>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	1e59      	subs	r1, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f52:	e051      	b.n	8003ff8 <HAL_I2C_Init+0x1dc>
 8003f54:	2304      	movs	r3, #4
 8003f56:	e04f      	b.n	8003ff8 <HAL_I2C_Init+0x1dc>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d111      	bne.n	8003f84 <HAL_I2C_Init+0x168>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	1e58      	subs	r0, r3, #1
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6859      	ldr	r1, [r3, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	440b      	add	r3, r1
 8003f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f72:	3301      	adds	r3, #1
 8003f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	bf0c      	ite	eq
 8003f7c:	2301      	moveq	r3, #1
 8003f7e:	2300      	movne	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	e012      	b.n	8003faa <HAL_I2C_Init+0x18e>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1e58      	subs	r0, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6859      	ldr	r1, [r3, #4]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	0099      	lsls	r1, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	bf0c      	ite	eq
 8003fa4:	2301      	moveq	r3, #1
 8003fa6:	2300      	movne	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <HAL_I2C_Init+0x196>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e022      	b.n	8003ff8 <HAL_I2C_Init+0x1dc>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10e      	bne.n	8003fd8 <HAL_I2C_Init+0x1bc>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	1e58      	subs	r0, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6859      	ldr	r1, [r3, #4]
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	440b      	add	r3, r1
 8003fc8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fcc:	3301      	adds	r3, #1
 8003fce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fd6:	e00f      	b.n	8003ff8 <HAL_I2C_Init+0x1dc>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	1e58      	subs	r0, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6859      	ldr	r1, [r3, #4]
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	0099      	lsls	r1, r3, #2
 8003fe8:	440b      	add	r3, r1
 8003fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fee:	3301      	adds	r3, #1
 8003ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ff4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	6809      	ldr	r1, [r1, #0]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69da      	ldr	r2, [r3, #28]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	430a      	orrs	r2, r1
 800401a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004026:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	6911      	ldr	r1, [r2, #16]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68d2      	ldr	r2, [r2, #12]
 8004032:	4311      	orrs	r1, r2
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	6812      	ldr	r2, [r2, #0]
 8004038:	430b      	orrs	r3, r1
 800403a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695a      	ldr	r2, [r3, #20]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f042 0201 	orr.w	r2, r2, #1
 8004066:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	000186a0 	.word	0x000186a0
 8004094:	001e847f 	.word	0x001e847f
 8004098:	003d08ff 	.word	0x003d08ff
 800409c:	431bde83 	.word	0x431bde83
 80040a0:	10624dd3 	.word	0x10624dd3

080040a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	607a      	str	r2, [r7, #4]
 80040ae:	461a      	mov	r2, r3
 80040b0:	460b      	mov	r3, r1
 80040b2:	817b      	strh	r3, [r7, #10]
 80040b4:	4613      	mov	r3, r2
 80040b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040b8:	f7fe fc00 	bl	80028bc <HAL_GetTick>
 80040bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b20      	cmp	r3, #32
 80040c8:	f040 80e0 	bne.w	800428c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	2319      	movs	r3, #25
 80040d2:	2201      	movs	r2, #1
 80040d4:	4970      	ldr	r1, [pc, #448]	@ (8004298 <HAL_I2C_Master_Transmit+0x1f4>)
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 fc9e 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80040e2:	2302      	movs	r3, #2
 80040e4:	e0d3      	b.n	800428e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d101      	bne.n	80040f4 <HAL_I2C_Master_Transmit+0x50>
 80040f0:	2302      	movs	r3, #2
 80040f2:	e0cc      	b.n	800428e <HAL_I2C_Master_Transmit+0x1ea>
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b01      	cmp	r3, #1
 8004108:	d007      	beq.n	800411a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f042 0201 	orr.w	r2, r2, #1
 8004118:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004128:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2221      	movs	r2, #33	@ 0x21
 800412e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2210      	movs	r2, #16
 8004136:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	893a      	ldrh	r2, [r7, #8]
 800414a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004150:	b29a      	uxth	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	4a50      	ldr	r2, [pc, #320]	@ (800429c <HAL_I2C_Master_Transmit+0x1f8>)
 800415a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800415c:	8979      	ldrh	r1, [r7, #10]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	6a3a      	ldr	r2, [r7, #32]
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 fb08 	bl	8004778 <I2C_MasterRequestWrite>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e08d      	b.n	800428e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004172:	2300      	movs	r3, #0
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	613b      	str	r3, [r7, #16]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	613b      	str	r3, [r7, #16]
 8004186:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004188:	e066      	b.n	8004258 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	6a39      	ldr	r1, [r7, #32]
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 fd5c 	bl	8004c4c <I2C_WaitOnTXEFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00d      	beq.n	80041b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d107      	bne.n	80041b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e06b      	b.n	800428e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	781a      	ldrb	r2, [r3, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041de:	3b01      	subs	r3, #1
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d11b      	bne.n	800422c <HAL_I2C_Master_Transmit+0x188>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d017      	beq.n	800422c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	781a      	ldrb	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004224:	3b01      	subs	r3, #1
 8004226:	b29a      	uxth	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	6a39      	ldr	r1, [r7, #32]
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 fd53 	bl	8004cdc <I2C_WaitOnBTFFlagUntilTimeout>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d00d      	beq.n	8004258 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004240:	2b04      	cmp	r3, #4
 8004242:	d107      	bne.n	8004254 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004252:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e01a      	b.n	800428e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425c:	2b00      	cmp	r3, #0
 800425e:	d194      	bne.n	800418a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800426e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2220      	movs	r2, #32
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004288:	2300      	movs	r3, #0
 800428a:	e000      	b.n	800428e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800428c:	2302      	movs	r3, #2
  }
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	00100002 	.word	0x00100002
 800429c:	ffff0000 	.word	0xffff0000

080042a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b08c      	sub	sp, #48	@ 0x30
 80042a4:	af02      	add	r7, sp, #8
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	607a      	str	r2, [r7, #4]
 80042aa:	461a      	mov	r2, r3
 80042ac:	460b      	mov	r3, r1
 80042ae:	817b      	strh	r3, [r7, #10]
 80042b0:	4613      	mov	r3, r2
 80042b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042b8:	f7fe fb00 	bl	80028bc <HAL_GetTick>
 80042bc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b20      	cmp	r3, #32
 80042c8:	f040 824b 	bne.w	8004762 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	2319      	movs	r3, #25
 80042d2:	2201      	movs	r2, #1
 80042d4:	497f      	ldr	r1, [pc, #508]	@ (80044d4 <HAL_I2C_Master_Receive+0x234>)
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 fb9e 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80042e2:	2302      	movs	r3, #2
 80042e4:	e23e      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_I2C_Master_Receive+0x54>
 80042f0:	2302      	movs	r3, #2
 80042f2:	e237      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	2b01      	cmp	r3, #1
 8004308:	d007      	beq.n	800431a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 0201 	orr.w	r2, r2, #1
 8004318:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004328:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2222      	movs	r2, #34	@ 0x22
 800432e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2210      	movs	r2, #16
 8004336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	893a      	ldrh	r2, [r7, #8]
 800434a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004350:	b29a      	uxth	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	4a5f      	ldr	r2, [pc, #380]	@ (80044d8 <HAL_I2C_Master_Receive+0x238>)
 800435a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800435c:	8979      	ldrh	r1, [r7, #10]
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f000 fa8a 	bl	800487c <I2C_MasterRequestRead>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e1f8      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004376:	2b00      	cmp	r3, #0
 8004378:	d113      	bne.n	80043a2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800437a:	2300      	movs	r3, #0
 800437c:	61fb      	str	r3, [r7, #28]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	61fb      	str	r3, [r7, #28]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	61fb      	str	r3, [r7, #28]
 800438e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800439e:	601a      	str	r2, [r3, #0]
 80043a0:	e1cc      	b.n	800473c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d11e      	bne.n	80043e8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043ba:	b672      	cpsid	i
}
 80043bc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043be:	2300      	movs	r3, #0
 80043c0:	61bb      	str	r3, [r7, #24]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	61bb      	str	r3, [r7, #24]
 80043d2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80043e4:	b662      	cpsie	i
}
 80043e6:	e035      	b.n	8004454 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d11e      	bne.n	800442e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004400:	b672      	cpsid	i
}
 8004402:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004404:	2300      	movs	r3, #0
 8004406:	617b      	str	r3, [r7, #20]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	617b      	str	r3, [r7, #20]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	617b      	str	r3, [r7, #20]
 8004418:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004428:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800442a:	b662      	cpsie	i
}
 800442c:	e012      	b.n	8004454 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800443c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800443e:	2300      	movs	r3, #0
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	613b      	str	r3, [r7, #16]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	613b      	str	r3, [r7, #16]
 8004452:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004454:	e172      	b.n	800473c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445a:	2b03      	cmp	r3, #3
 800445c:	f200 811f 	bhi.w	800469e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004464:	2b01      	cmp	r3, #1
 8004466:	d123      	bne.n	80044b0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f000 fc7d 	bl	8004d6c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e173      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	691a      	ldr	r2, [r3, #16]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004486:	b2d2      	uxtb	r2, r2
 8004488:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	1c5a      	adds	r2, r3, #1
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044ae:	e145      	b.n	800473c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d152      	bne.n	800455e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044be:	2200      	movs	r2, #0
 80044c0:	4906      	ldr	r1, [pc, #24]	@ (80044dc <HAL_I2C_Master_Receive+0x23c>)
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 faa8 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d008      	beq.n	80044e0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e148      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
 80044d2:	bf00      	nop
 80044d4:	00100002 	.word	0x00100002
 80044d8:	ffff0000 	.word	0xffff0000
 80044dc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80044e0:	b672      	cpsid	i
}
 80044e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	691a      	ldr	r2, [r3, #16]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fe:	b2d2      	uxtb	r2, r2
 8004500:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004506:	1c5a      	adds	r2, r3, #1
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004510:	3b01      	subs	r3, #1
 8004512:	b29a      	uxth	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451c:	b29b      	uxth	r3, r3
 800451e:	3b01      	subs	r3, #1
 8004520:	b29a      	uxth	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004526:	b662      	cpsie	i
}
 8004528:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	b2d2      	uxtb	r2, r2
 8004536:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004546:	3b01      	subs	r3, #1
 8004548:	b29a      	uxth	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004552:	b29b      	uxth	r3, r3
 8004554:	3b01      	subs	r3, #1
 8004556:	b29a      	uxth	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800455c:	e0ee      	b.n	800473c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800455e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004564:	2200      	movs	r2, #0
 8004566:	4981      	ldr	r1, [pc, #516]	@ (800476c <HAL_I2C_Master_Receive+0x4cc>)
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f000 fa55 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d001      	beq.n	8004578 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e0f5      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004586:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004588:	b672      	cpsid	i
}
 800458a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	1c5a      	adds	r2, r3, #1
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a8:	3b01      	subs	r3, #1
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80045be:	4b6c      	ldr	r3, [pc, #432]	@ (8004770 <HAL_I2C_Master_Receive+0x4d0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	08db      	lsrs	r3, r3, #3
 80045c4:	4a6b      	ldr	r2, [pc, #428]	@ (8004774 <HAL_I2C_Master_Receive+0x4d4>)
 80045c6:	fba2 2303 	umull	r2, r3, r2, r3
 80045ca:	0a1a      	lsrs	r2, r3, #8
 80045cc:	4613      	mov	r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4413      	add	r3, r2
 80045d2:	00da      	lsls	r2, r3, #3
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80045d8:	6a3b      	ldr	r3, [r7, #32]
 80045da:	3b01      	subs	r3, #1
 80045dc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80045de:	6a3b      	ldr	r3, [r7, #32]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d118      	bne.n	8004616 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fe:	f043 0220 	orr.w	r2, r3, #32
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004606:	b662      	cpsie	i
}
 8004608:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e0a6      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b04      	cmp	r3, #4
 8004622:	d1d9      	bne.n	80045d8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004632:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	691a      	ldr	r2, [r3, #16]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463e:	b2d2      	uxtb	r2, r2
 8004640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	1c5a      	adds	r2, r3, #1
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004650:	3b01      	subs	r3, #1
 8004652:	b29a      	uxth	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465c:	b29b      	uxth	r3, r3
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004666:	b662      	cpsie	i
}
 8004668:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	691a      	ldr	r2, [r3, #16]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004674:	b2d2      	uxtb	r2, r2
 8004676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004692:	b29b      	uxth	r3, r3
 8004694:	3b01      	subs	r3, #1
 8004696:	b29a      	uxth	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800469c:	e04e      	b.n	800473c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800469e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fb62 	bl	8004d6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e058      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	691a      	ldr	r2, [r3, #16]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	b2d2      	uxtb	r2, r2
 80046be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046da:	b29b      	uxth	r3, r3
 80046dc:	3b01      	subs	r3, #1
 80046de:	b29a      	uxth	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d124      	bne.n	800473c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f6:	2b03      	cmp	r3, #3
 80046f8:	d107      	bne.n	800470a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004708:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004714:	b2d2      	uxtb	r2, r2
 8004716:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	1c5a      	adds	r2, r3, #1
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004726:	3b01      	subs	r3, #1
 8004728:	b29a      	uxth	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004732:	b29b      	uxth	r3, r3
 8004734:	3b01      	subs	r3, #1
 8004736:	b29a      	uxth	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004740:	2b00      	cmp	r3, #0
 8004742:	f47f ae88 	bne.w	8004456 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2220      	movs	r2, #32
 800474a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	e000      	b.n	8004764 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004762:	2302      	movs	r3, #2
  }
}
 8004764:	4618      	mov	r0, r3
 8004766:	3728      	adds	r7, #40	@ 0x28
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	00010004 	.word	0x00010004
 8004770:	20000000 	.word	0x20000000
 8004774:	14f8b589 	.word	0x14f8b589

08004778 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b088      	sub	sp, #32
 800477c:	af02      	add	r7, sp, #8
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	607a      	str	r2, [r7, #4]
 8004782:	603b      	str	r3, [r7, #0]
 8004784:	460b      	mov	r3, r1
 8004786:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	2b08      	cmp	r3, #8
 8004792:	d006      	beq.n	80047a2 <I2C_MasterRequestWrite+0x2a>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d003      	beq.n	80047a2 <I2C_MasterRequestWrite+0x2a>
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047a0:	d108      	bne.n	80047b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047b0:	601a      	str	r2, [r3, #0]
 80047b2:	e00b      	b.n	80047cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b8:	2b12      	cmp	r3, #18
 80047ba:	d107      	bne.n	80047cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f000 f91d 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00d      	beq.n	8004800 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047f2:	d103      	bne.n	80047fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e035      	b.n	800486c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004808:	d108      	bne.n	800481c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800480a:	897b      	ldrh	r3, [r7, #10]
 800480c:	b2db      	uxtb	r3, r3
 800480e:	461a      	mov	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004818:	611a      	str	r2, [r3, #16]
 800481a:	e01b      	b.n	8004854 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800481c:	897b      	ldrh	r3, [r7, #10]
 800481e:	11db      	asrs	r3, r3, #7
 8004820:	b2db      	uxtb	r3, r3
 8004822:	f003 0306 	and.w	r3, r3, #6
 8004826:	b2db      	uxtb	r3, r3
 8004828:	f063 030f 	orn	r3, r3, #15
 800482c:	b2da      	uxtb	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	490e      	ldr	r1, [pc, #56]	@ (8004874 <I2C_MasterRequestWrite+0xfc>)
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 f966 	bl	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e010      	b.n	800486c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800484a:	897b      	ldrh	r3, [r7, #10]
 800484c:	b2da      	uxtb	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	4907      	ldr	r1, [pc, #28]	@ (8004878 <I2C_MasterRequestWrite+0x100>)
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 f956 	bl	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e000      	b.n	800486c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	00010008 	.word	0x00010008
 8004878:	00010002 	.word	0x00010002

0800487c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b088      	sub	sp, #32
 8004880:	af02      	add	r7, sp, #8
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	607a      	str	r2, [r7, #4]
 8004886:	603b      	str	r3, [r7, #0]
 8004888:	460b      	mov	r3, r1
 800488a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004890:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	d006      	beq.n	80048b6 <I2C_MasterRequestRead+0x3a>
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d003      	beq.n	80048b6 <I2C_MasterRequestRead+0x3a>
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048b4:	d108      	bne.n	80048c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	e00b      	b.n	80048e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048cc:	2b11      	cmp	r3, #17
 80048ce:	d107      	bne.n	80048e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048ec:	68f8      	ldr	r0, [r7, #12]
 80048ee:	f000 f893 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00d      	beq.n	8004914 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004906:	d103      	bne.n	8004910 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800490e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e079      	b.n	8004a08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800491c:	d108      	bne.n	8004930 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800491e:	897b      	ldrh	r3, [r7, #10]
 8004920:	b2db      	uxtb	r3, r3
 8004922:	f043 0301 	orr.w	r3, r3, #1
 8004926:	b2da      	uxtb	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	611a      	str	r2, [r3, #16]
 800492e:	e05f      	b.n	80049f0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004930:	897b      	ldrh	r3, [r7, #10]
 8004932:	11db      	asrs	r3, r3, #7
 8004934:	b2db      	uxtb	r3, r3
 8004936:	f003 0306 	and.w	r3, r3, #6
 800493a:	b2db      	uxtb	r3, r3
 800493c:	f063 030f 	orn	r3, r3, #15
 8004940:	b2da      	uxtb	r2, r3
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	4930      	ldr	r1, [pc, #192]	@ (8004a10 <I2C_MasterRequestRead+0x194>)
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 f8dc 	bl	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d001      	beq.n	800495e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e054      	b.n	8004a08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800495e:	897b      	ldrh	r3, [r7, #10]
 8004960:	b2da      	uxtb	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	4929      	ldr	r1, [pc, #164]	@ (8004a14 <I2C_MasterRequestRead+0x198>)
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 f8cc 	bl	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e044      	b.n	8004a08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800497e:	2300      	movs	r3, #0
 8004980:	613b      	str	r3, [r7, #16]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	613b      	str	r3, [r7, #16]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049a2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 f831 	bl	8004a18 <I2C_WaitOnFlagUntilTimeout>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00d      	beq.n	80049d8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ca:	d103      	bne.n	80049d4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049d2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e017      	b.n	8004a08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80049d8:	897b      	ldrh	r3, [r7, #10]
 80049da:	11db      	asrs	r3, r3, #7
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	f003 0306 	and.w	r3, r3, #6
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	f063 030e 	orn	r3, r3, #14
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	4907      	ldr	r1, [pc, #28]	@ (8004a14 <I2C_MasterRequestRead+0x198>)
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f888 	bl	8004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e000      	b.n	8004a08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3718      	adds	r7, #24
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	00010008 	.word	0x00010008
 8004a14:	00010002 	.word	0x00010002

08004a18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	4613      	mov	r3, r2
 8004a26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a28:	e048      	b.n	8004abc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a30:	d044      	beq.n	8004abc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a32:	f7fd ff43 	bl	80028bc <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d302      	bcc.n	8004a48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d139      	bne.n	8004abc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	0c1b      	lsrs	r3, r3, #16
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d10d      	bne.n	8004a6e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	43da      	mvns	r2, r3
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bf0c      	ite	eq
 8004a64:	2301      	moveq	r3, #1
 8004a66:	2300      	movne	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	e00c      	b.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	43da      	mvns	r2, r3
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf0c      	ite	eq
 8004a80:	2301      	moveq	r3, #1
 8004a82:	2300      	movne	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	461a      	mov	r2, r3
 8004a88:	79fb      	ldrb	r3, [r7, #7]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d116      	bne.n	8004abc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa8:	f043 0220 	orr.w	r2, r3, #32
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e023      	b.n	8004b04 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	0c1b      	lsrs	r3, r3, #16
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d10d      	bne.n	8004ae2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	43da      	mvns	r2, r3
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	bf0c      	ite	eq
 8004ad8:	2301      	moveq	r3, #1
 8004ada:	2300      	movne	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	461a      	mov	r2, r3
 8004ae0:	e00c      	b.n	8004afc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	43da      	mvns	r2, r3
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	4013      	ands	r3, r2
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	bf0c      	ite	eq
 8004af4:	2301      	moveq	r3, #1
 8004af6:	2300      	movne	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	461a      	mov	r2, r3
 8004afc:	79fb      	ldrb	r3, [r7, #7]
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d093      	beq.n	8004a2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3710      	adds	r7, #16
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
 8004b18:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b1a:	e071      	b.n	8004c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b2a:	d123      	bne.n	8004b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b3a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b60:	f043 0204 	orr.w	r2, r3, #4
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e067      	b.n	8004c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7a:	d041      	beq.n	8004c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b7c:	f7fd fe9e 	bl	80028bc <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d302      	bcc.n	8004b92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d136      	bne.n	8004c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	0c1b      	lsrs	r3, r3, #16
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d10c      	bne.n	8004bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	43da      	mvns	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	bf14      	ite	ne
 8004bae:	2301      	movne	r3, #1
 8004bb0:	2300      	moveq	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	e00b      	b.n	8004bce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	43da      	mvns	r2, r3
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	bf14      	ite	ne
 8004bc8:	2301      	movne	r3, #1
 8004bca:	2300      	moveq	r3, #0
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d016      	beq.n	8004c00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bec:	f043 0220 	orr.w	r2, r3, #32
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e021      	b.n	8004c44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	0c1b      	lsrs	r3, r3, #16
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d10c      	bne.n	8004c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	695b      	ldr	r3, [r3, #20]
 8004c10:	43da      	mvns	r2, r3
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	4013      	ands	r3, r2
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	bf14      	ite	ne
 8004c1c:	2301      	movne	r3, #1
 8004c1e:	2300      	moveq	r3, #0
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	e00b      	b.n	8004c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	43da      	mvns	r2, r3
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	4013      	ands	r3, r2
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	bf14      	ite	ne
 8004c36:	2301      	movne	r3, #1
 8004c38:	2300      	moveq	r3, #0
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f47f af6d 	bne.w	8004b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c58:	e034      	b.n	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f000 f8e3 	bl	8004e26 <I2C_IsAcknowledgeFailed>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e034      	b.n	8004cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c70:	d028      	beq.n	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c72:	f7fd fe23 	bl	80028bc <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d302      	bcc.n	8004c88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d11d      	bne.n	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c92:	2b80      	cmp	r3, #128	@ 0x80
 8004c94:	d016      	beq.n	8004cc4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb0:	f043 0220 	orr.w	r2, r3, #32
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e007      	b.n	8004cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cce:	2b80      	cmp	r3, #128	@ 0x80
 8004cd0:	d1c3      	bne.n	8004c5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ce8:	e034      	b.n	8004d54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f89b 	bl	8004e26 <I2C_IsAcknowledgeFailed>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e034      	b.n	8004d64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d00:	d028      	beq.n	8004d54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d02:	f7fd fddb 	bl	80028bc <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d302      	bcc.n	8004d18 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d11d      	bne.n	8004d54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	695b      	ldr	r3, [r3, #20]
 8004d1e:	f003 0304 	and.w	r3, r3, #4
 8004d22:	2b04      	cmp	r3, #4
 8004d24:	d016      	beq.n	8004d54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	f043 0220 	orr.w	r2, r3, #32
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e007      	b.n	8004d64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b04      	cmp	r3, #4
 8004d60:	d1c3      	bne.n	8004cea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d78:	e049      	b.n	8004e0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	f003 0310 	and.w	r3, r3, #16
 8004d84:	2b10      	cmp	r3, #16
 8004d86:	d119      	bne.n	8004dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f06f 0210 	mvn.w	r2, #16
 8004d90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e030      	b.n	8004e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dbc:	f7fd fd7e 	bl	80028bc <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d302      	bcc.n	8004dd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d11d      	bne.n	8004e0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	695b      	ldr	r3, [r3, #20]
 8004dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ddc:	2b40      	cmp	r3, #64	@ 0x40
 8004dde:	d016      	beq.n	8004e0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfa:	f043 0220 	orr.w	r2, r3, #32
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e007      	b.n	8004e1e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e18:	2b40      	cmp	r3, #64	@ 0x40
 8004e1a:	d1ae      	bne.n	8004d7a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e26:	b480      	push	{r7}
 8004e28:	b083      	sub	sp, #12
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e3c:	d11b      	bne.n	8004e76 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e46:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2220      	movs	r2, #32
 8004e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e62:	f043 0204 	orr.w	r2, r3, #4
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bc80      	pop	{r7}
 8004e80:	4770      	bx	lr
	...

08004e84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b086      	sub	sp, #24
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e272      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f000 8087 	beq.w	8004fb2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ea4:	4b92      	ldr	r3, [pc, #584]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f003 030c 	and.w	r3, r3, #12
 8004eac:	2b04      	cmp	r3, #4
 8004eae:	d00c      	beq.n	8004eca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004eb0:	4b8f      	ldr	r3, [pc, #572]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f003 030c 	and.w	r3, r3, #12
 8004eb8:	2b08      	cmp	r3, #8
 8004eba:	d112      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x5e>
 8004ebc:	4b8c      	ldr	r3, [pc, #560]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ec8:	d10b      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eca:	4b89      	ldr	r3, [pc, #548]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d06c      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x12c>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d168      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e24c      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eea:	d106      	bne.n	8004efa <HAL_RCC_OscConfig+0x76>
 8004eec:	4b80      	ldr	r3, [pc, #512]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a7f      	ldr	r2, [pc, #508]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef6:	6013      	str	r3, [r2, #0]
 8004ef8:	e02e      	b.n	8004f58 <HAL_RCC_OscConfig+0xd4>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10c      	bne.n	8004f1c <HAL_RCC_OscConfig+0x98>
 8004f02:	4b7b      	ldr	r3, [pc, #492]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a7a      	ldr	r2, [pc, #488]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f0c:	6013      	str	r3, [r2, #0]
 8004f0e:	4b78      	ldr	r3, [pc, #480]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a77      	ldr	r2, [pc, #476]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f18:	6013      	str	r3, [r2, #0]
 8004f1a:	e01d      	b.n	8004f58 <HAL_RCC_OscConfig+0xd4>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f24:	d10c      	bne.n	8004f40 <HAL_RCC_OscConfig+0xbc>
 8004f26:	4b72      	ldr	r3, [pc, #456]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a71      	ldr	r2, [pc, #452]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f30:	6013      	str	r3, [r2, #0]
 8004f32:	4b6f      	ldr	r3, [pc, #444]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a6e      	ldr	r2, [pc, #440]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f3c:	6013      	str	r3, [r2, #0]
 8004f3e:	e00b      	b.n	8004f58 <HAL_RCC_OscConfig+0xd4>
 8004f40:	4b6b      	ldr	r3, [pc, #428]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a6a      	ldr	r2, [pc, #424]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f4a:	6013      	str	r3, [r2, #0]
 8004f4c:	4b68      	ldr	r3, [pc, #416]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a67      	ldr	r2, [pc, #412]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f56:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d013      	beq.n	8004f88 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f60:	f7fd fcac 	bl	80028bc <HAL_GetTick>
 8004f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f66:	e008      	b.n	8004f7a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f68:	f7fd fca8 	bl	80028bc <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	2b64      	cmp	r3, #100	@ 0x64
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e200      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f7a:	4b5d      	ldr	r3, [pc, #372]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d0f0      	beq.n	8004f68 <HAL_RCC_OscConfig+0xe4>
 8004f86:	e014      	b.n	8004fb2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f88:	f7fd fc98 	bl	80028bc <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f8e:	e008      	b.n	8004fa2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f90:	f7fd fc94 	bl	80028bc <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b64      	cmp	r3, #100	@ 0x64
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e1ec      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fa2:	4b53      	ldr	r3, [pc, #332]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1f0      	bne.n	8004f90 <HAL_RCC_OscConfig+0x10c>
 8004fae:	e000      	b.n	8004fb2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d063      	beq.n	8005086 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fbe:	4b4c      	ldr	r3, [pc, #304]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f003 030c 	and.w	r3, r3, #12
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00b      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004fca:	4b49      	ldr	r3, [pc, #292]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f003 030c 	and.w	r3, r3, #12
 8004fd2:	2b08      	cmp	r3, #8
 8004fd4:	d11c      	bne.n	8005010 <HAL_RCC_OscConfig+0x18c>
 8004fd6:	4b46      	ldr	r3, [pc, #280]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d116      	bne.n	8005010 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fe2:	4b43      	ldr	r3, [pc, #268]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d005      	beq.n	8004ffa <HAL_RCC_OscConfig+0x176>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d001      	beq.n	8004ffa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e1c0      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	00db      	lsls	r3, r3, #3
 8005008:	4939      	ldr	r1, [pc, #228]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 800500a:	4313      	orrs	r3, r2
 800500c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800500e:	e03a      	b.n	8005086 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d020      	beq.n	800505a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005018:	4b36      	ldr	r3, [pc, #216]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 800501a:	2201      	movs	r2, #1
 800501c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800501e:	f7fd fc4d 	bl	80028bc <HAL_GetTick>
 8005022:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005024:	e008      	b.n	8005038 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005026:	f7fd fc49 	bl	80028bc <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d901      	bls.n	8005038 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e1a1      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005038:	4b2d      	ldr	r3, [pc, #180]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d0f0      	beq.n	8005026 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005044:	4b2a      	ldr	r3, [pc, #168]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	4927      	ldr	r1, [pc, #156]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 8005054:	4313      	orrs	r3, r2
 8005056:	600b      	str	r3, [r1, #0]
 8005058:	e015      	b.n	8005086 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800505a:	4b26      	ldr	r3, [pc, #152]	@ (80050f4 <HAL_RCC_OscConfig+0x270>)
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005060:	f7fd fc2c 	bl	80028bc <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005068:	f7fd fc28 	bl	80028bc <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e180      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800507a:	4b1d      	ldr	r3, [pc, #116]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f0      	bne.n	8005068 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0308 	and.w	r3, r3, #8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d03a      	beq.n	8005108 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d019      	beq.n	80050ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800509a:	4b17      	ldr	r3, [pc, #92]	@ (80050f8 <HAL_RCC_OscConfig+0x274>)
 800509c:	2201      	movs	r2, #1
 800509e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050a0:	f7fd fc0c 	bl	80028bc <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050a8:	f7fd fc08 	bl	80028bc <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e160      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050ba:	4b0d      	ldr	r3, [pc, #52]	@ (80050f0 <HAL_RCC_OscConfig+0x26c>)
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0f0      	beq.n	80050a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80050c6:	2001      	movs	r0, #1
 80050c8:	f000 face 	bl	8005668 <RCC_Delay>
 80050cc:	e01c      	b.n	8005108 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050ce:	4b0a      	ldr	r3, [pc, #40]	@ (80050f8 <HAL_RCC_OscConfig+0x274>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d4:	f7fd fbf2 	bl	80028bc <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050da:	e00f      	b.n	80050fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050dc:	f7fd fbee 	bl	80028bc <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d908      	bls.n	80050fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e146      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
 80050ee:	bf00      	nop
 80050f0:	40021000 	.word	0x40021000
 80050f4:	42420000 	.word	0x42420000
 80050f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050fc:	4b92      	ldr	r3, [pc, #584]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	f003 0302 	and.w	r3, r3, #2
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1e9      	bne.n	80050dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0304 	and.w	r3, r3, #4
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 80a6 	beq.w	8005262 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005116:	2300      	movs	r3, #0
 8005118:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800511a:	4b8b      	ldr	r3, [pc, #556]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 800511c:	69db      	ldr	r3, [r3, #28]
 800511e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10d      	bne.n	8005142 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005126:	4b88      	ldr	r3, [pc, #544]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 8005128:	69db      	ldr	r3, [r3, #28]
 800512a:	4a87      	ldr	r2, [pc, #540]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 800512c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005130:	61d3      	str	r3, [r2, #28]
 8005132:	4b85      	ldr	r3, [pc, #532]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800513a:	60bb      	str	r3, [r7, #8]
 800513c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800513e:	2301      	movs	r3, #1
 8005140:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005142:	4b82      	ldr	r3, [pc, #520]	@ (800534c <HAL_RCC_OscConfig+0x4c8>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800514a:	2b00      	cmp	r3, #0
 800514c:	d118      	bne.n	8005180 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800514e:	4b7f      	ldr	r3, [pc, #508]	@ (800534c <HAL_RCC_OscConfig+0x4c8>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a7e      	ldr	r2, [pc, #504]	@ (800534c <HAL_RCC_OscConfig+0x4c8>)
 8005154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005158:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800515a:	f7fd fbaf 	bl	80028bc <HAL_GetTick>
 800515e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005160:	e008      	b.n	8005174 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005162:	f7fd fbab 	bl	80028bc <HAL_GetTick>
 8005166:	4602      	mov	r2, r0
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	2b64      	cmp	r3, #100	@ 0x64
 800516e:	d901      	bls.n	8005174 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e103      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005174:	4b75      	ldr	r3, [pc, #468]	@ (800534c <HAL_RCC_OscConfig+0x4c8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800517c:	2b00      	cmp	r3, #0
 800517e:	d0f0      	beq.n	8005162 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d106      	bne.n	8005196 <HAL_RCC_OscConfig+0x312>
 8005188:	4b6f      	ldr	r3, [pc, #444]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	4a6e      	ldr	r2, [pc, #440]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 800518e:	f043 0301 	orr.w	r3, r3, #1
 8005192:	6213      	str	r3, [r2, #32]
 8005194:	e02d      	b.n	80051f2 <HAL_RCC_OscConfig+0x36e>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10c      	bne.n	80051b8 <HAL_RCC_OscConfig+0x334>
 800519e:	4b6a      	ldr	r3, [pc, #424]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051a0:	6a1b      	ldr	r3, [r3, #32]
 80051a2:	4a69      	ldr	r2, [pc, #420]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051a4:	f023 0301 	bic.w	r3, r3, #1
 80051a8:	6213      	str	r3, [r2, #32]
 80051aa:	4b67      	ldr	r3, [pc, #412]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	4a66      	ldr	r2, [pc, #408]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051b0:	f023 0304 	bic.w	r3, r3, #4
 80051b4:	6213      	str	r3, [r2, #32]
 80051b6:	e01c      	b.n	80051f2 <HAL_RCC_OscConfig+0x36e>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	2b05      	cmp	r3, #5
 80051be:	d10c      	bne.n	80051da <HAL_RCC_OscConfig+0x356>
 80051c0:	4b61      	ldr	r3, [pc, #388]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051c2:	6a1b      	ldr	r3, [r3, #32]
 80051c4:	4a60      	ldr	r2, [pc, #384]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051c6:	f043 0304 	orr.w	r3, r3, #4
 80051ca:	6213      	str	r3, [r2, #32]
 80051cc:	4b5e      	ldr	r3, [pc, #376]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	4a5d      	ldr	r2, [pc, #372]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051d2:	f043 0301 	orr.w	r3, r3, #1
 80051d6:	6213      	str	r3, [r2, #32]
 80051d8:	e00b      	b.n	80051f2 <HAL_RCC_OscConfig+0x36e>
 80051da:	4b5b      	ldr	r3, [pc, #364]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	4a5a      	ldr	r2, [pc, #360]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051e0:	f023 0301 	bic.w	r3, r3, #1
 80051e4:	6213      	str	r3, [r2, #32]
 80051e6:	4b58      	ldr	r3, [pc, #352]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	4a57      	ldr	r2, [pc, #348]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80051ec:	f023 0304 	bic.w	r3, r3, #4
 80051f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d015      	beq.n	8005226 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051fa:	f7fd fb5f 	bl	80028bc <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005200:	e00a      	b.n	8005218 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005202:	f7fd fb5b 	bl	80028bc <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005210:	4293      	cmp	r3, r2
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e0b1      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005218:	4b4b      	ldr	r3, [pc, #300]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0ee      	beq.n	8005202 <HAL_RCC_OscConfig+0x37e>
 8005224:	e014      	b.n	8005250 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005226:	f7fd fb49 	bl	80028bc <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800522c:	e00a      	b.n	8005244 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800522e:	f7fd fb45 	bl	80028bc <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800523c:	4293      	cmp	r3, r2
 800523e:	d901      	bls.n	8005244 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e09b      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005244:	4b40      	ldr	r3, [pc, #256]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 8005246:	6a1b      	ldr	r3, [r3, #32]
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1ee      	bne.n	800522e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005250:	7dfb      	ldrb	r3, [r7, #23]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d105      	bne.n	8005262 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005256:	4b3c      	ldr	r3, [pc, #240]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	4a3b      	ldr	r2, [pc, #236]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 800525c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005260:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 8087 	beq.w	800537a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800526c:	4b36      	ldr	r3, [pc, #216]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f003 030c 	and.w	r3, r3, #12
 8005274:	2b08      	cmp	r3, #8
 8005276:	d061      	beq.n	800533c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69db      	ldr	r3, [r3, #28]
 800527c:	2b02      	cmp	r3, #2
 800527e:	d146      	bne.n	800530e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005280:	4b33      	ldr	r3, [pc, #204]	@ (8005350 <HAL_RCC_OscConfig+0x4cc>)
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005286:	f7fd fb19 	bl	80028bc <HAL_GetTick>
 800528a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800528c:	e008      	b.n	80052a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800528e:	f7fd fb15 	bl	80028bc <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d901      	bls.n	80052a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e06d      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052a0:	4b29      	ldr	r3, [pc, #164]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1f0      	bne.n	800528e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b4:	d108      	bne.n	80052c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80052b6:	4b24      	ldr	r3, [pc, #144]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	4921      	ldr	r1, [pc, #132]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052c8:	4b1f      	ldr	r3, [pc, #124]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a19      	ldr	r1, [r3, #32]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d8:	430b      	orrs	r3, r1
 80052da:	491b      	ldr	r1, [pc, #108]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005350 <HAL_RCC_OscConfig+0x4cc>)
 80052e2:	2201      	movs	r2, #1
 80052e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e6:	f7fd fae9 	bl	80028bc <HAL_GetTick>
 80052ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052ec:	e008      	b.n	8005300 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052ee:	f7fd fae5 	bl	80028bc <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d901      	bls.n	8005300 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e03d      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005300:	4b11      	ldr	r3, [pc, #68]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d0f0      	beq.n	80052ee <HAL_RCC_OscConfig+0x46a>
 800530c:	e035      	b.n	800537a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800530e:	4b10      	ldr	r3, [pc, #64]	@ (8005350 <HAL_RCC_OscConfig+0x4cc>)
 8005310:	2200      	movs	r2, #0
 8005312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005314:	f7fd fad2 	bl	80028bc <HAL_GetTick>
 8005318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800531a:	e008      	b.n	800532e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800531c:	f7fd face 	bl	80028bc <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d901      	bls.n	800532e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e026      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800532e:	4b06      	ldr	r3, [pc, #24]	@ (8005348 <HAL_RCC_OscConfig+0x4c4>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1f0      	bne.n	800531c <HAL_RCC_OscConfig+0x498>
 800533a:	e01e      	b.n	800537a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	69db      	ldr	r3, [r3, #28]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d107      	bne.n	8005354 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e019      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
 8005348:	40021000 	.word	0x40021000
 800534c:	40007000 	.word	0x40007000
 8005350:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005354:	4b0b      	ldr	r3, [pc, #44]	@ (8005384 <HAL_RCC_OscConfig+0x500>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	429a      	cmp	r2, r3
 8005366:	d106      	bne.n	8005376 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005372:	429a      	cmp	r2, r3
 8005374:	d001      	beq.n	800537a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e000      	b.n	800537c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	40021000 	.word	0x40021000

08005388 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d101      	bne.n	800539c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e0d0      	b.n	800553e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800539c:	4b6a      	ldr	r3, [pc, #424]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0307 	and.w	r3, r3, #7
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d910      	bls.n	80053cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053aa:	4b67      	ldr	r3, [pc, #412]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f023 0207 	bic.w	r2, r3, #7
 80053b2:	4965      	ldr	r1, [pc, #404]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ba:	4b63      	ldr	r3, [pc, #396]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0307 	and.w	r3, r3, #7
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d001      	beq.n	80053cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e0b8      	b.n	800553e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d020      	beq.n	800541a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0304 	and.w	r3, r3, #4
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d005      	beq.n	80053f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053e4:	4b59      	ldr	r3, [pc, #356]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	4a58      	ldr	r2, [pc, #352]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 80053ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80053ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0308 	and.w	r3, r3, #8
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d005      	beq.n	8005408 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053fc:	4b53      	ldr	r3, [pc, #332]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	4a52      	ldr	r2, [pc, #328]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005402:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005406:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005408:	4b50      	ldr	r3, [pc, #320]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	494d      	ldr	r1, [pc, #308]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005416:	4313      	orrs	r3, r2
 8005418:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d040      	beq.n	80054a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d107      	bne.n	800543e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800542e:	4b47      	ldr	r3, [pc, #284]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d115      	bne.n	8005466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e07f      	b.n	800553e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	2b02      	cmp	r3, #2
 8005444:	d107      	bne.n	8005456 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005446:	4b41      	ldr	r3, [pc, #260]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d109      	bne.n	8005466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e073      	b.n	800553e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005456:	4b3d      	ldr	r3, [pc, #244]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0302 	and.w	r3, r3, #2
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e06b      	b.n	800553e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005466:	4b39      	ldr	r3, [pc, #228]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f023 0203 	bic.w	r2, r3, #3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	4936      	ldr	r1, [pc, #216]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005474:	4313      	orrs	r3, r2
 8005476:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005478:	f7fd fa20 	bl	80028bc <HAL_GetTick>
 800547c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800547e:	e00a      	b.n	8005496 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005480:	f7fd fa1c 	bl	80028bc <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800548e:	4293      	cmp	r3, r2
 8005490:	d901      	bls.n	8005496 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e053      	b.n	800553e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005496:	4b2d      	ldr	r3, [pc, #180]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f003 020c 	and.w	r2, r3, #12
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d1eb      	bne.n	8005480 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054a8:	4b27      	ldr	r3, [pc, #156]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0307 	and.w	r3, r3, #7
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d210      	bcs.n	80054d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054b6:	4b24      	ldr	r3, [pc, #144]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f023 0207 	bic.w	r2, r3, #7
 80054be:	4922      	ldr	r1, [pc, #136]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054c6:	4b20      	ldr	r3, [pc, #128]	@ (8005548 <HAL_RCC_ClockConfig+0x1c0>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0307 	and.w	r3, r3, #7
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d001      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e032      	b.n	800553e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d008      	beq.n	80054f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054e4:	4b19      	ldr	r3, [pc, #100]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	4916      	ldr	r1, [pc, #88]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0308 	and.w	r3, r3, #8
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d009      	beq.n	8005516 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005502:	4b12      	ldr	r3, [pc, #72]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	00db      	lsls	r3, r3, #3
 8005510:	490e      	ldr	r1, [pc, #56]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 8005512:	4313      	orrs	r3, r2
 8005514:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005516:	f000 f821 	bl	800555c <HAL_RCC_GetSysClockFreq>
 800551a:	4602      	mov	r2, r0
 800551c:	4b0b      	ldr	r3, [pc, #44]	@ (800554c <HAL_RCC_ClockConfig+0x1c4>)
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	091b      	lsrs	r3, r3, #4
 8005522:	f003 030f 	and.w	r3, r3, #15
 8005526:	490a      	ldr	r1, [pc, #40]	@ (8005550 <HAL_RCC_ClockConfig+0x1c8>)
 8005528:	5ccb      	ldrb	r3, [r1, r3]
 800552a:	fa22 f303 	lsr.w	r3, r2, r3
 800552e:	4a09      	ldr	r2, [pc, #36]	@ (8005554 <HAL_RCC_ClockConfig+0x1cc>)
 8005530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005532:	4b09      	ldr	r3, [pc, #36]	@ (8005558 <HAL_RCC_ClockConfig+0x1d0>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f7fd f97e 	bl	8002838 <HAL_InitTick>

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	40022000 	.word	0x40022000
 800554c:	40021000 	.word	0x40021000
 8005550:	0800c198 	.word	0x0800c198
 8005554:	20000000 	.word	0x20000000
 8005558:	20000004 	.word	0x20000004

0800555c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800555c:	b480      	push	{r7}
 800555e:	b087      	sub	sp, #28
 8005560:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]
 8005566:	2300      	movs	r3, #0
 8005568:	60bb      	str	r3, [r7, #8]
 800556a:	2300      	movs	r3, #0
 800556c:	617b      	str	r3, [r7, #20]
 800556e:	2300      	movs	r3, #0
 8005570:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005572:	2300      	movs	r3, #0
 8005574:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005576:	4b1e      	ldr	r3, [pc, #120]	@ (80055f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f003 030c 	and.w	r3, r3, #12
 8005582:	2b04      	cmp	r3, #4
 8005584:	d002      	beq.n	800558c <HAL_RCC_GetSysClockFreq+0x30>
 8005586:	2b08      	cmp	r3, #8
 8005588:	d003      	beq.n	8005592 <HAL_RCC_GetSysClockFreq+0x36>
 800558a:	e027      	b.n	80055dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800558c:	4b19      	ldr	r3, [pc, #100]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800558e:	613b      	str	r3, [r7, #16]
      break;
 8005590:	e027      	b.n	80055e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	0c9b      	lsrs	r3, r3, #18
 8005596:	f003 030f 	and.w	r3, r3, #15
 800559a:	4a17      	ldr	r2, [pc, #92]	@ (80055f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800559c:	5cd3      	ldrb	r3, [r2, r3]
 800559e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d010      	beq.n	80055cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80055aa:	4b11      	ldr	r3, [pc, #68]	@ (80055f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	0c5b      	lsrs	r3, r3, #17
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	4a11      	ldr	r2, [pc, #68]	@ (80055fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80055b6:	5cd3      	ldrb	r3, [r2, r3]
 80055b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a0d      	ldr	r2, [pc, #52]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80055be:	fb03 f202 	mul.w	r2, r3, r2
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c8:	617b      	str	r3, [r7, #20]
 80055ca:	e004      	b.n	80055d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005600 <HAL_RCC_GetSysClockFreq+0xa4>)
 80055d0:	fb02 f303 	mul.w	r3, r2, r3
 80055d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	613b      	str	r3, [r7, #16]
      break;
 80055da:	e002      	b.n	80055e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80055dc:	4b05      	ldr	r3, [pc, #20]	@ (80055f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80055de:	613b      	str	r3, [r7, #16]
      break;
 80055e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055e2:	693b      	ldr	r3, [r7, #16]
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	371c      	adds	r7, #28
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bc80      	pop	{r7}
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	40021000 	.word	0x40021000
 80055f4:	007a1200 	.word	0x007a1200
 80055f8:	0800c1b0 	.word	0x0800c1b0
 80055fc:	0800c1c0 	.word	0x0800c1c0
 8005600:	003d0900 	.word	0x003d0900

08005604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005608:	4b02      	ldr	r3, [pc, #8]	@ (8005614 <HAL_RCC_GetHCLKFreq+0x10>)
 800560a:	681b      	ldr	r3, [r3, #0]
}
 800560c:	4618      	mov	r0, r3
 800560e:	46bd      	mov	sp, r7
 8005610:	bc80      	pop	{r7}
 8005612:	4770      	bx	lr
 8005614:	20000000 	.word	0x20000000

08005618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800561c:	f7ff fff2 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 8005620:	4602      	mov	r2, r0
 8005622:	4b05      	ldr	r3, [pc, #20]	@ (8005638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	0a1b      	lsrs	r3, r3, #8
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	4903      	ldr	r1, [pc, #12]	@ (800563c <HAL_RCC_GetPCLK1Freq+0x24>)
 800562e:	5ccb      	ldrb	r3, [r1, r3]
 8005630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005634:	4618      	mov	r0, r3
 8005636:	bd80      	pop	{r7, pc}
 8005638:	40021000 	.word	0x40021000
 800563c:	0800c1a8 	.word	0x0800c1a8

08005640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005644:	f7ff ffde 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 8005648:	4602      	mov	r2, r0
 800564a:	4b05      	ldr	r3, [pc, #20]	@ (8005660 <HAL_RCC_GetPCLK2Freq+0x20>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	0adb      	lsrs	r3, r3, #11
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	4903      	ldr	r1, [pc, #12]	@ (8005664 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005656:	5ccb      	ldrb	r3, [r1, r3]
 8005658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800565c:	4618      	mov	r0, r3
 800565e:	bd80      	pop	{r7, pc}
 8005660:	40021000 	.word	0x40021000
 8005664:	0800c1a8 	.word	0x0800c1a8

08005668 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005670:	4b0a      	ldr	r3, [pc, #40]	@ (800569c <RCC_Delay+0x34>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a0a      	ldr	r2, [pc, #40]	@ (80056a0 <RCC_Delay+0x38>)
 8005676:	fba2 2303 	umull	r2, r3, r2, r3
 800567a:	0a5b      	lsrs	r3, r3, #9
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	fb02 f303 	mul.w	r3, r2, r3
 8005682:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005684:	bf00      	nop
  }
  while (Delay --);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	1e5a      	subs	r2, r3, #1
 800568a:	60fa      	str	r2, [r7, #12]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1f9      	bne.n	8005684 <RCC_Delay+0x1c>
}
 8005690:	bf00      	nop
 8005692:	bf00      	nop
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	bc80      	pop	{r7}
 800569a:	4770      	bx	lr
 800569c:	20000000 	.word	0x20000000
 80056a0:	10624dd3 	.word	0x10624dd3

080056a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80056ac:	2300      	movs	r3, #0
 80056ae:	613b      	str	r3, [r7, #16]
 80056b0:	2300      	movs	r3, #0
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d07d      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80056c0:	2300      	movs	r3, #0
 80056c2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056c4:	4b4f      	ldr	r3, [pc, #316]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056c6:	69db      	ldr	r3, [r3, #28]
 80056c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10d      	bne.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056d0:	4b4c      	ldr	r3, [pc, #304]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d2:	69db      	ldr	r3, [r3, #28]
 80056d4:	4a4b      	ldr	r2, [pc, #300]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056da:	61d3      	str	r3, [r2, #28]
 80056dc:	4b49      	ldr	r3, [pc, #292]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056e4:	60bb      	str	r3, [r7, #8]
 80056e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056e8:	2301      	movs	r3, #1
 80056ea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056ec:	4b46      	ldr	r3, [pc, #280]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d118      	bne.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056f8:	4b43      	ldr	r3, [pc, #268]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a42      	ldr	r2, [pc, #264]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80056fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005702:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005704:	f7fd f8da 	bl	80028bc <HAL_GetTick>
 8005708:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800570a:	e008      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800570c:	f7fd f8d6 	bl	80028bc <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	2b64      	cmp	r3, #100	@ 0x64
 8005718:	d901      	bls.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e06d      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800571e:	4b3a      	ldr	r3, [pc, #232]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005726:	2b00      	cmp	r3, #0
 8005728:	d0f0      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800572a:	4b36      	ldr	r3, [pc, #216]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800572c:	6a1b      	ldr	r3, [r3, #32]
 800572e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005732:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d02e      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	429a      	cmp	r2, r3
 8005746:	d027      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005748:	4b2e      	ldr	r3, [pc, #184]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800574a:	6a1b      	ldr	r3, [r3, #32]
 800574c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005750:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005752:	4b2e      	ldr	r3, [pc, #184]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005754:	2201      	movs	r2, #1
 8005756:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005758:	4b2c      	ldr	r3, [pc, #176]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800575a:	2200      	movs	r2, #0
 800575c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800575e:	4a29      	ldr	r2, [pc, #164]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f003 0301 	and.w	r3, r3, #1
 800576a:	2b00      	cmp	r3, #0
 800576c:	d014      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576e:	f7fd f8a5 	bl	80028bc <HAL_GetTick>
 8005772:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005774:	e00a      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005776:	f7fd f8a1 	bl	80028bc <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005784:	4293      	cmp	r3, r2
 8005786:	d901      	bls.n	800578c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e036      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800578c:	4b1d      	ldr	r3, [pc, #116]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800578e:	6a1b      	ldr	r3, [r3, #32]
 8005790:	f003 0302 	and.w	r3, r3, #2
 8005794:	2b00      	cmp	r3, #0
 8005796:	d0ee      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005798:	4b1a      	ldr	r3, [pc, #104]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800579a:	6a1b      	ldr	r3, [r3, #32]
 800579c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	4917      	ldr	r1, [pc, #92]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80057aa:	7dfb      	ldrb	r3, [r7, #23]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d105      	bne.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b0:	4b14      	ldr	r3, [pc, #80]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057b2:	69db      	ldr	r3, [r3, #28]
 80057b4:	4a13      	ldr	r2, [pc, #76]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d008      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	490b      	ldr	r1, [pc, #44]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0310 	and.w	r3, r3, #16
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d008      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057e6:	4b07      	ldr	r3, [pc, #28]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	4904      	ldr	r1, [pc, #16]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	40021000 	.word	0x40021000
 8005808:	40007000 	.word	0x40007000
 800580c:	42420440 	.word	0x42420440

08005810 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b088      	sub	sp, #32
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005818:	2300      	movs	r3, #0
 800581a:	617b      	str	r3, [r7, #20]
 800581c:	2300      	movs	r3, #0
 800581e:	61fb      	str	r3, [r7, #28]
 8005820:	2300      	movs	r3, #0
 8005822:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005824:	2300      	movs	r3, #0
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	2300      	movs	r3, #0
 800582a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b10      	cmp	r3, #16
 8005830:	d00a      	beq.n	8005848 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b10      	cmp	r3, #16
 8005836:	f200 808a 	bhi.w	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d045      	beq.n	80058cc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b02      	cmp	r3, #2
 8005844:	d075      	beq.n	8005932 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005846:	e082      	b.n	800594e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005848:	4b46      	ldr	r3, [pc, #280]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800584e:	4b45      	ldr	r3, [pc, #276]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d07b      	beq.n	8005952 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	0c9b      	lsrs	r3, r3, #18
 800585e:	f003 030f 	and.w	r3, r3, #15
 8005862:	4a41      	ldr	r2, [pc, #260]	@ (8005968 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005864:	5cd3      	ldrb	r3, [r2, r3]
 8005866:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d015      	beq.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005872:	4b3c      	ldr	r3, [pc, #240]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	0c5b      	lsrs	r3, r3, #17
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	4a3b      	ldr	r2, [pc, #236]	@ (800596c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800587e:	5cd3      	ldrb	r3, [r2, r3]
 8005880:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00d      	beq.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800588c:	4a38      	ldr	r2, [pc, #224]	@ (8005970 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	fbb2 f2f3 	udiv	r2, r2, r3
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	fb02 f303 	mul.w	r3, r2, r3
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	e004      	b.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	4a34      	ldr	r2, [pc, #208]	@ (8005974 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80058a2:	fb02 f303 	mul.w	r3, r2, r3
 80058a6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80058a8:	4b2e      	ldr	r3, [pc, #184]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058b4:	d102      	bne.n	80058bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	61bb      	str	r3, [r7, #24]
      break;
 80058ba:	e04a      	b.n	8005952 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	4a2d      	ldr	r2, [pc, #180]	@ (8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80058c2:	fba2 2303 	umull	r2, r3, r2, r3
 80058c6:	085b      	lsrs	r3, r3, #1
 80058c8:	61bb      	str	r3, [r7, #24]
      break;
 80058ca:	e042      	b.n	8005952 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80058cc:	4b25      	ldr	r3, [pc, #148]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058dc:	d108      	bne.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d003      	beq.n	80058f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80058e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058ec:	61bb      	str	r3, [r7, #24]
 80058ee:	e01f      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058fa:	d109      	bne.n	8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80058fc:	4b19      	ldr	r3, [pc, #100]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80058fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b00      	cmp	r3, #0
 8005906:	d003      	beq.n	8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005908:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800590c:	61bb      	str	r3, [r7, #24]
 800590e:	e00f      	b.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005916:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800591a:	d11c      	bne.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800591c:	4b11      	ldr	r3, [pc, #68]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d016      	beq.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005928:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800592c:	61bb      	str	r3, [r7, #24]
      break;
 800592e:	e012      	b.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005930:	e011      	b.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005932:	f7ff fe85 	bl	8005640 <HAL_RCC_GetPCLK2Freq>
 8005936:	4602      	mov	r2, r0
 8005938:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	0b9b      	lsrs	r3, r3, #14
 800593e:	f003 0303 	and.w	r3, r3, #3
 8005942:	3301      	adds	r3, #1
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	fbb2 f3f3 	udiv	r3, r2, r3
 800594a:	61bb      	str	r3, [r7, #24]
      break;
 800594c:	e004      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800594e:	bf00      	nop
 8005950:	e002      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005952:	bf00      	nop
 8005954:	e000      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005956:	bf00      	nop
    }
  }
  return (frequency);
 8005958:	69bb      	ldr	r3, [r7, #24]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3720      	adds	r7, #32
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	40021000 	.word	0x40021000
 8005968:	0800c1c4 	.word	0x0800c1c4
 800596c:	0800c1d4 	.word	0x0800c1d4
 8005970:	007a1200 	.word	0x007a1200
 8005974:	003d0900 	.word	0x003d0900
 8005978:	aaaaaaab 	.word	0xaaaaaaab

0800597c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d101      	bne.n	800598e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e041      	b.n	8005a12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	d106      	bne.n	80059a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7fc fe4e 	bl	8002644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3304      	adds	r3, #4
 80059b8:	4619      	mov	r1, r3
 80059ba:	4610      	mov	r0, r2
 80059bc:	f000 fc98 	bl	80062f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3708      	adds	r7, #8
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
	...

08005a1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d001      	beq.n	8005a34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e032      	b.n	8005a9a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2202      	movs	r2, #2
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a18      	ldr	r2, [pc, #96]	@ (8005aa4 <HAL_TIM_Base_Start+0x88>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00e      	beq.n	8005a64 <HAL_TIM_Base_Start+0x48>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a4e:	d009      	beq.n	8005a64 <HAL_TIM_Base_Start+0x48>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a14      	ldr	r2, [pc, #80]	@ (8005aa8 <HAL_TIM_Base_Start+0x8c>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d004      	beq.n	8005a64 <HAL_TIM_Base_Start+0x48>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a13      	ldr	r2, [pc, #76]	@ (8005aac <HAL_TIM_Base_Start+0x90>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d111      	bne.n	8005a88 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f003 0307 	and.w	r3, r3, #7
 8005a6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2b06      	cmp	r3, #6
 8005a74:	d010      	beq.n	8005a98 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f042 0201 	orr.w	r2, r2, #1
 8005a84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a86:	e007      	b.n	8005a98 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0201 	orr.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr
 8005aa4:	40012c00 	.word	0x40012c00
 8005aa8:	40000400 	.word	0x40000400
 8005aac:	40000800 	.word	0x40000800

08005ab0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e041      	b.n	8005b46 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d106      	bne.n	8005adc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f839 	bl	8005b4e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2202      	movs	r2, #2
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	3304      	adds	r3, #4
 8005aec:	4619      	mov	r1, r3
 8005aee:	4610      	mov	r0, r2
 8005af0:	f000 fbfe 	bl	80062f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}

08005b4e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005b4e:	b480      	push	{r7}
 8005b50:	b083      	sub	sp, #12
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005b56:	bf00      	nop
 8005b58:	370c      	adds	r7, #12
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bc80      	pop	{r7}
 8005b5e:	4770      	bx	lr

08005b60 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d104      	bne.n	8005b7e <HAL_TIM_IC_Start_IT+0x1e>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	e013      	b.n	8005ba6 <HAL_TIM_IC_Start_IT+0x46>
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d104      	bne.n	8005b8e <HAL_TIM_IC_Start_IT+0x2e>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	e00b      	b.n	8005ba6 <HAL_TIM_IC_Start_IT+0x46>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	2b08      	cmp	r3, #8
 8005b92:	d104      	bne.n	8005b9e <HAL_TIM_IC_Start_IT+0x3e>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	e003      	b.n	8005ba6 <HAL_TIM_IC_Start_IT+0x46>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d104      	bne.n	8005bb8 <HAL_TIM_IC_Start_IT+0x58>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	e013      	b.n	8005be0 <HAL_TIM_IC_Start_IT+0x80>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	2b04      	cmp	r3, #4
 8005bbc:	d104      	bne.n	8005bc8 <HAL_TIM_IC_Start_IT+0x68>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	e00b      	b.n	8005be0 <HAL_TIM_IC_Start_IT+0x80>
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	2b08      	cmp	r3, #8
 8005bcc:	d104      	bne.n	8005bd8 <HAL_TIM_IC_Start_IT+0x78>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	e003      	b.n	8005be0 <HAL_TIM_IC_Start_IT+0x80>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005be2:	7bbb      	ldrb	r3, [r7, #14]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d102      	bne.n	8005bee <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005be8:	7b7b      	ldrb	r3, [r7, #13]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d001      	beq.n	8005bf2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e0b8      	b.n	8005d64 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d104      	bne.n	8005c02 <HAL_TIM_IC_Start_IT+0xa2>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c00:	e013      	b.n	8005c2a <HAL_TIM_IC_Start_IT+0xca>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d104      	bne.n	8005c12 <HAL_TIM_IC_Start_IT+0xb2>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c10:	e00b      	b.n	8005c2a <HAL_TIM_IC_Start_IT+0xca>
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	d104      	bne.n	8005c22 <HAL_TIM_IC_Start_IT+0xc2>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c20:	e003      	b.n	8005c2a <HAL_TIM_IC_Start_IT+0xca>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2202      	movs	r2, #2
 8005c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d104      	bne.n	8005c3a <HAL_TIM_IC_Start_IT+0xda>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c38:	e013      	b.n	8005c62 <HAL_TIM_IC_Start_IT+0x102>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b04      	cmp	r3, #4
 8005c3e:	d104      	bne.n	8005c4a <HAL_TIM_IC_Start_IT+0xea>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2202      	movs	r2, #2
 8005c44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c48:	e00b      	b.n	8005c62 <HAL_TIM_IC_Start_IT+0x102>
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b08      	cmp	r3, #8
 8005c4e:	d104      	bne.n	8005c5a <HAL_TIM_IC_Start_IT+0xfa>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c58:	e003      	b.n	8005c62 <HAL_TIM_IC_Start_IT+0x102>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b0c      	cmp	r3, #12
 8005c66:	d841      	bhi.n	8005cec <HAL_TIM_IC_Start_IT+0x18c>
 8005c68:	a201      	add	r2, pc, #4	@ (adr r2, 8005c70 <HAL_TIM_IC_Start_IT+0x110>)
 8005c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6e:	bf00      	nop
 8005c70:	08005ca5 	.word	0x08005ca5
 8005c74:	08005ced 	.word	0x08005ced
 8005c78:	08005ced 	.word	0x08005ced
 8005c7c:	08005ced 	.word	0x08005ced
 8005c80:	08005cb7 	.word	0x08005cb7
 8005c84:	08005ced 	.word	0x08005ced
 8005c88:	08005ced 	.word	0x08005ced
 8005c8c:	08005ced 	.word	0x08005ced
 8005c90:	08005cc9 	.word	0x08005cc9
 8005c94:	08005ced 	.word	0x08005ced
 8005c98:	08005ced 	.word	0x08005ced
 8005c9c:	08005ced 	.word	0x08005ced
 8005ca0:	08005cdb 	.word	0x08005cdb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68da      	ldr	r2, [r3, #12]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f042 0202 	orr.w	r2, r2, #2
 8005cb2:	60da      	str	r2, [r3, #12]
      break;
 8005cb4:	e01d      	b.n	8005cf2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68da      	ldr	r2, [r3, #12]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f042 0204 	orr.w	r2, r2, #4
 8005cc4:	60da      	str	r2, [r3, #12]
      break;
 8005cc6:	e014      	b.n	8005cf2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68da      	ldr	r2, [r3, #12]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0208 	orr.w	r2, r2, #8
 8005cd6:	60da      	str	r2, [r3, #12]
      break;
 8005cd8:	e00b      	b.n	8005cf2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68da      	ldr	r2, [r3, #12]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f042 0210 	orr.w	r2, r2, #16
 8005ce8:	60da      	str	r2, [r3, #12]
      break;
 8005cea:	e002      	b.n	8005cf2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	73fb      	strb	r3, [r7, #15]
      break;
 8005cf0:	bf00      	nop
  }

  if (status == HAL_OK)
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d134      	bne.n	8005d62 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	6839      	ldr	r1, [r7, #0]
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fd06 	bl	8006712 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a18      	ldr	r2, [pc, #96]	@ (8005d6c <HAL_TIM_IC_Start_IT+0x20c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00e      	beq.n	8005d2e <HAL_TIM_IC_Start_IT+0x1ce>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d18:	d009      	beq.n	8005d2e <HAL_TIM_IC_Start_IT+0x1ce>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a14      	ldr	r2, [pc, #80]	@ (8005d70 <HAL_TIM_IC_Start_IT+0x210>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d004      	beq.n	8005d2e <HAL_TIM_IC_Start_IT+0x1ce>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a12      	ldr	r2, [pc, #72]	@ (8005d74 <HAL_TIM_IC_Start_IT+0x214>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d111      	bne.n	8005d52 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	2b06      	cmp	r3, #6
 8005d3e:	d010      	beq.n	8005d62 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0201 	orr.w	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d50:	e007      	b.n	8005d62 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f042 0201 	orr.w	r2, r2, #1
 8005d60:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	40012c00 	.word	0x40012c00
 8005d70:	40000400 	.word	0x40000400
 8005d74:	40000800 	.word	0x40000800

08005d78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	f003 0302 	and.w	r3, r3, #2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d020      	beq.n	8005ddc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f003 0302 	and.w	r3, r3, #2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d01b      	beq.n	8005ddc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f06f 0202 	mvn.w	r2, #2
 8005dac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	f003 0303 	and.w	r3, r3, #3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d003      	beq.n	8005dca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7fb fe9a 	bl	8001afc <HAL_TIM_IC_CaptureCallback>
 8005dc8:	e005      	b.n	8005dd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 fa75 	bl	80062ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f000 fa7b 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d020      	beq.n	8005e28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f003 0304 	and.w	r3, r3, #4
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d01b      	beq.n	8005e28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f06f 0204 	mvn.w	r2, #4
 8005df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2202      	movs	r2, #2
 8005dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d003      	beq.n	8005e16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fb fe74 	bl	8001afc <HAL_TIM_IC_CaptureCallback>
 8005e14:	e005      	b.n	8005e22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 fa4f 	bl	80062ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f000 fa55 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f003 0308 	and.w	r3, r3, #8
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d020      	beq.n	8005e74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f003 0308 	and.w	r3, r3, #8
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d01b      	beq.n	8005e74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f06f 0208 	mvn.w	r2, #8
 8005e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2204      	movs	r2, #4
 8005e4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	69db      	ldr	r3, [r3, #28]
 8005e52:	f003 0303 	and.w	r3, r3, #3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d003      	beq.n	8005e62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f7fb fe4e 	bl	8001afc <HAL_TIM_IC_CaptureCallback>
 8005e60:	e005      	b.n	8005e6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 fa29 	bl	80062ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 fa2f 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	f003 0310 	and.w	r3, r3, #16
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d020      	beq.n	8005ec0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f003 0310 	and.w	r3, r3, #16
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d01b      	beq.n	8005ec0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f06f 0210 	mvn.w	r2, #16
 8005e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2208      	movs	r2, #8
 8005e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d003      	beq.n	8005eae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f7fb fe28 	bl	8001afc <HAL_TIM_IC_CaptureCallback>
 8005eac:	e005      	b.n	8005eba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 fa03 	bl	80062ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 fa09 	bl	80062cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00c      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f003 0301 	and.w	r3, r3, #1
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d007      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f06f 0201 	mvn.w	r2, #1
 8005edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f9e2 	bl	80062a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00c      	beq.n	8005f08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d007      	beq.n	8005f08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 fc91 	bl	800682a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f9d9 	bl	80062de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f003 0320 	and.w	r3, r3, #32
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00c      	beq.n	8005f50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f003 0320 	and.w	r3, r3, #32
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d007      	beq.n	8005f50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f06f 0220 	mvn.w	r2, #32
 8005f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fc64 	bl	8006818 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f50:	bf00      	nop
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f64:	2300      	movs	r3, #0
 8005f66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d101      	bne.n	8005f76 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005f72:	2302      	movs	r3, #2
 8005f74:	e088      	b.n	8006088 <HAL_TIM_IC_ConfigChannel+0x130>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d11b      	bne.n	8005fbc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005f94:	f000 fa1a 	bl	80063cc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	699a      	ldr	r2, [r3, #24]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f022 020c 	bic.w	r2, r2, #12
 8005fa6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6999      	ldr	r1, [r3, #24]
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	689a      	ldr	r2, [r3, #8]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	430a      	orrs	r2, r1
 8005fb8:	619a      	str	r2, [r3, #24]
 8005fba:	e060      	b.n	800607e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b04      	cmp	r3, #4
 8005fc0:	d11c      	bne.n	8005ffc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005fd2:	f000 fa83 	bl	80064dc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	699a      	ldr	r2, [r3, #24]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005fe4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	6999      	ldr	r1, [r3, #24]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	021a      	lsls	r2, r3, #8
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	619a      	str	r2, [r3, #24]
 8005ffa:	e040      	b.n	800607e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b08      	cmp	r3, #8
 8006000:	d11b      	bne.n	800603a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006012:	f000 face 	bl	80065b2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	69da      	ldr	r2, [r3, #28]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f022 020c 	bic.w	r2, r2, #12
 8006024:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	69d9      	ldr	r1, [r3, #28]
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	61da      	str	r2, [r3, #28]
 8006038:	e021      	b.n	800607e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2b0c      	cmp	r3, #12
 800603e:	d11c      	bne.n	800607a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006050:	f000 faea 	bl	8006628 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	69da      	ldr	r2, [r3, #28]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006062:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	69d9      	ldr	r1, [r3, #28]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	021a      	lsls	r2, r3, #8
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	430a      	orrs	r2, r1
 8006076:	61da      	str	r2, [r3, #28]
 8006078:	e001      	b.n	800607e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006086:	7dfb      	ldrb	r3, [r7, #23]
}
 8006088:	4618      	mov	r0, r3
 800608a:	3718      	adds	r7, #24
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800609a:	2300      	movs	r3, #0
 800609c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d101      	bne.n	80060ac <HAL_TIM_ConfigClockSource+0x1c>
 80060a8:	2302      	movs	r3, #2
 80060aa:	e0b4      	b.n	8006216 <HAL_TIM_ConfigClockSource+0x186>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060e4:	d03e      	beq.n	8006164 <HAL_TIM_ConfigClockSource+0xd4>
 80060e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060ea:	f200 8087 	bhi.w	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 80060ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060f2:	f000 8086 	beq.w	8006202 <HAL_TIM_ConfigClockSource+0x172>
 80060f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060fa:	d87f      	bhi.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 80060fc:	2b70      	cmp	r3, #112	@ 0x70
 80060fe:	d01a      	beq.n	8006136 <HAL_TIM_ConfigClockSource+0xa6>
 8006100:	2b70      	cmp	r3, #112	@ 0x70
 8006102:	d87b      	bhi.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 8006104:	2b60      	cmp	r3, #96	@ 0x60
 8006106:	d050      	beq.n	80061aa <HAL_TIM_ConfigClockSource+0x11a>
 8006108:	2b60      	cmp	r3, #96	@ 0x60
 800610a:	d877      	bhi.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 800610c:	2b50      	cmp	r3, #80	@ 0x50
 800610e:	d03c      	beq.n	800618a <HAL_TIM_ConfigClockSource+0xfa>
 8006110:	2b50      	cmp	r3, #80	@ 0x50
 8006112:	d873      	bhi.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 8006114:	2b40      	cmp	r3, #64	@ 0x40
 8006116:	d058      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x13a>
 8006118:	2b40      	cmp	r3, #64	@ 0x40
 800611a:	d86f      	bhi.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 800611c:	2b30      	cmp	r3, #48	@ 0x30
 800611e:	d064      	beq.n	80061ea <HAL_TIM_ConfigClockSource+0x15a>
 8006120:	2b30      	cmp	r3, #48	@ 0x30
 8006122:	d86b      	bhi.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 8006124:	2b20      	cmp	r3, #32
 8006126:	d060      	beq.n	80061ea <HAL_TIM_ConfigClockSource+0x15a>
 8006128:	2b20      	cmp	r3, #32
 800612a:	d867      	bhi.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
 800612c:	2b00      	cmp	r3, #0
 800612e:	d05c      	beq.n	80061ea <HAL_TIM_ConfigClockSource+0x15a>
 8006130:	2b10      	cmp	r3, #16
 8006132:	d05a      	beq.n	80061ea <HAL_TIM_ConfigClockSource+0x15a>
 8006134:	e062      	b.n	80061fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006146:	f000 fac5 	bl	80066d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006158:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	609a      	str	r2, [r3, #8]
      break;
 8006162:	e04f      	b.n	8006204 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006174:	f000 faae 	bl	80066d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006186:	609a      	str	r2, [r3, #8]
      break;
 8006188:	e03c      	b.n	8006204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006196:	461a      	mov	r2, r3
 8006198:	f000 f972 	bl	8006480 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2150      	movs	r1, #80	@ 0x50
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 fa7c 	bl	80066a0 <TIM_ITRx_SetConfig>
      break;
 80061a8:	e02c      	b.n	8006204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061b6:	461a      	mov	r2, r3
 80061b8:	f000 f9cc 	bl	8006554 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2160      	movs	r1, #96	@ 0x60
 80061c2:	4618      	mov	r0, r3
 80061c4:	f000 fa6c 	bl	80066a0 <TIM_ITRx_SetConfig>
      break;
 80061c8:	e01c      	b.n	8006204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061d6:	461a      	mov	r2, r3
 80061d8:	f000 f952 	bl	8006480 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2140      	movs	r1, #64	@ 0x40
 80061e2:	4618      	mov	r0, r3
 80061e4:	f000 fa5c 	bl	80066a0 <TIM_ITRx_SetConfig>
      break;
 80061e8:	e00c      	b.n	8006204 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4619      	mov	r1, r3
 80061f4:	4610      	mov	r0, r2
 80061f6:	f000 fa53 	bl	80066a0 <TIM_ITRx_SetConfig>
      break;
 80061fa:	e003      	b.n	8006204 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006200:	e000      	b.n	8006204 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006202:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006214:	7bfb      	ldrb	r3, [r7, #15]
}
 8006216:	4618      	mov	r0, r3
 8006218:	3710      	adds	r7, #16
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
	...

08006220 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800622a:	2300      	movs	r3, #0
 800622c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b0c      	cmp	r3, #12
 8006232:	d831      	bhi.n	8006298 <HAL_TIM_ReadCapturedValue+0x78>
 8006234:	a201      	add	r2, pc, #4	@ (adr r2, 800623c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623a:	bf00      	nop
 800623c:	08006271 	.word	0x08006271
 8006240:	08006299 	.word	0x08006299
 8006244:	08006299 	.word	0x08006299
 8006248:	08006299 	.word	0x08006299
 800624c:	0800627b 	.word	0x0800627b
 8006250:	08006299 	.word	0x08006299
 8006254:	08006299 	.word	0x08006299
 8006258:	08006299 	.word	0x08006299
 800625c:	08006285 	.word	0x08006285
 8006260:	08006299 	.word	0x08006299
 8006264:	08006299 	.word	0x08006299
 8006268:	08006299 	.word	0x08006299
 800626c:	0800628f 	.word	0x0800628f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006276:	60fb      	str	r3, [r7, #12]

      break;
 8006278:	e00f      	b.n	800629a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006280:	60fb      	str	r3, [r7, #12]

      break;
 8006282:	e00a      	b.n	800629a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628a:	60fb      	str	r3, [r7, #12]

      break;
 800628c:	e005      	b.n	800629a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006294:	60fb      	str	r3, [r7, #12]

      break;
 8006296:	e000      	b.n	800629a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006298:	bf00      	nop
  }

  return tmpreg;
 800629a:	68fb      	ldr	r3, [r7, #12]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop

080062a8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bc80      	pop	{r7}
 80062b8:	4770      	bx	lr

080062ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b083      	sub	sp, #12
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bc80      	pop	{r7}
 80062ca:	4770      	bx	lr

080062cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	bc80      	pop	{r7}
 80062dc:	4770      	bx	lr

080062de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062de:	b480      	push	{r7}
 80062e0:	b083      	sub	sp, #12
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062e6:	bf00      	nop
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bc80      	pop	{r7}
 80062ee:	4770      	bx	lr

080062f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a2f      	ldr	r2, [pc, #188]	@ (80063c0 <TIM_Base_SetConfig+0xd0>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d00b      	beq.n	8006320 <TIM_Base_SetConfig+0x30>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630e:	d007      	beq.n	8006320 <TIM_Base_SetConfig+0x30>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a2c      	ldr	r2, [pc, #176]	@ (80063c4 <TIM_Base_SetConfig+0xd4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d003      	beq.n	8006320 <TIM_Base_SetConfig+0x30>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a2b      	ldr	r2, [pc, #172]	@ (80063c8 <TIM_Base_SetConfig+0xd8>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d108      	bne.n	8006332 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4313      	orrs	r3, r2
 8006330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a22      	ldr	r2, [pc, #136]	@ (80063c0 <TIM_Base_SetConfig+0xd0>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d00b      	beq.n	8006352 <TIM_Base_SetConfig+0x62>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006340:	d007      	beq.n	8006352 <TIM_Base_SetConfig+0x62>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a1f      	ldr	r2, [pc, #124]	@ (80063c4 <TIM_Base_SetConfig+0xd4>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d003      	beq.n	8006352 <TIM_Base_SetConfig+0x62>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a1e      	ldr	r2, [pc, #120]	@ (80063c8 <TIM_Base_SetConfig+0xd8>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d108      	bne.n	8006364 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	4313      	orrs	r3, r2
 8006362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	4313      	orrs	r3, r2
 8006370:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	689a      	ldr	r2, [r3, #8]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a0d      	ldr	r2, [pc, #52]	@ (80063c0 <TIM_Base_SetConfig+0xd0>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d103      	bne.n	8006398 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	691a      	ldr	r2, [r3, #16]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d005      	beq.n	80063b6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	f023 0201 	bic.w	r2, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	611a      	str	r2, [r3, #16]
  }
}
 80063b6:	bf00      	nop
 80063b8:	3714      	adds	r7, #20
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bc80      	pop	{r7}
 80063be:	4770      	bx	lr
 80063c0:	40012c00 	.word	0x40012c00
 80063c4:	40000400 	.word	0x40000400
 80063c8:	40000800 	.word	0x40000800

080063cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b087      	sub	sp, #28
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
 80063d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	f023 0201 	bic.w	r2, r3, #1
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	4a1f      	ldr	r2, [pc, #124]	@ (8006474 <TIM_TI1_SetConfig+0xa8>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00b      	beq.n	8006412 <TIM_TI1_SetConfig+0x46>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006400:	d007      	beq.n	8006412 <TIM_TI1_SetConfig+0x46>
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	4a1c      	ldr	r2, [pc, #112]	@ (8006478 <TIM_TI1_SetConfig+0xac>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d003      	beq.n	8006412 <TIM_TI1_SetConfig+0x46>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	4a1b      	ldr	r2, [pc, #108]	@ (800647c <TIM_TI1_SetConfig+0xb0>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d101      	bne.n	8006416 <TIM_TI1_SetConfig+0x4a>
 8006412:	2301      	movs	r3, #1
 8006414:	e000      	b.n	8006418 <TIM_TI1_SetConfig+0x4c>
 8006416:	2300      	movs	r3, #0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f023 0303 	bic.w	r3, r3, #3
 8006422:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4313      	orrs	r3, r2
 800642a:	617b      	str	r3, [r7, #20]
 800642c:	e003      	b.n	8006436 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f043 0301 	orr.w	r3, r3, #1
 8006434:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800643c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	011b      	lsls	r3, r3, #4
 8006442:	b2db      	uxtb	r3, r3
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	4313      	orrs	r3, r2
 8006448:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	f023 030a 	bic.w	r3, r3, #10
 8006450:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f003 030a 	and.w	r3, r3, #10
 8006458:	693a      	ldr	r2, [r7, #16]
 800645a:	4313      	orrs	r3, r2
 800645c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	697a      	ldr	r2, [r7, #20]
 8006462:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	621a      	str	r2, [r3, #32]
}
 800646a:	bf00      	nop
 800646c:	371c      	adds	r7, #28
 800646e:	46bd      	mov	sp, r7
 8006470:	bc80      	pop	{r7}
 8006472:	4770      	bx	lr
 8006474:	40012c00 	.word	0x40012c00
 8006478:	40000400 	.word	0x40000400
 800647c:	40000800 	.word	0x40000800

08006480 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006480:	b480      	push	{r7}
 8006482:	b087      	sub	sp, #28
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6a1b      	ldr	r3, [r3, #32]
 8006490:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	f023 0201 	bic.w	r2, r3, #1
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	011b      	lsls	r3, r3, #4
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f023 030a 	bic.w	r3, r3, #10
 80064bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	697a      	ldr	r2, [r7, #20]
 80064d0:	621a      	str	r2, [r3, #32]
}
 80064d2:	bf00      	nop
 80064d4:	371c      	adds	r7, #28
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bc80      	pop	{r7}
 80064da:	4770      	bx	lr

080064dc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80064dc:	b480      	push	{r7}
 80064de:	b087      	sub	sp, #28
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
 80064e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6a1b      	ldr	r3, [r3, #32]
 80064ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	f023 0210 	bic.w	r2, r3, #16
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	699b      	ldr	r3, [r3, #24]
 8006500:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006508:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	021b      	lsls	r3, r3, #8
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	4313      	orrs	r3, r2
 8006512:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800651a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	031b      	lsls	r3, r3, #12
 8006520:	b29b      	uxth	r3, r3
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4313      	orrs	r3, r2
 8006526:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800652e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	011b      	lsls	r3, r3, #4
 8006534:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006538:	697a      	ldr	r2, [r7, #20]
 800653a:	4313      	orrs	r3, r2
 800653c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	621a      	str	r2, [r3, #32]
}
 800654a:	bf00      	nop
 800654c:	371c      	adds	r7, #28
 800654e:	46bd      	mov	sp, r7
 8006550:	bc80      	pop	{r7}
 8006552:	4770      	bx	lr

08006554 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006554:	b480      	push	{r7}
 8006556:	b087      	sub	sp, #28
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	f023 0210 	bic.w	r2, r3, #16
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800657e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	031b      	lsls	r3, r3, #12
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	4313      	orrs	r3, r2
 8006588:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006590:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	011b      	lsls	r3, r3, #4
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	4313      	orrs	r3, r2
 800659a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	621a      	str	r2, [r3, #32]
}
 80065a8:	bf00      	nop
 80065aa:	371c      	adds	r7, #28
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bc80      	pop	{r7}
 80065b0:	4770      	bx	lr

080065b2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80065b2:	b480      	push	{r7}
 80065b4:	b087      	sub	sp, #28
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	60f8      	str	r0, [r7, #12]
 80065ba:	60b9      	str	r1, [r7, #8]
 80065bc:	607a      	str	r2, [r7, #4]
 80065be:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	f023 0303 	bic.w	r3, r3, #3
 80065de:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065ee:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	011b      	lsls	r3, r3, #4
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	693a      	ldr	r2, [r7, #16]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006602:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	021b      	lsls	r3, r3, #8
 8006608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	4313      	orrs	r3, r2
 8006610:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	621a      	str	r2, [r3, #32]
}
 800661e:	bf00      	nop
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr

08006628 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006628:	b480      	push	{r7}
 800662a:	b087      	sub	sp, #28
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
 8006634:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	69db      	ldr	r3, [r3, #28]
 800664c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006654:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	021b      	lsls	r3, r3, #8
 800665a:	693a      	ldr	r2, [r7, #16]
 800665c:	4313      	orrs	r3, r2
 800665e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006666:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	031b      	lsls	r3, r3, #12
 800666c:	b29b      	uxth	r3, r3
 800666e:	693a      	ldr	r2, [r7, #16]
 8006670:	4313      	orrs	r3, r2
 8006672:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800667a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	031b      	lsls	r3, r3, #12
 8006680:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	4313      	orrs	r3, r2
 8006688:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	697a      	ldr	r2, [r7, #20]
 8006694:	621a      	str	r2, [r3, #32]
}
 8006696:	bf00      	nop
 8006698:	371c      	adds	r7, #28
 800669a:	46bd      	mov	sp, r7
 800669c:	bc80      	pop	{r7}
 800669e:	4770      	bx	lr

080066a0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b085      	sub	sp, #20
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	f043 0307 	orr.w	r3, r3, #7
 80066c2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	609a      	str	r2, [r3, #8]
}
 80066ca:	bf00      	nop
 80066cc:	3714      	adds	r7, #20
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bc80      	pop	{r7}
 80066d2:	4770      	bx	lr

080066d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b087      	sub	sp, #28
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
 80066e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	021a      	lsls	r2, r3, #8
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	431a      	orrs	r2, r3
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	4313      	orrs	r3, r2
 8006700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	609a      	str	r2, [r3, #8]
}
 8006708:	bf00      	nop
 800670a:	371c      	adds	r7, #28
 800670c:	46bd      	mov	sp, r7
 800670e:	bc80      	pop	{r7}
 8006710:	4770      	bx	lr

08006712 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006712:	b480      	push	{r7}
 8006714:	b087      	sub	sp, #28
 8006716:	af00      	add	r7, sp, #0
 8006718:	60f8      	str	r0, [r7, #12]
 800671a:	60b9      	str	r1, [r7, #8]
 800671c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	f003 031f 	and.w	r3, r3, #31
 8006724:	2201      	movs	r2, #1
 8006726:	fa02 f303 	lsl.w	r3, r2, r3
 800672a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a1a      	ldr	r2, [r3, #32]
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	43db      	mvns	r3, r3
 8006734:	401a      	ands	r2, r3
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a1a      	ldr	r2, [r3, #32]
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	f003 031f 	and.w	r3, r3, #31
 8006744:	6879      	ldr	r1, [r7, #4]
 8006746:	fa01 f303 	lsl.w	r3, r1, r3
 800674a:	431a      	orrs	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	621a      	str	r2, [r3, #32]
}
 8006750:	bf00      	nop
 8006752:	371c      	adds	r7, #28
 8006754:	46bd      	mov	sp, r7
 8006756:	bc80      	pop	{r7}
 8006758:	4770      	bx	lr
	...

0800675c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800676c:	2b01      	cmp	r3, #1
 800676e:	d101      	bne.n	8006774 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006770:	2302      	movs	r3, #2
 8006772:	e046      	b.n	8006802 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2202      	movs	r2, #2
 8006780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800679a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a16      	ldr	r2, [pc, #88]	@ (800680c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d00e      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067c0:	d009      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a12      	ldr	r2, [pc, #72]	@ (8006810 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d004      	beq.n	80067d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a10      	ldr	r2, [pc, #64]	@ (8006814 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d10c      	bne.n	80067f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	bc80      	pop	{r7}
 800680a:	4770      	bx	lr
 800680c:	40012c00 	.word	0x40012c00
 8006810:	40000400 	.word	0x40000400
 8006814:	40000800 	.word	0x40000800

08006818 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr

0800682a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	bc80      	pop	{r7}
 800683a:	4770      	bx	lr

0800683c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b082      	sub	sp, #8
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e042      	b.n	80068d4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b00      	cmp	r3, #0
 8006858:	d106      	bne.n	8006868 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f7fb ff60 	bl	8002728 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2224      	movs	r2, #36	@ 0x24
 800686c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68da      	ldr	r2, [r3, #12]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800687e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 f971 	bl	8006b68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	691a      	ldr	r2, [r3, #16]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006894:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	695a      	ldr	r2, [r3, #20]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68da      	ldr	r2, [r3, #12]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2220      	movs	r2, #32
 80068c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2220      	movs	r2, #32
 80068c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3708      	adds	r7, #8
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b08a      	sub	sp, #40	@ 0x28
 80068e0:	af02      	add	r7, sp, #8
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	603b      	str	r3, [r7, #0]
 80068e8:	4613      	mov	r3, r2
 80068ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80068ec:	2300      	movs	r3, #0
 80068ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	2b20      	cmp	r3, #32
 80068fa:	d175      	bne.n	80069e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d002      	beq.n	8006908 <HAL_UART_Transmit+0x2c>
 8006902:	88fb      	ldrh	r3, [r7, #6]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d101      	bne.n	800690c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e06e      	b.n	80069ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2221      	movs	r2, #33	@ 0x21
 8006916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800691a:	f7fb ffcf 	bl	80028bc <HAL_GetTick>
 800691e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	88fa      	ldrh	r2, [r7, #6]
 8006924:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	88fa      	ldrh	r2, [r7, #6]
 800692a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006934:	d108      	bne.n	8006948 <HAL_UART_Transmit+0x6c>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d104      	bne.n	8006948 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800693e:	2300      	movs	r3, #0
 8006940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	61bb      	str	r3, [r7, #24]
 8006946:	e003      	b.n	8006950 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800694c:	2300      	movs	r3, #0
 800694e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006950:	e02e      	b.n	80069b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	9300      	str	r3, [sp, #0]
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	2200      	movs	r2, #0
 800695a:	2180      	movs	r1, #128	@ 0x80
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 f848 	bl	80069f2 <UART_WaitOnFlagUntilTimeout>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d005      	beq.n	8006974 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2220      	movs	r2, #32
 800696c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e03a      	b.n	80069ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10b      	bne.n	8006992 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	881b      	ldrh	r3, [r3, #0]
 800697e:	461a      	mov	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006988:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	3302      	adds	r3, #2
 800698e:	61bb      	str	r3, [r7, #24]
 8006990:	e007      	b.n	80069a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	781a      	ldrb	r2, [r3, #0]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	3301      	adds	r3, #1
 80069a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	3b01      	subs	r3, #1
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1cb      	bne.n	8006952 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	9300      	str	r3, [sp, #0]
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	2200      	movs	r2, #0
 80069c2:	2140      	movs	r1, #64	@ 0x40
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f000 f814 	bl	80069f2 <UART_WaitOnFlagUntilTimeout>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d005      	beq.n	80069dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2220      	movs	r2, #32
 80069d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e006      	b.n	80069ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2220      	movs	r2, #32
 80069e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80069e4:	2300      	movs	r3, #0
 80069e6:	e000      	b.n	80069ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80069e8:	2302      	movs	r3, #2
  }
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3720      	adds	r7, #32
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b086      	sub	sp, #24
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	60f8      	str	r0, [r7, #12]
 80069fa:	60b9      	str	r1, [r7, #8]
 80069fc:	603b      	str	r3, [r7, #0]
 80069fe:	4613      	mov	r3, r2
 8006a00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a02:	e03b      	b.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a0a:	d037      	beq.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a0c:	f7fb ff56 	bl	80028bc <HAL_GetTick>
 8006a10:	4602      	mov	r2, r0
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	6a3a      	ldr	r2, [r7, #32]
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d302      	bcc.n	8006a22 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a1c:	6a3b      	ldr	r3, [r7, #32]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d101      	bne.n	8006a26 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e03a      	b.n	8006a9c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	f003 0304 	and.w	r3, r3, #4
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d023      	beq.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	2b80      	cmp	r3, #128	@ 0x80
 8006a38:	d020      	beq.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	2b40      	cmp	r3, #64	@ 0x40
 8006a3e:	d01d      	beq.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 0308 	and.w	r3, r3, #8
 8006a4a:	2b08      	cmp	r3, #8
 8006a4c:	d116      	bne.n	8006a7c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006a4e:	2300      	movs	r3, #0
 8006a50:	617b      	str	r3, [r7, #20]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	617b      	str	r3, [r7, #20]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	617b      	str	r3, [r7, #20]
 8006a62:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 f81d 	bl	8006aa4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2208      	movs	r2, #8
 8006a6e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e00f      	b.n	8006a9c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	4013      	ands	r3, r2
 8006a86:	68ba      	ldr	r2, [r7, #8]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	bf0c      	ite	eq
 8006a8c:	2301      	moveq	r3, #1
 8006a8e:	2300      	movne	r3, #0
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	461a      	mov	r2, r3
 8006a94:	79fb      	ldrb	r3, [r7, #7]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d0b4      	beq.n	8006a04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3718      	adds	r7, #24
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b095      	sub	sp, #84	@ 0x54
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	330c      	adds	r3, #12
 8006ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ab6:	e853 3f00 	ldrex	r3, [r3]
 8006aba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006abe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	330c      	adds	r3, #12
 8006aca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006acc:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ad2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ad4:	e841 2300 	strex	r3, r2, [r1]
 8006ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d1e5      	bne.n	8006aac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	3314      	adds	r3, #20
 8006ae6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	6a3b      	ldr	r3, [r7, #32]
 8006aea:	e853 3f00 	ldrex	r3, [r3]
 8006aee:	61fb      	str	r3, [r7, #28]
   return(result);
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	f023 0301 	bic.w	r3, r3, #1
 8006af6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	3314      	adds	r3, #20
 8006afe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b08:	e841 2300 	strex	r3, r2, [r1]
 8006b0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1e5      	bne.n	8006ae0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d119      	bne.n	8006b50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	330c      	adds	r3, #12
 8006b22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	e853 3f00 	ldrex	r3, [r3]
 8006b2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f023 0310 	bic.w	r3, r3, #16
 8006b32:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	330c      	adds	r3, #12
 8006b3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b3c:	61ba      	str	r2, [r7, #24]
 8006b3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b40:	6979      	ldr	r1, [r7, #20]
 8006b42:	69ba      	ldr	r2, [r7, #24]
 8006b44:	e841 2300 	strex	r3, r2, [r1]
 8006b48:	613b      	str	r3, [r7, #16]
   return(result);
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1e5      	bne.n	8006b1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2220      	movs	r2, #32
 8006b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b5e:	bf00      	nop
 8006b60:	3754      	adds	r7, #84	@ 0x54
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bc80      	pop	{r7}
 8006b66:	4770      	bx	lr

08006b68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68da      	ldr	r2, [r3, #12]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	689a      	ldr	r2, [r3, #8]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	431a      	orrs	r2, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	695b      	ldr	r3, [r3, #20]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006ba2:	f023 030c 	bic.w	r3, r3, #12
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	6812      	ldr	r2, [r2, #0]
 8006baa:	68b9      	ldr	r1, [r7, #8]
 8006bac:	430b      	orrs	r3, r1
 8006bae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
 8006bb6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	699a      	ldr	r2, [r3, #24]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a2c      	ldr	r2, [pc, #176]	@ (8006c7c <UART_SetConfig+0x114>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d103      	bne.n	8006bd8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006bd0:	f7fe fd36 	bl	8005640 <HAL_RCC_GetPCLK2Freq>
 8006bd4:	60f8      	str	r0, [r7, #12]
 8006bd6:	e002      	b.n	8006bde <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006bd8:	f7fe fd1e 	bl	8005618 <HAL_RCC_GetPCLK1Freq>
 8006bdc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	4613      	mov	r3, r2
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	4413      	add	r3, r2
 8006be6:	009a      	lsls	r2, r3, #2
 8006be8:	441a      	add	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bf4:	4a22      	ldr	r2, [pc, #136]	@ (8006c80 <UART_SetConfig+0x118>)
 8006bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bfa:	095b      	lsrs	r3, r3, #5
 8006bfc:	0119      	lsls	r1, r3, #4
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4613      	mov	r3, r2
 8006c02:	009b      	lsls	r3, r3, #2
 8006c04:	4413      	add	r3, r2
 8006c06:	009a      	lsls	r2, r3, #2
 8006c08:	441a      	add	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c14:	4b1a      	ldr	r3, [pc, #104]	@ (8006c80 <UART_SetConfig+0x118>)
 8006c16:	fba3 0302 	umull	r0, r3, r3, r2
 8006c1a:	095b      	lsrs	r3, r3, #5
 8006c1c:	2064      	movs	r0, #100	@ 0x64
 8006c1e:	fb00 f303 	mul.w	r3, r0, r3
 8006c22:	1ad3      	subs	r3, r2, r3
 8006c24:	011b      	lsls	r3, r3, #4
 8006c26:	3332      	adds	r3, #50	@ 0x32
 8006c28:	4a15      	ldr	r2, [pc, #84]	@ (8006c80 <UART_SetConfig+0x118>)
 8006c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2e:	095b      	lsrs	r3, r3, #5
 8006c30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c34:	4419      	add	r1, r3
 8006c36:	68fa      	ldr	r2, [r7, #12]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	4413      	add	r3, r2
 8006c3e:	009a      	lsls	r2, r3, #2
 8006c40:	441a      	add	r2, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c80 <UART_SetConfig+0x118>)
 8006c4e:	fba3 0302 	umull	r0, r3, r3, r2
 8006c52:	095b      	lsrs	r3, r3, #5
 8006c54:	2064      	movs	r0, #100	@ 0x64
 8006c56:	fb00 f303 	mul.w	r3, r0, r3
 8006c5a:	1ad3      	subs	r3, r2, r3
 8006c5c:	011b      	lsls	r3, r3, #4
 8006c5e:	3332      	adds	r3, #50	@ 0x32
 8006c60:	4a07      	ldr	r2, [pc, #28]	@ (8006c80 <UART_SetConfig+0x118>)
 8006c62:	fba2 2303 	umull	r2, r3, r2, r3
 8006c66:	095b      	lsrs	r3, r3, #5
 8006c68:	f003 020f 	and.w	r2, r3, #15
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	440a      	add	r2, r1
 8006c72:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006c74:	bf00      	nop
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}
 8006c7c:	40013800 	.word	0x40013800
 8006c80:	51eb851f 	.word	0x51eb851f

08006c84 <__cvt>:
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c8a:	461d      	mov	r5, r3
 8006c8c:	bfbb      	ittet	lt
 8006c8e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006c92:	461d      	movlt	r5, r3
 8006c94:	2300      	movge	r3, #0
 8006c96:	232d      	movlt	r3, #45	@ 0x2d
 8006c98:	b088      	sub	sp, #32
 8006c9a:	4614      	mov	r4, r2
 8006c9c:	bfb8      	it	lt
 8006c9e:	4614      	movlt	r4, r2
 8006ca0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006ca2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006ca4:	7013      	strb	r3, [r2, #0]
 8006ca6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ca8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006cac:	f023 0820 	bic.w	r8, r3, #32
 8006cb0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006cb4:	d005      	beq.n	8006cc2 <__cvt+0x3e>
 8006cb6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006cba:	d100      	bne.n	8006cbe <__cvt+0x3a>
 8006cbc:	3601      	adds	r6, #1
 8006cbe:	2302      	movs	r3, #2
 8006cc0:	e000      	b.n	8006cc4 <__cvt+0x40>
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	aa07      	add	r2, sp, #28
 8006cc6:	9204      	str	r2, [sp, #16]
 8006cc8:	aa06      	add	r2, sp, #24
 8006cca:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006cce:	e9cd 3600 	strd	r3, r6, [sp]
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	462b      	mov	r3, r5
 8006cd6:	f001 f883 	bl	8007de0 <_dtoa_r>
 8006cda:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006cde:	4607      	mov	r7, r0
 8006ce0:	d119      	bne.n	8006d16 <__cvt+0x92>
 8006ce2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ce4:	07db      	lsls	r3, r3, #31
 8006ce6:	d50e      	bpl.n	8006d06 <__cvt+0x82>
 8006ce8:	eb00 0906 	add.w	r9, r0, r6
 8006cec:	2200      	movs	r2, #0
 8006cee:	2300      	movs	r3, #0
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	4629      	mov	r1, r5
 8006cf4:	f7f9 fe58 	bl	80009a8 <__aeabi_dcmpeq>
 8006cf8:	b108      	cbz	r0, 8006cfe <__cvt+0x7a>
 8006cfa:	f8cd 901c 	str.w	r9, [sp, #28]
 8006cfe:	2230      	movs	r2, #48	@ 0x30
 8006d00:	9b07      	ldr	r3, [sp, #28]
 8006d02:	454b      	cmp	r3, r9
 8006d04:	d31e      	bcc.n	8006d44 <__cvt+0xc0>
 8006d06:	4638      	mov	r0, r7
 8006d08:	9b07      	ldr	r3, [sp, #28]
 8006d0a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006d0c:	1bdb      	subs	r3, r3, r7
 8006d0e:	6013      	str	r3, [r2, #0]
 8006d10:	b008      	add	sp, #32
 8006d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d16:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d1a:	eb00 0906 	add.w	r9, r0, r6
 8006d1e:	d1e5      	bne.n	8006cec <__cvt+0x68>
 8006d20:	7803      	ldrb	r3, [r0, #0]
 8006d22:	2b30      	cmp	r3, #48	@ 0x30
 8006d24:	d10a      	bne.n	8006d3c <__cvt+0xb8>
 8006d26:	2200      	movs	r2, #0
 8006d28:	2300      	movs	r3, #0
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	4629      	mov	r1, r5
 8006d2e:	f7f9 fe3b 	bl	80009a8 <__aeabi_dcmpeq>
 8006d32:	b918      	cbnz	r0, 8006d3c <__cvt+0xb8>
 8006d34:	f1c6 0601 	rsb	r6, r6, #1
 8006d38:	f8ca 6000 	str.w	r6, [sl]
 8006d3c:	f8da 3000 	ldr.w	r3, [sl]
 8006d40:	4499      	add	r9, r3
 8006d42:	e7d3      	b.n	8006cec <__cvt+0x68>
 8006d44:	1c59      	adds	r1, r3, #1
 8006d46:	9107      	str	r1, [sp, #28]
 8006d48:	701a      	strb	r2, [r3, #0]
 8006d4a:	e7d9      	b.n	8006d00 <__cvt+0x7c>

08006d4c <__exponent>:
 8006d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d4e:	2900      	cmp	r1, #0
 8006d50:	bfb6      	itet	lt
 8006d52:	232d      	movlt	r3, #45	@ 0x2d
 8006d54:	232b      	movge	r3, #43	@ 0x2b
 8006d56:	4249      	neglt	r1, r1
 8006d58:	2909      	cmp	r1, #9
 8006d5a:	7002      	strb	r2, [r0, #0]
 8006d5c:	7043      	strb	r3, [r0, #1]
 8006d5e:	dd29      	ble.n	8006db4 <__exponent+0x68>
 8006d60:	f10d 0307 	add.w	r3, sp, #7
 8006d64:	461d      	mov	r5, r3
 8006d66:	270a      	movs	r7, #10
 8006d68:	fbb1 f6f7 	udiv	r6, r1, r7
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	fb07 1416 	mls	r4, r7, r6, r1
 8006d72:	3430      	adds	r4, #48	@ 0x30
 8006d74:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006d78:	460c      	mov	r4, r1
 8006d7a:	2c63      	cmp	r4, #99	@ 0x63
 8006d7c:	4631      	mov	r1, r6
 8006d7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d82:	dcf1      	bgt.n	8006d68 <__exponent+0x1c>
 8006d84:	3130      	adds	r1, #48	@ 0x30
 8006d86:	1e94      	subs	r4, r2, #2
 8006d88:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006d8c:	4623      	mov	r3, r4
 8006d8e:	1c41      	adds	r1, r0, #1
 8006d90:	42ab      	cmp	r3, r5
 8006d92:	d30a      	bcc.n	8006daa <__exponent+0x5e>
 8006d94:	f10d 0309 	add.w	r3, sp, #9
 8006d98:	1a9b      	subs	r3, r3, r2
 8006d9a:	42ac      	cmp	r4, r5
 8006d9c:	bf88      	it	hi
 8006d9e:	2300      	movhi	r3, #0
 8006da0:	3302      	adds	r3, #2
 8006da2:	4403      	add	r3, r0
 8006da4:	1a18      	subs	r0, r3, r0
 8006da6:	b003      	add	sp, #12
 8006da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006daa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006dae:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006db2:	e7ed      	b.n	8006d90 <__exponent+0x44>
 8006db4:	2330      	movs	r3, #48	@ 0x30
 8006db6:	3130      	adds	r1, #48	@ 0x30
 8006db8:	7083      	strb	r3, [r0, #2]
 8006dba:	70c1      	strb	r1, [r0, #3]
 8006dbc:	1d03      	adds	r3, r0, #4
 8006dbe:	e7f1      	b.n	8006da4 <__exponent+0x58>

08006dc0 <_printf_float>:
 8006dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc4:	b091      	sub	sp, #68	@ 0x44
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006dcc:	4616      	mov	r6, r2
 8006dce:	461f      	mov	r7, r3
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	f000 fef1 	bl	8007bb8 <_localeconv_r>
 8006dd6:	6803      	ldr	r3, [r0, #0]
 8006dd8:	4618      	mov	r0, r3
 8006dda:	9308      	str	r3, [sp, #32]
 8006ddc:	f7f9 f9b8 	bl	8000150 <strlen>
 8006de0:	2300      	movs	r3, #0
 8006de2:	930e      	str	r3, [sp, #56]	@ 0x38
 8006de4:	f8d8 3000 	ldr.w	r3, [r8]
 8006de8:	9009      	str	r0, [sp, #36]	@ 0x24
 8006dea:	3307      	adds	r3, #7
 8006dec:	f023 0307 	bic.w	r3, r3, #7
 8006df0:	f103 0208 	add.w	r2, r3, #8
 8006df4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006df8:	f8d4 b000 	ldr.w	fp, [r4]
 8006dfc:	f8c8 2000 	str.w	r2, [r8]
 8006e00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006e08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e0a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006e1a:	4b9c      	ldr	r3, [pc, #624]	@ (800708c <_printf_float+0x2cc>)
 8006e1c:	f7f9 fdf6 	bl	8000a0c <__aeabi_dcmpun>
 8006e20:	bb70      	cbnz	r0, 8006e80 <_printf_float+0xc0>
 8006e22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e26:	f04f 32ff 	mov.w	r2, #4294967295
 8006e2a:	4b98      	ldr	r3, [pc, #608]	@ (800708c <_printf_float+0x2cc>)
 8006e2c:	f7f9 fdd0 	bl	80009d0 <__aeabi_dcmple>
 8006e30:	bb30      	cbnz	r0, 8006e80 <_printf_float+0xc0>
 8006e32:	2200      	movs	r2, #0
 8006e34:	2300      	movs	r3, #0
 8006e36:	4640      	mov	r0, r8
 8006e38:	4649      	mov	r1, r9
 8006e3a:	f7f9 fdbf 	bl	80009bc <__aeabi_dcmplt>
 8006e3e:	b110      	cbz	r0, 8006e46 <_printf_float+0x86>
 8006e40:	232d      	movs	r3, #45	@ 0x2d
 8006e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e46:	4a92      	ldr	r2, [pc, #584]	@ (8007090 <_printf_float+0x2d0>)
 8006e48:	4b92      	ldr	r3, [pc, #584]	@ (8007094 <_printf_float+0x2d4>)
 8006e4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006e4e:	bf94      	ite	ls
 8006e50:	4690      	movls	r8, r2
 8006e52:	4698      	movhi	r8, r3
 8006e54:	2303      	movs	r3, #3
 8006e56:	f04f 0900 	mov.w	r9, #0
 8006e5a:	6123      	str	r3, [r4, #16]
 8006e5c:	f02b 0304 	bic.w	r3, fp, #4
 8006e60:	6023      	str	r3, [r4, #0]
 8006e62:	4633      	mov	r3, r6
 8006e64:	4621      	mov	r1, r4
 8006e66:	4628      	mov	r0, r5
 8006e68:	9700      	str	r7, [sp, #0]
 8006e6a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006e6c:	f000 f9d4 	bl	8007218 <_printf_common>
 8006e70:	3001      	adds	r0, #1
 8006e72:	f040 8090 	bne.w	8006f96 <_printf_float+0x1d6>
 8006e76:	f04f 30ff 	mov.w	r0, #4294967295
 8006e7a:	b011      	add	sp, #68	@ 0x44
 8006e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e80:	4642      	mov	r2, r8
 8006e82:	464b      	mov	r3, r9
 8006e84:	4640      	mov	r0, r8
 8006e86:	4649      	mov	r1, r9
 8006e88:	f7f9 fdc0 	bl	8000a0c <__aeabi_dcmpun>
 8006e8c:	b148      	cbz	r0, 8006ea2 <_printf_float+0xe2>
 8006e8e:	464b      	mov	r3, r9
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	bfb8      	it	lt
 8006e94:	232d      	movlt	r3, #45	@ 0x2d
 8006e96:	4a80      	ldr	r2, [pc, #512]	@ (8007098 <_printf_float+0x2d8>)
 8006e98:	bfb8      	it	lt
 8006e9a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006e9e:	4b7f      	ldr	r3, [pc, #508]	@ (800709c <_printf_float+0x2dc>)
 8006ea0:	e7d3      	b.n	8006e4a <_printf_float+0x8a>
 8006ea2:	6863      	ldr	r3, [r4, #4]
 8006ea4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006ea8:	1c5a      	adds	r2, r3, #1
 8006eaa:	d13f      	bne.n	8006f2c <_printf_float+0x16c>
 8006eac:	2306      	movs	r3, #6
 8006eae:	6063      	str	r3, [r4, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006eb6:	6023      	str	r3, [r4, #0]
 8006eb8:	9206      	str	r2, [sp, #24]
 8006eba:	aa0e      	add	r2, sp, #56	@ 0x38
 8006ebc:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006ec0:	aa0d      	add	r2, sp, #52	@ 0x34
 8006ec2:	9203      	str	r2, [sp, #12]
 8006ec4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006ec8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006ecc:	6863      	ldr	r3, [r4, #4]
 8006ece:	4642      	mov	r2, r8
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	4628      	mov	r0, r5
 8006ed4:	464b      	mov	r3, r9
 8006ed6:	910a      	str	r1, [sp, #40]	@ 0x28
 8006ed8:	f7ff fed4 	bl	8006c84 <__cvt>
 8006edc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ede:	4680      	mov	r8, r0
 8006ee0:	2947      	cmp	r1, #71	@ 0x47
 8006ee2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006ee4:	d128      	bne.n	8006f38 <_printf_float+0x178>
 8006ee6:	1cc8      	adds	r0, r1, #3
 8006ee8:	db02      	blt.n	8006ef0 <_printf_float+0x130>
 8006eea:	6863      	ldr	r3, [r4, #4]
 8006eec:	4299      	cmp	r1, r3
 8006eee:	dd40      	ble.n	8006f72 <_printf_float+0x1b2>
 8006ef0:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ef4:	fa5f fa8a 	uxtb.w	sl, sl
 8006ef8:	4652      	mov	r2, sl
 8006efa:	3901      	subs	r1, #1
 8006efc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006f00:	910d      	str	r1, [sp, #52]	@ 0x34
 8006f02:	f7ff ff23 	bl	8006d4c <__exponent>
 8006f06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f08:	4681      	mov	r9, r0
 8006f0a:	1813      	adds	r3, r2, r0
 8006f0c:	2a01      	cmp	r2, #1
 8006f0e:	6123      	str	r3, [r4, #16]
 8006f10:	dc02      	bgt.n	8006f18 <_printf_float+0x158>
 8006f12:	6822      	ldr	r2, [r4, #0]
 8006f14:	07d2      	lsls	r2, r2, #31
 8006f16:	d501      	bpl.n	8006f1c <_printf_float+0x15c>
 8006f18:	3301      	adds	r3, #1
 8006f1a:	6123      	str	r3, [r4, #16]
 8006f1c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d09e      	beq.n	8006e62 <_printf_float+0xa2>
 8006f24:	232d      	movs	r3, #45	@ 0x2d
 8006f26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f2a:	e79a      	b.n	8006e62 <_printf_float+0xa2>
 8006f2c:	2947      	cmp	r1, #71	@ 0x47
 8006f2e:	d1bf      	bne.n	8006eb0 <_printf_float+0xf0>
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d1bd      	bne.n	8006eb0 <_printf_float+0xf0>
 8006f34:	2301      	movs	r3, #1
 8006f36:	e7ba      	b.n	8006eae <_printf_float+0xee>
 8006f38:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f3c:	d9dc      	bls.n	8006ef8 <_printf_float+0x138>
 8006f3e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006f42:	d118      	bne.n	8006f76 <_printf_float+0x1b6>
 8006f44:	2900      	cmp	r1, #0
 8006f46:	6863      	ldr	r3, [r4, #4]
 8006f48:	dd0b      	ble.n	8006f62 <_printf_float+0x1a2>
 8006f4a:	6121      	str	r1, [r4, #16]
 8006f4c:	b913      	cbnz	r3, 8006f54 <_printf_float+0x194>
 8006f4e:	6822      	ldr	r2, [r4, #0]
 8006f50:	07d0      	lsls	r0, r2, #31
 8006f52:	d502      	bpl.n	8006f5a <_printf_float+0x19a>
 8006f54:	3301      	adds	r3, #1
 8006f56:	440b      	add	r3, r1
 8006f58:	6123      	str	r3, [r4, #16]
 8006f5a:	f04f 0900 	mov.w	r9, #0
 8006f5e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006f60:	e7dc      	b.n	8006f1c <_printf_float+0x15c>
 8006f62:	b913      	cbnz	r3, 8006f6a <_printf_float+0x1aa>
 8006f64:	6822      	ldr	r2, [r4, #0]
 8006f66:	07d2      	lsls	r2, r2, #31
 8006f68:	d501      	bpl.n	8006f6e <_printf_float+0x1ae>
 8006f6a:	3302      	adds	r3, #2
 8006f6c:	e7f4      	b.n	8006f58 <_printf_float+0x198>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e7f2      	b.n	8006f58 <_printf_float+0x198>
 8006f72:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006f76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f78:	4299      	cmp	r1, r3
 8006f7a:	db05      	blt.n	8006f88 <_printf_float+0x1c8>
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	6121      	str	r1, [r4, #16]
 8006f80:	07d8      	lsls	r0, r3, #31
 8006f82:	d5ea      	bpl.n	8006f5a <_printf_float+0x19a>
 8006f84:	1c4b      	adds	r3, r1, #1
 8006f86:	e7e7      	b.n	8006f58 <_printf_float+0x198>
 8006f88:	2900      	cmp	r1, #0
 8006f8a:	bfcc      	ite	gt
 8006f8c:	2201      	movgt	r2, #1
 8006f8e:	f1c1 0202 	rsble	r2, r1, #2
 8006f92:	4413      	add	r3, r2
 8006f94:	e7e0      	b.n	8006f58 <_printf_float+0x198>
 8006f96:	6823      	ldr	r3, [r4, #0]
 8006f98:	055a      	lsls	r2, r3, #21
 8006f9a:	d407      	bmi.n	8006fac <_printf_float+0x1ec>
 8006f9c:	6923      	ldr	r3, [r4, #16]
 8006f9e:	4642      	mov	r2, r8
 8006fa0:	4631      	mov	r1, r6
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	47b8      	blx	r7
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	d12b      	bne.n	8007002 <_printf_float+0x242>
 8006faa:	e764      	b.n	8006e76 <_printf_float+0xb6>
 8006fac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006fb0:	f240 80dc 	bls.w	800716c <_printf_float+0x3ac>
 8006fb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fb8:	2200      	movs	r2, #0
 8006fba:	2300      	movs	r3, #0
 8006fbc:	f7f9 fcf4 	bl	80009a8 <__aeabi_dcmpeq>
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	d033      	beq.n	800702c <_printf_float+0x26c>
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	4628      	mov	r0, r5
 8006fca:	4a35      	ldr	r2, [pc, #212]	@ (80070a0 <_printf_float+0x2e0>)
 8006fcc:	47b8      	blx	r7
 8006fce:	3001      	adds	r0, #1
 8006fd0:	f43f af51 	beq.w	8006e76 <_printf_float+0xb6>
 8006fd4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006fd8:	4543      	cmp	r3, r8
 8006fda:	db02      	blt.n	8006fe2 <_printf_float+0x222>
 8006fdc:	6823      	ldr	r3, [r4, #0]
 8006fde:	07d8      	lsls	r0, r3, #31
 8006fe0:	d50f      	bpl.n	8007002 <_printf_float+0x242>
 8006fe2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006fe6:	4631      	mov	r1, r6
 8006fe8:	4628      	mov	r0, r5
 8006fea:	47b8      	blx	r7
 8006fec:	3001      	adds	r0, #1
 8006fee:	f43f af42 	beq.w	8006e76 <_printf_float+0xb6>
 8006ff2:	f04f 0900 	mov.w	r9, #0
 8006ff6:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ffa:	f104 0a1a 	add.w	sl, r4, #26
 8006ffe:	45c8      	cmp	r8, r9
 8007000:	dc09      	bgt.n	8007016 <_printf_float+0x256>
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	079b      	lsls	r3, r3, #30
 8007006:	f100 8102 	bmi.w	800720e <_printf_float+0x44e>
 800700a:	68e0      	ldr	r0, [r4, #12]
 800700c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800700e:	4298      	cmp	r0, r3
 8007010:	bfb8      	it	lt
 8007012:	4618      	movlt	r0, r3
 8007014:	e731      	b.n	8006e7a <_printf_float+0xba>
 8007016:	2301      	movs	r3, #1
 8007018:	4652      	mov	r2, sl
 800701a:	4631      	mov	r1, r6
 800701c:	4628      	mov	r0, r5
 800701e:	47b8      	blx	r7
 8007020:	3001      	adds	r0, #1
 8007022:	f43f af28 	beq.w	8006e76 <_printf_float+0xb6>
 8007026:	f109 0901 	add.w	r9, r9, #1
 800702a:	e7e8      	b.n	8006ffe <_printf_float+0x23e>
 800702c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800702e:	2b00      	cmp	r3, #0
 8007030:	dc38      	bgt.n	80070a4 <_printf_float+0x2e4>
 8007032:	2301      	movs	r3, #1
 8007034:	4631      	mov	r1, r6
 8007036:	4628      	mov	r0, r5
 8007038:	4a19      	ldr	r2, [pc, #100]	@ (80070a0 <_printf_float+0x2e0>)
 800703a:	47b8      	blx	r7
 800703c:	3001      	adds	r0, #1
 800703e:	f43f af1a 	beq.w	8006e76 <_printf_float+0xb6>
 8007042:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007046:	ea59 0303 	orrs.w	r3, r9, r3
 800704a:	d102      	bne.n	8007052 <_printf_float+0x292>
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	07d9      	lsls	r1, r3, #31
 8007050:	d5d7      	bpl.n	8007002 <_printf_float+0x242>
 8007052:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007056:	4631      	mov	r1, r6
 8007058:	4628      	mov	r0, r5
 800705a:	47b8      	blx	r7
 800705c:	3001      	adds	r0, #1
 800705e:	f43f af0a 	beq.w	8006e76 <_printf_float+0xb6>
 8007062:	f04f 0a00 	mov.w	sl, #0
 8007066:	f104 0b1a 	add.w	fp, r4, #26
 800706a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800706c:	425b      	negs	r3, r3
 800706e:	4553      	cmp	r3, sl
 8007070:	dc01      	bgt.n	8007076 <_printf_float+0x2b6>
 8007072:	464b      	mov	r3, r9
 8007074:	e793      	b.n	8006f9e <_printf_float+0x1de>
 8007076:	2301      	movs	r3, #1
 8007078:	465a      	mov	r2, fp
 800707a:	4631      	mov	r1, r6
 800707c:	4628      	mov	r0, r5
 800707e:	47b8      	blx	r7
 8007080:	3001      	adds	r0, #1
 8007082:	f43f aef8 	beq.w	8006e76 <_printf_float+0xb6>
 8007086:	f10a 0a01 	add.w	sl, sl, #1
 800708a:	e7ee      	b.n	800706a <_printf_float+0x2aa>
 800708c:	7fefffff 	.word	0x7fefffff
 8007090:	0800c1d6 	.word	0x0800c1d6
 8007094:	0800c1da 	.word	0x0800c1da
 8007098:	0800c1de 	.word	0x0800c1de
 800709c:	0800c1e2 	.word	0x0800c1e2
 80070a0:	0800c1e6 	.word	0x0800c1e6
 80070a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070a6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80070aa:	4553      	cmp	r3, sl
 80070ac:	bfa8      	it	ge
 80070ae:	4653      	movge	r3, sl
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	4699      	mov	r9, r3
 80070b4:	dc36      	bgt.n	8007124 <_printf_float+0x364>
 80070b6:	f04f 0b00 	mov.w	fp, #0
 80070ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070be:	f104 021a 	add.w	r2, r4, #26
 80070c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80070c6:	eba3 0309 	sub.w	r3, r3, r9
 80070ca:	455b      	cmp	r3, fp
 80070cc:	dc31      	bgt.n	8007132 <_printf_float+0x372>
 80070ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070d0:	459a      	cmp	sl, r3
 80070d2:	dc3a      	bgt.n	800714a <_printf_float+0x38a>
 80070d4:	6823      	ldr	r3, [r4, #0]
 80070d6:	07da      	lsls	r2, r3, #31
 80070d8:	d437      	bmi.n	800714a <_printf_float+0x38a>
 80070da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070dc:	ebaa 0903 	sub.w	r9, sl, r3
 80070e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070e2:	ebaa 0303 	sub.w	r3, sl, r3
 80070e6:	4599      	cmp	r9, r3
 80070e8:	bfa8      	it	ge
 80070ea:	4699      	movge	r9, r3
 80070ec:	f1b9 0f00 	cmp.w	r9, #0
 80070f0:	dc33      	bgt.n	800715a <_printf_float+0x39a>
 80070f2:	f04f 0800 	mov.w	r8, #0
 80070f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070fa:	f104 0b1a 	add.w	fp, r4, #26
 80070fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007100:	ebaa 0303 	sub.w	r3, sl, r3
 8007104:	eba3 0309 	sub.w	r3, r3, r9
 8007108:	4543      	cmp	r3, r8
 800710a:	f77f af7a 	ble.w	8007002 <_printf_float+0x242>
 800710e:	2301      	movs	r3, #1
 8007110:	465a      	mov	r2, fp
 8007112:	4631      	mov	r1, r6
 8007114:	4628      	mov	r0, r5
 8007116:	47b8      	blx	r7
 8007118:	3001      	adds	r0, #1
 800711a:	f43f aeac 	beq.w	8006e76 <_printf_float+0xb6>
 800711e:	f108 0801 	add.w	r8, r8, #1
 8007122:	e7ec      	b.n	80070fe <_printf_float+0x33e>
 8007124:	4642      	mov	r2, r8
 8007126:	4631      	mov	r1, r6
 8007128:	4628      	mov	r0, r5
 800712a:	47b8      	blx	r7
 800712c:	3001      	adds	r0, #1
 800712e:	d1c2      	bne.n	80070b6 <_printf_float+0x2f6>
 8007130:	e6a1      	b.n	8006e76 <_printf_float+0xb6>
 8007132:	2301      	movs	r3, #1
 8007134:	4631      	mov	r1, r6
 8007136:	4628      	mov	r0, r5
 8007138:	920a      	str	r2, [sp, #40]	@ 0x28
 800713a:	47b8      	blx	r7
 800713c:	3001      	adds	r0, #1
 800713e:	f43f ae9a 	beq.w	8006e76 <_printf_float+0xb6>
 8007142:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007144:	f10b 0b01 	add.w	fp, fp, #1
 8007148:	e7bb      	b.n	80070c2 <_printf_float+0x302>
 800714a:	4631      	mov	r1, r6
 800714c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007150:	4628      	mov	r0, r5
 8007152:	47b8      	blx	r7
 8007154:	3001      	adds	r0, #1
 8007156:	d1c0      	bne.n	80070da <_printf_float+0x31a>
 8007158:	e68d      	b.n	8006e76 <_printf_float+0xb6>
 800715a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800715c:	464b      	mov	r3, r9
 800715e:	4631      	mov	r1, r6
 8007160:	4628      	mov	r0, r5
 8007162:	4442      	add	r2, r8
 8007164:	47b8      	blx	r7
 8007166:	3001      	adds	r0, #1
 8007168:	d1c3      	bne.n	80070f2 <_printf_float+0x332>
 800716a:	e684      	b.n	8006e76 <_printf_float+0xb6>
 800716c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007170:	f1ba 0f01 	cmp.w	sl, #1
 8007174:	dc01      	bgt.n	800717a <_printf_float+0x3ba>
 8007176:	07db      	lsls	r3, r3, #31
 8007178:	d536      	bpl.n	80071e8 <_printf_float+0x428>
 800717a:	2301      	movs	r3, #1
 800717c:	4642      	mov	r2, r8
 800717e:	4631      	mov	r1, r6
 8007180:	4628      	mov	r0, r5
 8007182:	47b8      	blx	r7
 8007184:	3001      	adds	r0, #1
 8007186:	f43f ae76 	beq.w	8006e76 <_printf_float+0xb6>
 800718a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800718e:	4631      	mov	r1, r6
 8007190:	4628      	mov	r0, r5
 8007192:	47b8      	blx	r7
 8007194:	3001      	adds	r0, #1
 8007196:	f43f ae6e 	beq.w	8006e76 <_printf_float+0xb6>
 800719a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800719e:	2200      	movs	r2, #0
 80071a0:	2300      	movs	r3, #0
 80071a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071a6:	f7f9 fbff 	bl	80009a8 <__aeabi_dcmpeq>
 80071aa:	b9c0      	cbnz	r0, 80071de <_printf_float+0x41e>
 80071ac:	4653      	mov	r3, sl
 80071ae:	f108 0201 	add.w	r2, r8, #1
 80071b2:	4631      	mov	r1, r6
 80071b4:	4628      	mov	r0, r5
 80071b6:	47b8      	blx	r7
 80071b8:	3001      	adds	r0, #1
 80071ba:	d10c      	bne.n	80071d6 <_printf_float+0x416>
 80071bc:	e65b      	b.n	8006e76 <_printf_float+0xb6>
 80071be:	2301      	movs	r3, #1
 80071c0:	465a      	mov	r2, fp
 80071c2:	4631      	mov	r1, r6
 80071c4:	4628      	mov	r0, r5
 80071c6:	47b8      	blx	r7
 80071c8:	3001      	adds	r0, #1
 80071ca:	f43f ae54 	beq.w	8006e76 <_printf_float+0xb6>
 80071ce:	f108 0801 	add.w	r8, r8, #1
 80071d2:	45d0      	cmp	r8, sl
 80071d4:	dbf3      	blt.n	80071be <_printf_float+0x3fe>
 80071d6:	464b      	mov	r3, r9
 80071d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80071dc:	e6e0      	b.n	8006fa0 <_printf_float+0x1e0>
 80071de:	f04f 0800 	mov.w	r8, #0
 80071e2:	f104 0b1a 	add.w	fp, r4, #26
 80071e6:	e7f4      	b.n	80071d2 <_printf_float+0x412>
 80071e8:	2301      	movs	r3, #1
 80071ea:	4642      	mov	r2, r8
 80071ec:	e7e1      	b.n	80071b2 <_printf_float+0x3f2>
 80071ee:	2301      	movs	r3, #1
 80071f0:	464a      	mov	r2, r9
 80071f2:	4631      	mov	r1, r6
 80071f4:	4628      	mov	r0, r5
 80071f6:	47b8      	blx	r7
 80071f8:	3001      	adds	r0, #1
 80071fa:	f43f ae3c 	beq.w	8006e76 <_printf_float+0xb6>
 80071fe:	f108 0801 	add.w	r8, r8, #1
 8007202:	68e3      	ldr	r3, [r4, #12]
 8007204:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007206:	1a5b      	subs	r3, r3, r1
 8007208:	4543      	cmp	r3, r8
 800720a:	dcf0      	bgt.n	80071ee <_printf_float+0x42e>
 800720c:	e6fd      	b.n	800700a <_printf_float+0x24a>
 800720e:	f04f 0800 	mov.w	r8, #0
 8007212:	f104 0919 	add.w	r9, r4, #25
 8007216:	e7f4      	b.n	8007202 <_printf_float+0x442>

08007218 <_printf_common>:
 8007218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800721c:	4616      	mov	r6, r2
 800721e:	4698      	mov	r8, r3
 8007220:	688a      	ldr	r2, [r1, #8]
 8007222:	690b      	ldr	r3, [r1, #16]
 8007224:	4607      	mov	r7, r0
 8007226:	4293      	cmp	r3, r2
 8007228:	bfb8      	it	lt
 800722a:	4613      	movlt	r3, r2
 800722c:	6033      	str	r3, [r6, #0]
 800722e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007232:	460c      	mov	r4, r1
 8007234:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007238:	b10a      	cbz	r2, 800723e <_printf_common+0x26>
 800723a:	3301      	adds	r3, #1
 800723c:	6033      	str	r3, [r6, #0]
 800723e:	6823      	ldr	r3, [r4, #0]
 8007240:	0699      	lsls	r1, r3, #26
 8007242:	bf42      	ittt	mi
 8007244:	6833      	ldrmi	r3, [r6, #0]
 8007246:	3302      	addmi	r3, #2
 8007248:	6033      	strmi	r3, [r6, #0]
 800724a:	6825      	ldr	r5, [r4, #0]
 800724c:	f015 0506 	ands.w	r5, r5, #6
 8007250:	d106      	bne.n	8007260 <_printf_common+0x48>
 8007252:	f104 0a19 	add.w	sl, r4, #25
 8007256:	68e3      	ldr	r3, [r4, #12]
 8007258:	6832      	ldr	r2, [r6, #0]
 800725a:	1a9b      	subs	r3, r3, r2
 800725c:	42ab      	cmp	r3, r5
 800725e:	dc2b      	bgt.n	80072b8 <_printf_common+0xa0>
 8007260:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007264:	6822      	ldr	r2, [r4, #0]
 8007266:	3b00      	subs	r3, #0
 8007268:	bf18      	it	ne
 800726a:	2301      	movne	r3, #1
 800726c:	0692      	lsls	r2, r2, #26
 800726e:	d430      	bmi.n	80072d2 <_printf_common+0xba>
 8007270:	4641      	mov	r1, r8
 8007272:	4638      	mov	r0, r7
 8007274:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007278:	47c8      	blx	r9
 800727a:	3001      	adds	r0, #1
 800727c:	d023      	beq.n	80072c6 <_printf_common+0xae>
 800727e:	6823      	ldr	r3, [r4, #0]
 8007280:	6922      	ldr	r2, [r4, #16]
 8007282:	f003 0306 	and.w	r3, r3, #6
 8007286:	2b04      	cmp	r3, #4
 8007288:	bf14      	ite	ne
 800728a:	2500      	movne	r5, #0
 800728c:	6833      	ldreq	r3, [r6, #0]
 800728e:	f04f 0600 	mov.w	r6, #0
 8007292:	bf08      	it	eq
 8007294:	68e5      	ldreq	r5, [r4, #12]
 8007296:	f104 041a 	add.w	r4, r4, #26
 800729a:	bf08      	it	eq
 800729c:	1aed      	subeq	r5, r5, r3
 800729e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80072a2:	bf08      	it	eq
 80072a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072a8:	4293      	cmp	r3, r2
 80072aa:	bfc4      	itt	gt
 80072ac:	1a9b      	subgt	r3, r3, r2
 80072ae:	18ed      	addgt	r5, r5, r3
 80072b0:	42b5      	cmp	r5, r6
 80072b2:	d11a      	bne.n	80072ea <_printf_common+0xd2>
 80072b4:	2000      	movs	r0, #0
 80072b6:	e008      	b.n	80072ca <_printf_common+0xb2>
 80072b8:	2301      	movs	r3, #1
 80072ba:	4652      	mov	r2, sl
 80072bc:	4641      	mov	r1, r8
 80072be:	4638      	mov	r0, r7
 80072c0:	47c8      	blx	r9
 80072c2:	3001      	adds	r0, #1
 80072c4:	d103      	bne.n	80072ce <_printf_common+0xb6>
 80072c6:	f04f 30ff 	mov.w	r0, #4294967295
 80072ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ce:	3501      	adds	r5, #1
 80072d0:	e7c1      	b.n	8007256 <_printf_common+0x3e>
 80072d2:	2030      	movs	r0, #48	@ 0x30
 80072d4:	18e1      	adds	r1, r4, r3
 80072d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072e0:	4422      	add	r2, r4
 80072e2:	3302      	adds	r3, #2
 80072e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072e8:	e7c2      	b.n	8007270 <_printf_common+0x58>
 80072ea:	2301      	movs	r3, #1
 80072ec:	4622      	mov	r2, r4
 80072ee:	4641      	mov	r1, r8
 80072f0:	4638      	mov	r0, r7
 80072f2:	47c8      	blx	r9
 80072f4:	3001      	adds	r0, #1
 80072f6:	d0e6      	beq.n	80072c6 <_printf_common+0xae>
 80072f8:	3601      	adds	r6, #1
 80072fa:	e7d9      	b.n	80072b0 <_printf_common+0x98>

080072fc <_printf_i>:
 80072fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007300:	7e0f      	ldrb	r7, [r1, #24]
 8007302:	4691      	mov	r9, r2
 8007304:	2f78      	cmp	r7, #120	@ 0x78
 8007306:	4680      	mov	r8, r0
 8007308:	460c      	mov	r4, r1
 800730a:	469a      	mov	sl, r3
 800730c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800730e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007312:	d807      	bhi.n	8007324 <_printf_i+0x28>
 8007314:	2f62      	cmp	r7, #98	@ 0x62
 8007316:	d80a      	bhi.n	800732e <_printf_i+0x32>
 8007318:	2f00      	cmp	r7, #0
 800731a:	f000 80d3 	beq.w	80074c4 <_printf_i+0x1c8>
 800731e:	2f58      	cmp	r7, #88	@ 0x58
 8007320:	f000 80ba 	beq.w	8007498 <_printf_i+0x19c>
 8007324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007328:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800732c:	e03a      	b.n	80073a4 <_printf_i+0xa8>
 800732e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007332:	2b15      	cmp	r3, #21
 8007334:	d8f6      	bhi.n	8007324 <_printf_i+0x28>
 8007336:	a101      	add	r1, pc, #4	@ (adr r1, 800733c <_printf_i+0x40>)
 8007338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800733c:	08007395 	.word	0x08007395
 8007340:	080073a9 	.word	0x080073a9
 8007344:	08007325 	.word	0x08007325
 8007348:	08007325 	.word	0x08007325
 800734c:	08007325 	.word	0x08007325
 8007350:	08007325 	.word	0x08007325
 8007354:	080073a9 	.word	0x080073a9
 8007358:	08007325 	.word	0x08007325
 800735c:	08007325 	.word	0x08007325
 8007360:	08007325 	.word	0x08007325
 8007364:	08007325 	.word	0x08007325
 8007368:	080074ab 	.word	0x080074ab
 800736c:	080073d3 	.word	0x080073d3
 8007370:	08007465 	.word	0x08007465
 8007374:	08007325 	.word	0x08007325
 8007378:	08007325 	.word	0x08007325
 800737c:	080074cd 	.word	0x080074cd
 8007380:	08007325 	.word	0x08007325
 8007384:	080073d3 	.word	0x080073d3
 8007388:	08007325 	.word	0x08007325
 800738c:	08007325 	.word	0x08007325
 8007390:	0800746d 	.word	0x0800746d
 8007394:	6833      	ldr	r3, [r6, #0]
 8007396:	1d1a      	adds	r2, r3, #4
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	6032      	str	r2, [r6, #0]
 800739c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073a4:	2301      	movs	r3, #1
 80073a6:	e09e      	b.n	80074e6 <_printf_i+0x1ea>
 80073a8:	6833      	ldr	r3, [r6, #0]
 80073aa:	6820      	ldr	r0, [r4, #0]
 80073ac:	1d19      	adds	r1, r3, #4
 80073ae:	6031      	str	r1, [r6, #0]
 80073b0:	0606      	lsls	r6, r0, #24
 80073b2:	d501      	bpl.n	80073b8 <_printf_i+0xbc>
 80073b4:	681d      	ldr	r5, [r3, #0]
 80073b6:	e003      	b.n	80073c0 <_printf_i+0xc4>
 80073b8:	0645      	lsls	r5, r0, #25
 80073ba:	d5fb      	bpl.n	80073b4 <_printf_i+0xb8>
 80073bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073c0:	2d00      	cmp	r5, #0
 80073c2:	da03      	bge.n	80073cc <_printf_i+0xd0>
 80073c4:	232d      	movs	r3, #45	@ 0x2d
 80073c6:	426d      	negs	r5, r5
 80073c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073cc:	230a      	movs	r3, #10
 80073ce:	4859      	ldr	r0, [pc, #356]	@ (8007534 <_printf_i+0x238>)
 80073d0:	e011      	b.n	80073f6 <_printf_i+0xfa>
 80073d2:	6821      	ldr	r1, [r4, #0]
 80073d4:	6833      	ldr	r3, [r6, #0]
 80073d6:	0608      	lsls	r0, r1, #24
 80073d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80073dc:	d402      	bmi.n	80073e4 <_printf_i+0xe8>
 80073de:	0649      	lsls	r1, r1, #25
 80073e0:	bf48      	it	mi
 80073e2:	b2ad      	uxthmi	r5, r5
 80073e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80073e6:	6033      	str	r3, [r6, #0]
 80073e8:	bf14      	ite	ne
 80073ea:	230a      	movne	r3, #10
 80073ec:	2308      	moveq	r3, #8
 80073ee:	4851      	ldr	r0, [pc, #324]	@ (8007534 <_printf_i+0x238>)
 80073f0:	2100      	movs	r1, #0
 80073f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073f6:	6866      	ldr	r6, [r4, #4]
 80073f8:	2e00      	cmp	r6, #0
 80073fa:	bfa8      	it	ge
 80073fc:	6821      	ldrge	r1, [r4, #0]
 80073fe:	60a6      	str	r6, [r4, #8]
 8007400:	bfa4      	itt	ge
 8007402:	f021 0104 	bicge.w	r1, r1, #4
 8007406:	6021      	strge	r1, [r4, #0]
 8007408:	b90d      	cbnz	r5, 800740e <_printf_i+0x112>
 800740a:	2e00      	cmp	r6, #0
 800740c:	d04b      	beq.n	80074a6 <_printf_i+0x1aa>
 800740e:	4616      	mov	r6, r2
 8007410:	fbb5 f1f3 	udiv	r1, r5, r3
 8007414:	fb03 5711 	mls	r7, r3, r1, r5
 8007418:	5dc7      	ldrb	r7, [r0, r7]
 800741a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800741e:	462f      	mov	r7, r5
 8007420:	42bb      	cmp	r3, r7
 8007422:	460d      	mov	r5, r1
 8007424:	d9f4      	bls.n	8007410 <_printf_i+0x114>
 8007426:	2b08      	cmp	r3, #8
 8007428:	d10b      	bne.n	8007442 <_printf_i+0x146>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	07df      	lsls	r7, r3, #31
 800742e:	d508      	bpl.n	8007442 <_printf_i+0x146>
 8007430:	6923      	ldr	r3, [r4, #16]
 8007432:	6861      	ldr	r1, [r4, #4]
 8007434:	4299      	cmp	r1, r3
 8007436:	bfde      	ittt	le
 8007438:	2330      	movle	r3, #48	@ 0x30
 800743a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800743e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007442:	1b92      	subs	r2, r2, r6
 8007444:	6122      	str	r2, [r4, #16]
 8007446:	464b      	mov	r3, r9
 8007448:	4621      	mov	r1, r4
 800744a:	4640      	mov	r0, r8
 800744c:	f8cd a000 	str.w	sl, [sp]
 8007450:	aa03      	add	r2, sp, #12
 8007452:	f7ff fee1 	bl	8007218 <_printf_common>
 8007456:	3001      	adds	r0, #1
 8007458:	d14a      	bne.n	80074f0 <_printf_i+0x1f4>
 800745a:	f04f 30ff 	mov.w	r0, #4294967295
 800745e:	b004      	add	sp, #16
 8007460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	f043 0320 	orr.w	r3, r3, #32
 800746a:	6023      	str	r3, [r4, #0]
 800746c:	2778      	movs	r7, #120	@ 0x78
 800746e:	4832      	ldr	r0, [pc, #200]	@ (8007538 <_printf_i+0x23c>)
 8007470:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007474:	6823      	ldr	r3, [r4, #0]
 8007476:	6831      	ldr	r1, [r6, #0]
 8007478:	061f      	lsls	r7, r3, #24
 800747a:	f851 5b04 	ldr.w	r5, [r1], #4
 800747e:	d402      	bmi.n	8007486 <_printf_i+0x18a>
 8007480:	065f      	lsls	r7, r3, #25
 8007482:	bf48      	it	mi
 8007484:	b2ad      	uxthmi	r5, r5
 8007486:	6031      	str	r1, [r6, #0]
 8007488:	07d9      	lsls	r1, r3, #31
 800748a:	bf44      	itt	mi
 800748c:	f043 0320 	orrmi.w	r3, r3, #32
 8007490:	6023      	strmi	r3, [r4, #0]
 8007492:	b11d      	cbz	r5, 800749c <_printf_i+0x1a0>
 8007494:	2310      	movs	r3, #16
 8007496:	e7ab      	b.n	80073f0 <_printf_i+0xf4>
 8007498:	4826      	ldr	r0, [pc, #152]	@ (8007534 <_printf_i+0x238>)
 800749a:	e7e9      	b.n	8007470 <_printf_i+0x174>
 800749c:	6823      	ldr	r3, [r4, #0]
 800749e:	f023 0320 	bic.w	r3, r3, #32
 80074a2:	6023      	str	r3, [r4, #0]
 80074a4:	e7f6      	b.n	8007494 <_printf_i+0x198>
 80074a6:	4616      	mov	r6, r2
 80074a8:	e7bd      	b.n	8007426 <_printf_i+0x12a>
 80074aa:	6833      	ldr	r3, [r6, #0]
 80074ac:	6825      	ldr	r5, [r4, #0]
 80074ae:	1d18      	adds	r0, r3, #4
 80074b0:	6961      	ldr	r1, [r4, #20]
 80074b2:	6030      	str	r0, [r6, #0]
 80074b4:	062e      	lsls	r6, r5, #24
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	d501      	bpl.n	80074be <_printf_i+0x1c2>
 80074ba:	6019      	str	r1, [r3, #0]
 80074bc:	e002      	b.n	80074c4 <_printf_i+0x1c8>
 80074be:	0668      	lsls	r0, r5, #25
 80074c0:	d5fb      	bpl.n	80074ba <_printf_i+0x1be>
 80074c2:	8019      	strh	r1, [r3, #0]
 80074c4:	2300      	movs	r3, #0
 80074c6:	4616      	mov	r6, r2
 80074c8:	6123      	str	r3, [r4, #16]
 80074ca:	e7bc      	b.n	8007446 <_printf_i+0x14a>
 80074cc:	6833      	ldr	r3, [r6, #0]
 80074ce:	2100      	movs	r1, #0
 80074d0:	1d1a      	adds	r2, r3, #4
 80074d2:	6032      	str	r2, [r6, #0]
 80074d4:	681e      	ldr	r6, [r3, #0]
 80074d6:	6862      	ldr	r2, [r4, #4]
 80074d8:	4630      	mov	r0, r6
 80074da:	f000 fbe4 	bl	8007ca6 <memchr>
 80074de:	b108      	cbz	r0, 80074e4 <_printf_i+0x1e8>
 80074e0:	1b80      	subs	r0, r0, r6
 80074e2:	6060      	str	r0, [r4, #4]
 80074e4:	6863      	ldr	r3, [r4, #4]
 80074e6:	6123      	str	r3, [r4, #16]
 80074e8:	2300      	movs	r3, #0
 80074ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074ee:	e7aa      	b.n	8007446 <_printf_i+0x14a>
 80074f0:	4632      	mov	r2, r6
 80074f2:	4649      	mov	r1, r9
 80074f4:	4640      	mov	r0, r8
 80074f6:	6923      	ldr	r3, [r4, #16]
 80074f8:	47d0      	blx	sl
 80074fa:	3001      	adds	r0, #1
 80074fc:	d0ad      	beq.n	800745a <_printf_i+0x15e>
 80074fe:	6823      	ldr	r3, [r4, #0]
 8007500:	079b      	lsls	r3, r3, #30
 8007502:	d413      	bmi.n	800752c <_printf_i+0x230>
 8007504:	68e0      	ldr	r0, [r4, #12]
 8007506:	9b03      	ldr	r3, [sp, #12]
 8007508:	4298      	cmp	r0, r3
 800750a:	bfb8      	it	lt
 800750c:	4618      	movlt	r0, r3
 800750e:	e7a6      	b.n	800745e <_printf_i+0x162>
 8007510:	2301      	movs	r3, #1
 8007512:	4632      	mov	r2, r6
 8007514:	4649      	mov	r1, r9
 8007516:	4640      	mov	r0, r8
 8007518:	47d0      	blx	sl
 800751a:	3001      	adds	r0, #1
 800751c:	d09d      	beq.n	800745a <_printf_i+0x15e>
 800751e:	3501      	adds	r5, #1
 8007520:	68e3      	ldr	r3, [r4, #12]
 8007522:	9903      	ldr	r1, [sp, #12]
 8007524:	1a5b      	subs	r3, r3, r1
 8007526:	42ab      	cmp	r3, r5
 8007528:	dcf2      	bgt.n	8007510 <_printf_i+0x214>
 800752a:	e7eb      	b.n	8007504 <_printf_i+0x208>
 800752c:	2500      	movs	r5, #0
 800752e:	f104 0619 	add.w	r6, r4, #25
 8007532:	e7f5      	b.n	8007520 <_printf_i+0x224>
 8007534:	0800c1e8 	.word	0x0800c1e8
 8007538:	0800c1f9 	.word	0x0800c1f9

0800753c <_scanf_float>:
 800753c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007540:	b087      	sub	sp, #28
 8007542:	9303      	str	r3, [sp, #12]
 8007544:	688b      	ldr	r3, [r1, #8]
 8007546:	4617      	mov	r7, r2
 8007548:	1e5a      	subs	r2, r3, #1
 800754a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800754e:	bf82      	ittt	hi
 8007550:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007554:	eb03 0b05 	addhi.w	fp, r3, r5
 8007558:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800755c:	460a      	mov	r2, r1
 800755e:	f04f 0500 	mov.w	r5, #0
 8007562:	bf88      	it	hi
 8007564:	608b      	strhi	r3, [r1, #8]
 8007566:	680b      	ldr	r3, [r1, #0]
 8007568:	4680      	mov	r8, r0
 800756a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800756e:	f842 3b1c 	str.w	r3, [r2], #28
 8007572:	460c      	mov	r4, r1
 8007574:	bf98      	it	ls
 8007576:	f04f 0b00 	movls.w	fp, #0
 800757a:	4616      	mov	r6, r2
 800757c:	46aa      	mov	sl, r5
 800757e:	46a9      	mov	r9, r5
 8007580:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007584:	9201      	str	r2, [sp, #4]
 8007586:	9502      	str	r5, [sp, #8]
 8007588:	68a2      	ldr	r2, [r4, #8]
 800758a:	b152      	cbz	r2, 80075a2 <_scanf_float+0x66>
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	2b4e      	cmp	r3, #78	@ 0x4e
 8007592:	d865      	bhi.n	8007660 <_scanf_float+0x124>
 8007594:	2b40      	cmp	r3, #64	@ 0x40
 8007596:	d83d      	bhi.n	8007614 <_scanf_float+0xd8>
 8007598:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800759c:	b2c8      	uxtb	r0, r1
 800759e:	280e      	cmp	r0, #14
 80075a0:	d93b      	bls.n	800761a <_scanf_float+0xde>
 80075a2:	f1b9 0f00 	cmp.w	r9, #0
 80075a6:	d003      	beq.n	80075b0 <_scanf_float+0x74>
 80075a8:	6823      	ldr	r3, [r4, #0]
 80075aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075ae:	6023      	str	r3, [r4, #0]
 80075b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075b4:	f1ba 0f01 	cmp.w	sl, #1
 80075b8:	f200 8118 	bhi.w	80077ec <_scanf_float+0x2b0>
 80075bc:	9b01      	ldr	r3, [sp, #4]
 80075be:	429e      	cmp	r6, r3
 80075c0:	f200 8109 	bhi.w	80077d6 <_scanf_float+0x29a>
 80075c4:	2001      	movs	r0, #1
 80075c6:	b007      	add	sp, #28
 80075c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075cc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80075d0:	2a0d      	cmp	r2, #13
 80075d2:	d8e6      	bhi.n	80075a2 <_scanf_float+0x66>
 80075d4:	a101      	add	r1, pc, #4	@ (adr r1, 80075dc <_scanf_float+0xa0>)
 80075d6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80075da:	bf00      	nop
 80075dc:	08007723 	.word	0x08007723
 80075e0:	080075a3 	.word	0x080075a3
 80075e4:	080075a3 	.word	0x080075a3
 80075e8:	080075a3 	.word	0x080075a3
 80075ec:	08007783 	.word	0x08007783
 80075f0:	0800775b 	.word	0x0800775b
 80075f4:	080075a3 	.word	0x080075a3
 80075f8:	080075a3 	.word	0x080075a3
 80075fc:	08007731 	.word	0x08007731
 8007600:	080075a3 	.word	0x080075a3
 8007604:	080075a3 	.word	0x080075a3
 8007608:	080075a3 	.word	0x080075a3
 800760c:	080075a3 	.word	0x080075a3
 8007610:	080076e9 	.word	0x080076e9
 8007614:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007618:	e7da      	b.n	80075d0 <_scanf_float+0x94>
 800761a:	290e      	cmp	r1, #14
 800761c:	d8c1      	bhi.n	80075a2 <_scanf_float+0x66>
 800761e:	a001      	add	r0, pc, #4	@ (adr r0, 8007624 <_scanf_float+0xe8>)
 8007620:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007624:	080076d9 	.word	0x080076d9
 8007628:	080075a3 	.word	0x080075a3
 800762c:	080076d9 	.word	0x080076d9
 8007630:	0800776f 	.word	0x0800776f
 8007634:	080075a3 	.word	0x080075a3
 8007638:	08007681 	.word	0x08007681
 800763c:	080076bf 	.word	0x080076bf
 8007640:	080076bf 	.word	0x080076bf
 8007644:	080076bf 	.word	0x080076bf
 8007648:	080076bf 	.word	0x080076bf
 800764c:	080076bf 	.word	0x080076bf
 8007650:	080076bf 	.word	0x080076bf
 8007654:	080076bf 	.word	0x080076bf
 8007658:	080076bf 	.word	0x080076bf
 800765c:	080076bf 	.word	0x080076bf
 8007660:	2b6e      	cmp	r3, #110	@ 0x6e
 8007662:	d809      	bhi.n	8007678 <_scanf_float+0x13c>
 8007664:	2b60      	cmp	r3, #96	@ 0x60
 8007666:	d8b1      	bhi.n	80075cc <_scanf_float+0x90>
 8007668:	2b54      	cmp	r3, #84	@ 0x54
 800766a:	d07b      	beq.n	8007764 <_scanf_float+0x228>
 800766c:	2b59      	cmp	r3, #89	@ 0x59
 800766e:	d198      	bne.n	80075a2 <_scanf_float+0x66>
 8007670:	2d07      	cmp	r5, #7
 8007672:	d196      	bne.n	80075a2 <_scanf_float+0x66>
 8007674:	2508      	movs	r5, #8
 8007676:	e02c      	b.n	80076d2 <_scanf_float+0x196>
 8007678:	2b74      	cmp	r3, #116	@ 0x74
 800767a:	d073      	beq.n	8007764 <_scanf_float+0x228>
 800767c:	2b79      	cmp	r3, #121	@ 0x79
 800767e:	e7f6      	b.n	800766e <_scanf_float+0x132>
 8007680:	6821      	ldr	r1, [r4, #0]
 8007682:	05c8      	lsls	r0, r1, #23
 8007684:	d51b      	bpl.n	80076be <_scanf_float+0x182>
 8007686:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800768a:	6021      	str	r1, [r4, #0]
 800768c:	f109 0901 	add.w	r9, r9, #1
 8007690:	f1bb 0f00 	cmp.w	fp, #0
 8007694:	d003      	beq.n	800769e <_scanf_float+0x162>
 8007696:	3201      	adds	r2, #1
 8007698:	f10b 3bff 	add.w	fp, fp, #4294967295
 800769c:	60a2      	str	r2, [r4, #8]
 800769e:	68a3      	ldr	r3, [r4, #8]
 80076a0:	3b01      	subs	r3, #1
 80076a2:	60a3      	str	r3, [r4, #8]
 80076a4:	6923      	ldr	r3, [r4, #16]
 80076a6:	3301      	adds	r3, #1
 80076a8:	6123      	str	r3, [r4, #16]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	3b01      	subs	r3, #1
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	607b      	str	r3, [r7, #4]
 80076b2:	f340 8087 	ble.w	80077c4 <_scanf_float+0x288>
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	3301      	adds	r3, #1
 80076ba:	603b      	str	r3, [r7, #0]
 80076bc:	e764      	b.n	8007588 <_scanf_float+0x4c>
 80076be:	eb1a 0105 	adds.w	r1, sl, r5
 80076c2:	f47f af6e 	bne.w	80075a2 <_scanf_float+0x66>
 80076c6:	460d      	mov	r5, r1
 80076c8:	468a      	mov	sl, r1
 80076ca:	6822      	ldr	r2, [r4, #0]
 80076cc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80076d0:	6022      	str	r2, [r4, #0]
 80076d2:	f806 3b01 	strb.w	r3, [r6], #1
 80076d6:	e7e2      	b.n	800769e <_scanf_float+0x162>
 80076d8:	6822      	ldr	r2, [r4, #0]
 80076da:	0610      	lsls	r0, r2, #24
 80076dc:	f57f af61 	bpl.w	80075a2 <_scanf_float+0x66>
 80076e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076e4:	6022      	str	r2, [r4, #0]
 80076e6:	e7f4      	b.n	80076d2 <_scanf_float+0x196>
 80076e8:	f1ba 0f00 	cmp.w	sl, #0
 80076ec:	d10e      	bne.n	800770c <_scanf_float+0x1d0>
 80076ee:	f1b9 0f00 	cmp.w	r9, #0
 80076f2:	d10e      	bne.n	8007712 <_scanf_float+0x1d6>
 80076f4:	6822      	ldr	r2, [r4, #0]
 80076f6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80076fa:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80076fe:	d108      	bne.n	8007712 <_scanf_float+0x1d6>
 8007700:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007704:	f04f 0a01 	mov.w	sl, #1
 8007708:	6022      	str	r2, [r4, #0]
 800770a:	e7e2      	b.n	80076d2 <_scanf_float+0x196>
 800770c:	f1ba 0f02 	cmp.w	sl, #2
 8007710:	d055      	beq.n	80077be <_scanf_float+0x282>
 8007712:	2d01      	cmp	r5, #1
 8007714:	d002      	beq.n	800771c <_scanf_float+0x1e0>
 8007716:	2d04      	cmp	r5, #4
 8007718:	f47f af43 	bne.w	80075a2 <_scanf_float+0x66>
 800771c:	3501      	adds	r5, #1
 800771e:	b2ed      	uxtb	r5, r5
 8007720:	e7d7      	b.n	80076d2 <_scanf_float+0x196>
 8007722:	f1ba 0f01 	cmp.w	sl, #1
 8007726:	f47f af3c 	bne.w	80075a2 <_scanf_float+0x66>
 800772a:	f04f 0a02 	mov.w	sl, #2
 800772e:	e7d0      	b.n	80076d2 <_scanf_float+0x196>
 8007730:	b97d      	cbnz	r5, 8007752 <_scanf_float+0x216>
 8007732:	f1b9 0f00 	cmp.w	r9, #0
 8007736:	f47f af37 	bne.w	80075a8 <_scanf_float+0x6c>
 800773a:	6822      	ldr	r2, [r4, #0]
 800773c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007740:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007744:	f040 8103 	bne.w	800794e <_scanf_float+0x412>
 8007748:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800774c:	2501      	movs	r5, #1
 800774e:	6022      	str	r2, [r4, #0]
 8007750:	e7bf      	b.n	80076d2 <_scanf_float+0x196>
 8007752:	2d03      	cmp	r5, #3
 8007754:	d0e2      	beq.n	800771c <_scanf_float+0x1e0>
 8007756:	2d05      	cmp	r5, #5
 8007758:	e7de      	b.n	8007718 <_scanf_float+0x1dc>
 800775a:	2d02      	cmp	r5, #2
 800775c:	f47f af21 	bne.w	80075a2 <_scanf_float+0x66>
 8007760:	2503      	movs	r5, #3
 8007762:	e7b6      	b.n	80076d2 <_scanf_float+0x196>
 8007764:	2d06      	cmp	r5, #6
 8007766:	f47f af1c 	bne.w	80075a2 <_scanf_float+0x66>
 800776a:	2507      	movs	r5, #7
 800776c:	e7b1      	b.n	80076d2 <_scanf_float+0x196>
 800776e:	6822      	ldr	r2, [r4, #0]
 8007770:	0591      	lsls	r1, r2, #22
 8007772:	f57f af16 	bpl.w	80075a2 <_scanf_float+0x66>
 8007776:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800777a:	6022      	str	r2, [r4, #0]
 800777c:	f8cd 9008 	str.w	r9, [sp, #8]
 8007780:	e7a7      	b.n	80076d2 <_scanf_float+0x196>
 8007782:	6822      	ldr	r2, [r4, #0]
 8007784:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007788:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800778c:	d006      	beq.n	800779c <_scanf_float+0x260>
 800778e:	0550      	lsls	r0, r2, #21
 8007790:	f57f af07 	bpl.w	80075a2 <_scanf_float+0x66>
 8007794:	f1b9 0f00 	cmp.w	r9, #0
 8007798:	f000 80d9 	beq.w	800794e <_scanf_float+0x412>
 800779c:	0591      	lsls	r1, r2, #22
 800779e:	bf58      	it	pl
 80077a0:	9902      	ldrpl	r1, [sp, #8]
 80077a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80077a6:	bf58      	it	pl
 80077a8:	eba9 0101 	subpl.w	r1, r9, r1
 80077ac:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80077b0:	f04f 0900 	mov.w	r9, #0
 80077b4:	bf58      	it	pl
 80077b6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80077ba:	6022      	str	r2, [r4, #0]
 80077bc:	e789      	b.n	80076d2 <_scanf_float+0x196>
 80077be:	f04f 0a03 	mov.w	sl, #3
 80077c2:	e786      	b.n	80076d2 <_scanf_float+0x196>
 80077c4:	4639      	mov	r1, r7
 80077c6:	4640      	mov	r0, r8
 80077c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80077cc:	4798      	blx	r3
 80077ce:	2800      	cmp	r0, #0
 80077d0:	f43f aeda 	beq.w	8007588 <_scanf_float+0x4c>
 80077d4:	e6e5      	b.n	80075a2 <_scanf_float+0x66>
 80077d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077da:	463a      	mov	r2, r7
 80077dc:	4640      	mov	r0, r8
 80077de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077e2:	4798      	blx	r3
 80077e4:	6923      	ldr	r3, [r4, #16]
 80077e6:	3b01      	subs	r3, #1
 80077e8:	6123      	str	r3, [r4, #16]
 80077ea:	e6e7      	b.n	80075bc <_scanf_float+0x80>
 80077ec:	1e6b      	subs	r3, r5, #1
 80077ee:	2b06      	cmp	r3, #6
 80077f0:	d824      	bhi.n	800783c <_scanf_float+0x300>
 80077f2:	2d02      	cmp	r5, #2
 80077f4:	d836      	bhi.n	8007864 <_scanf_float+0x328>
 80077f6:	9b01      	ldr	r3, [sp, #4]
 80077f8:	429e      	cmp	r6, r3
 80077fa:	f67f aee3 	bls.w	80075c4 <_scanf_float+0x88>
 80077fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007802:	463a      	mov	r2, r7
 8007804:	4640      	mov	r0, r8
 8007806:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800780a:	4798      	blx	r3
 800780c:	6923      	ldr	r3, [r4, #16]
 800780e:	3b01      	subs	r3, #1
 8007810:	6123      	str	r3, [r4, #16]
 8007812:	e7f0      	b.n	80077f6 <_scanf_float+0x2ba>
 8007814:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007818:	463a      	mov	r2, r7
 800781a:	4640      	mov	r0, r8
 800781c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007820:	4798      	blx	r3
 8007822:	6923      	ldr	r3, [r4, #16]
 8007824:	3b01      	subs	r3, #1
 8007826:	6123      	str	r3, [r4, #16]
 8007828:	f10a 3aff 	add.w	sl, sl, #4294967295
 800782c:	fa5f fa8a 	uxtb.w	sl, sl
 8007830:	f1ba 0f02 	cmp.w	sl, #2
 8007834:	d1ee      	bne.n	8007814 <_scanf_float+0x2d8>
 8007836:	3d03      	subs	r5, #3
 8007838:	b2ed      	uxtb	r5, r5
 800783a:	1b76      	subs	r6, r6, r5
 800783c:	6823      	ldr	r3, [r4, #0]
 800783e:	05da      	lsls	r2, r3, #23
 8007840:	d530      	bpl.n	80078a4 <_scanf_float+0x368>
 8007842:	055b      	lsls	r3, r3, #21
 8007844:	d511      	bpl.n	800786a <_scanf_float+0x32e>
 8007846:	9b01      	ldr	r3, [sp, #4]
 8007848:	429e      	cmp	r6, r3
 800784a:	f67f aebb 	bls.w	80075c4 <_scanf_float+0x88>
 800784e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007852:	463a      	mov	r2, r7
 8007854:	4640      	mov	r0, r8
 8007856:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800785a:	4798      	blx	r3
 800785c:	6923      	ldr	r3, [r4, #16]
 800785e:	3b01      	subs	r3, #1
 8007860:	6123      	str	r3, [r4, #16]
 8007862:	e7f0      	b.n	8007846 <_scanf_float+0x30a>
 8007864:	46aa      	mov	sl, r5
 8007866:	46b3      	mov	fp, r6
 8007868:	e7de      	b.n	8007828 <_scanf_float+0x2ec>
 800786a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800786e:	6923      	ldr	r3, [r4, #16]
 8007870:	2965      	cmp	r1, #101	@ 0x65
 8007872:	f103 33ff 	add.w	r3, r3, #4294967295
 8007876:	f106 35ff 	add.w	r5, r6, #4294967295
 800787a:	6123      	str	r3, [r4, #16]
 800787c:	d00c      	beq.n	8007898 <_scanf_float+0x35c>
 800787e:	2945      	cmp	r1, #69	@ 0x45
 8007880:	d00a      	beq.n	8007898 <_scanf_float+0x35c>
 8007882:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007886:	463a      	mov	r2, r7
 8007888:	4640      	mov	r0, r8
 800788a:	4798      	blx	r3
 800788c:	6923      	ldr	r3, [r4, #16]
 800788e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007892:	3b01      	subs	r3, #1
 8007894:	1eb5      	subs	r5, r6, #2
 8007896:	6123      	str	r3, [r4, #16]
 8007898:	463a      	mov	r2, r7
 800789a:	4640      	mov	r0, r8
 800789c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078a0:	4798      	blx	r3
 80078a2:	462e      	mov	r6, r5
 80078a4:	6822      	ldr	r2, [r4, #0]
 80078a6:	f012 0210 	ands.w	r2, r2, #16
 80078aa:	d001      	beq.n	80078b0 <_scanf_float+0x374>
 80078ac:	2000      	movs	r0, #0
 80078ae:	e68a      	b.n	80075c6 <_scanf_float+0x8a>
 80078b0:	7032      	strb	r2, [r6, #0]
 80078b2:	6823      	ldr	r3, [r4, #0]
 80078b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80078b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078bc:	d11c      	bne.n	80078f8 <_scanf_float+0x3bc>
 80078be:	9b02      	ldr	r3, [sp, #8]
 80078c0:	454b      	cmp	r3, r9
 80078c2:	eba3 0209 	sub.w	r2, r3, r9
 80078c6:	d123      	bne.n	8007910 <_scanf_float+0x3d4>
 80078c8:	2200      	movs	r2, #0
 80078ca:	4640      	mov	r0, r8
 80078cc:	9901      	ldr	r1, [sp, #4]
 80078ce:	f002 fbef 	bl	800a0b0 <_strtod_r>
 80078d2:	9b03      	ldr	r3, [sp, #12]
 80078d4:	6825      	ldr	r5, [r4, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f015 0f02 	tst.w	r5, #2
 80078dc:	4606      	mov	r6, r0
 80078de:	460f      	mov	r7, r1
 80078e0:	f103 0204 	add.w	r2, r3, #4
 80078e4:	d01f      	beq.n	8007926 <_scanf_float+0x3ea>
 80078e6:	9903      	ldr	r1, [sp, #12]
 80078e8:	600a      	str	r2, [r1, #0]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	e9c3 6700 	strd	r6, r7, [r3]
 80078f0:	68e3      	ldr	r3, [r4, #12]
 80078f2:	3301      	adds	r3, #1
 80078f4:	60e3      	str	r3, [r4, #12]
 80078f6:	e7d9      	b.n	80078ac <_scanf_float+0x370>
 80078f8:	9b04      	ldr	r3, [sp, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d0e4      	beq.n	80078c8 <_scanf_float+0x38c>
 80078fe:	9905      	ldr	r1, [sp, #20]
 8007900:	230a      	movs	r3, #10
 8007902:	4640      	mov	r0, r8
 8007904:	3101      	adds	r1, #1
 8007906:	f002 fc53 	bl	800a1b0 <_strtol_r>
 800790a:	9b04      	ldr	r3, [sp, #16]
 800790c:	9e05      	ldr	r6, [sp, #20]
 800790e:	1ac2      	subs	r2, r0, r3
 8007910:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007914:	429e      	cmp	r6, r3
 8007916:	bf28      	it	cs
 8007918:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800791c:	4630      	mov	r0, r6
 800791e:	490d      	ldr	r1, [pc, #52]	@ (8007954 <_scanf_float+0x418>)
 8007920:	f000 f8de 	bl	8007ae0 <siprintf>
 8007924:	e7d0      	b.n	80078c8 <_scanf_float+0x38c>
 8007926:	076d      	lsls	r5, r5, #29
 8007928:	d4dd      	bmi.n	80078e6 <_scanf_float+0x3aa>
 800792a:	9d03      	ldr	r5, [sp, #12]
 800792c:	602a      	str	r2, [r5, #0]
 800792e:	681d      	ldr	r5, [r3, #0]
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	f7f9 f86a 	bl	8000a0c <__aeabi_dcmpun>
 8007938:	b120      	cbz	r0, 8007944 <_scanf_float+0x408>
 800793a:	4807      	ldr	r0, [pc, #28]	@ (8007958 <_scanf_float+0x41c>)
 800793c:	f000 f9c2 	bl	8007cc4 <nanf>
 8007940:	6028      	str	r0, [r5, #0]
 8007942:	e7d5      	b.n	80078f0 <_scanf_float+0x3b4>
 8007944:	4630      	mov	r0, r6
 8007946:	4639      	mov	r1, r7
 8007948:	f7f9 f8be 	bl	8000ac8 <__aeabi_d2f>
 800794c:	e7f8      	b.n	8007940 <_scanf_float+0x404>
 800794e:	f04f 0900 	mov.w	r9, #0
 8007952:	e62d      	b.n	80075b0 <_scanf_float+0x74>
 8007954:	0800c20a 	.word	0x0800c20a
 8007958:	0800c5a5 	.word	0x0800c5a5

0800795c <std>:
 800795c:	2300      	movs	r3, #0
 800795e:	b510      	push	{r4, lr}
 8007960:	4604      	mov	r4, r0
 8007962:	e9c0 3300 	strd	r3, r3, [r0]
 8007966:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800796a:	6083      	str	r3, [r0, #8]
 800796c:	8181      	strh	r1, [r0, #12]
 800796e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007970:	81c2      	strh	r2, [r0, #14]
 8007972:	6183      	str	r3, [r0, #24]
 8007974:	4619      	mov	r1, r3
 8007976:	2208      	movs	r2, #8
 8007978:	305c      	adds	r0, #92	@ 0x5c
 800797a:	f000 f914 	bl	8007ba6 <memset>
 800797e:	4b0d      	ldr	r3, [pc, #52]	@ (80079b4 <std+0x58>)
 8007980:	6224      	str	r4, [r4, #32]
 8007982:	6263      	str	r3, [r4, #36]	@ 0x24
 8007984:	4b0c      	ldr	r3, [pc, #48]	@ (80079b8 <std+0x5c>)
 8007986:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007988:	4b0c      	ldr	r3, [pc, #48]	@ (80079bc <std+0x60>)
 800798a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800798c:	4b0c      	ldr	r3, [pc, #48]	@ (80079c0 <std+0x64>)
 800798e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007990:	4b0c      	ldr	r3, [pc, #48]	@ (80079c4 <std+0x68>)
 8007992:	429c      	cmp	r4, r3
 8007994:	d006      	beq.n	80079a4 <std+0x48>
 8007996:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800799a:	4294      	cmp	r4, r2
 800799c:	d002      	beq.n	80079a4 <std+0x48>
 800799e:	33d0      	adds	r3, #208	@ 0xd0
 80079a0:	429c      	cmp	r4, r3
 80079a2:	d105      	bne.n	80079b0 <std+0x54>
 80079a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80079a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079ac:	f000 b978 	b.w	8007ca0 <__retarget_lock_init_recursive>
 80079b0:	bd10      	pop	{r4, pc}
 80079b2:	bf00      	nop
 80079b4:	08007b21 	.word	0x08007b21
 80079b8:	08007b43 	.word	0x08007b43
 80079bc:	08007b7b 	.word	0x08007b7b
 80079c0:	08007b9f 	.word	0x08007b9f
 80079c4:	200007d8 	.word	0x200007d8

080079c8 <stdio_exit_handler>:
 80079c8:	4a02      	ldr	r2, [pc, #8]	@ (80079d4 <stdio_exit_handler+0xc>)
 80079ca:	4903      	ldr	r1, [pc, #12]	@ (80079d8 <stdio_exit_handler+0x10>)
 80079cc:	4803      	ldr	r0, [pc, #12]	@ (80079dc <stdio_exit_handler+0x14>)
 80079ce:	f000 b869 	b.w	8007aa4 <_fwalk_sglue>
 80079d2:	bf00      	nop
 80079d4:	2000000c 	.word	0x2000000c
 80079d8:	0800a565 	.word	0x0800a565
 80079dc:	2000001c 	.word	0x2000001c

080079e0 <cleanup_stdio>:
 80079e0:	6841      	ldr	r1, [r0, #4]
 80079e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007a14 <cleanup_stdio+0x34>)
 80079e4:	b510      	push	{r4, lr}
 80079e6:	4299      	cmp	r1, r3
 80079e8:	4604      	mov	r4, r0
 80079ea:	d001      	beq.n	80079f0 <cleanup_stdio+0x10>
 80079ec:	f002 fdba 	bl	800a564 <_fflush_r>
 80079f0:	68a1      	ldr	r1, [r4, #8]
 80079f2:	4b09      	ldr	r3, [pc, #36]	@ (8007a18 <cleanup_stdio+0x38>)
 80079f4:	4299      	cmp	r1, r3
 80079f6:	d002      	beq.n	80079fe <cleanup_stdio+0x1e>
 80079f8:	4620      	mov	r0, r4
 80079fa:	f002 fdb3 	bl	800a564 <_fflush_r>
 80079fe:	68e1      	ldr	r1, [r4, #12]
 8007a00:	4b06      	ldr	r3, [pc, #24]	@ (8007a1c <cleanup_stdio+0x3c>)
 8007a02:	4299      	cmp	r1, r3
 8007a04:	d004      	beq.n	8007a10 <cleanup_stdio+0x30>
 8007a06:	4620      	mov	r0, r4
 8007a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a0c:	f002 bdaa 	b.w	800a564 <_fflush_r>
 8007a10:	bd10      	pop	{r4, pc}
 8007a12:	bf00      	nop
 8007a14:	200007d8 	.word	0x200007d8
 8007a18:	20000840 	.word	0x20000840
 8007a1c:	200008a8 	.word	0x200008a8

08007a20 <global_stdio_init.part.0>:
 8007a20:	b510      	push	{r4, lr}
 8007a22:	4b0b      	ldr	r3, [pc, #44]	@ (8007a50 <global_stdio_init.part.0+0x30>)
 8007a24:	4c0b      	ldr	r4, [pc, #44]	@ (8007a54 <global_stdio_init.part.0+0x34>)
 8007a26:	4a0c      	ldr	r2, [pc, #48]	@ (8007a58 <global_stdio_init.part.0+0x38>)
 8007a28:	4620      	mov	r0, r4
 8007a2a:	601a      	str	r2, [r3, #0]
 8007a2c:	2104      	movs	r1, #4
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f7ff ff94 	bl	800795c <std>
 8007a34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a38:	2201      	movs	r2, #1
 8007a3a:	2109      	movs	r1, #9
 8007a3c:	f7ff ff8e 	bl	800795c <std>
 8007a40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a44:	2202      	movs	r2, #2
 8007a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a4a:	2112      	movs	r1, #18
 8007a4c:	f7ff bf86 	b.w	800795c <std>
 8007a50:	20000910 	.word	0x20000910
 8007a54:	200007d8 	.word	0x200007d8
 8007a58:	080079c9 	.word	0x080079c9

08007a5c <__sfp_lock_acquire>:
 8007a5c:	4801      	ldr	r0, [pc, #4]	@ (8007a64 <__sfp_lock_acquire+0x8>)
 8007a5e:	f000 b920 	b.w	8007ca2 <__retarget_lock_acquire_recursive>
 8007a62:	bf00      	nop
 8007a64:	20000919 	.word	0x20000919

08007a68 <__sfp_lock_release>:
 8007a68:	4801      	ldr	r0, [pc, #4]	@ (8007a70 <__sfp_lock_release+0x8>)
 8007a6a:	f000 b91b 	b.w	8007ca4 <__retarget_lock_release_recursive>
 8007a6e:	bf00      	nop
 8007a70:	20000919 	.word	0x20000919

08007a74 <__sinit>:
 8007a74:	b510      	push	{r4, lr}
 8007a76:	4604      	mov	r4, r0
 8007a78:	f7ff fff0 	bl	8007a5c <__sfp_lock_acquire>
 8007a7c:	6a23      	ldr	r3, [r4, #32]
 8007a7e:	b11b      	cbz	r3, 8007a88 <__sinit+0x14>
 8007a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a84:	f7ff bff0 	b.w	8007a68 <__sfp_lock_release>
 8007a88:	4b04      	ldr	r3, [pc, #16]	@ (8007a9c <__sinit+0x28>)
 8007a8a:	6223      	str	r3, [r4, #32]
 8007a8c:	4b04      	ldr	r3, [pc, #16]	@ (8007aa0 <__sinit+0x2c>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1f5      	bne.n	8007a80 <__sinit+0xc>
 8007a94:	f7ff ffc4 	bl	8007a20 <global_stdio_init.part.0>
 8007a98:	e7f2      	b.n	8007a80 <__sinit+0xc>
 8007a9a:	bf00      	nop
 8007a9c:	080079e1 	.word	0x080079e1
 8007aa0:	20000910 	.word	0x20000910

08007aa4 <_fwalk_sglue>:
 8007aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa8:	4607      	mov	r7, r0
 8007aaa:	4688      	mov	r8, r1
 8007aac:	4614      	mov	r4, r2
 8007aae:	2600      	movs	r6, #0
 8007ab0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ab4:	f1b9 0901 	subs.w	r9, r9, #1
 8007ab8:	d505      	bpl.n	8007ac6 <_fwalk_sglue+0x22>
 8007aba:	6824      	ldr	r4, [r4, #0]
 8007abc:	2c00      	cmp	r4, #0
 8007abe:	d1f7      	bne.n	8007ab0 <_fwalk_sglue+0xc>
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ac6:	89ab      	ldrh	r3, [r5, #12]
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d907      	bls.n	8007adc <_fwalk_sglue+0x38>
 8007acc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	d003      	beq.n	8007adc <_fwalk_sglue+0x38>
 8007ad4:	4629      	mov	r1, r5
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	47c0      	blx	r8
 8007ada:	4306      	orrs	r6, r0
 8007adc:	3568      	adds	r5, #104	@ 0x68
 8007ade:	e7e9      	b.n	8007ab4 <_fwalk_sglue+0x10>

08007ae0 <siprintf>:
 8007ae0:	b40e      	push	{r1, r2, r3}
 8007ae2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ae6:	b500      	push	{lr}
 8007ae8:	b09c      	sub	sp, #112	@ 0x70
 8007aea:	ab1d      	add	r3, sp, #116	@ 0x74
 8007aec:	9002      	str	r0, [sp, #8]
 8007aee:	9006      	str	r0, [sp, #24]
 8007af0:	9107      	str	r1, [sp, #28]
 8007af2:	9104      	str	r1, [sp, #16]
 8007af4:	4808      	ldr	r0, [pc, #32]	@ (8007b18 <siprintf+0x38>)
 8007af6:	4909      	ldr	r1, [pc, #36]	@ (8007b1c <siprintf+0x3c>)
 8007af8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007afc:	9105      	str	r1, [sp, #20]
 8007afe:	6800      	ldr	r0, [r0, #0]
 8007b00:	a902      	add	r1, sp, #8
 8007b02:	9301      	str	r3, [sp, #4]
 8007b04:	f002 fbb2 	bl	800a26c <_svfiprintf_r>
 8007b08:	2200      	movs	r2, #0
 8007b0a:	9b02      	ldr	r3, [sp, #8]
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	b01c      	add	sp, #112	@ 0x70
 8007b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b14:	b003      	add	sp, #12
 8007b16:	4770      	bx	lr
 8007b18:	20000018 	.word	0x20000018
 8007b1c:	ffff0208 	.word	0xffff0208

08007b20 <__sread>:
 8007b20:	b510      	push	{r4, lr}
 8007b22:	460c      	mov	r4, r1
 8007b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b28:	f000 f86c 	bl	8007c04 <_read_r>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	bfab      	itete	ge
 8007b30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b32:	89a3      	ldrhlt	r3, [r4, #12]
 8007b34:	181b      	addge	r3, r3, r0
 8007b36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b3a:	bfac      	ite	ge
 8007b3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b3e:	81a3      	strhlt	r3, [r4, #12]
 8007b40:	bd10      	pop	{r4, pc}

08007b42 <__swrite>:
 8007b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b46:	461f      	mov	r7, r3
 8007b48:	898b      	ldrh	r3, [r1, #12]
 8007b4a:	4605      	mov	r5, r0
 8007b4c:	05db      	lsls	r3, r3, #23
 8007b4e:	460c      	mov	r4, r1
 8007b50:	4616      	mov	r6, r2
 8007b52:	d505      	bpl.n	8007b60 <__swrite+0x1e>
 8007b54:	2302      	movs	r3, #2
 8007b56:	2200      	movs	r2, #0
 8007b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b5c:	f000 f840 	bl	8007be0 <_lseek_r>
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	4632      	mov	r2, r6
 8007b64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b68:	81a3      	strh	r3, [r4, #12]
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	463b      	mov	r3, r7
 8007b6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b76:	f000 b857 	b.w	8007c28 <_write_r>

08007b7a <__sseek>:
 8007b7a:	b510      	push	{r4, lr}
 8007b7c:	460c      	mov	r4, r1
 8007b7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b82:	f000 f82d 	bl	8007be0 <_lseek_r>
 8007b86:	1c43      	adds	r3, r0, #1
 8007b88:	89a3      	ldrh	r3, [r4, #12]
 8007b8a:	bf15      	itete	ne
 8007b8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b96:	81a3      	strheq	r3, [r4, #12]
 8007b98:	bf18      	it	ne
 8007b9a:	81a3      	strhne	r3, [r4, #12]
 8007b9c:	bd10      	pop	{r4, pc}

08007b9e <__sclose>:
 8007b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba2:	f000 b80d 	b.w	8007bc0 <_close_r>

08007ba6 <memset>:
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	4402      	add	r2, r0
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d100      	bne.n	8007bb0 <memset+0xa>
 8007bae:	4770      	bx	lr
 8007bb0:	f803 1b01 	strb.w	r1, [r3], #1
 8007bb4:	e7f9      	b.n	8007baa <memset+0x4>
	...

08007bb8 <_localeconv_r>:
 8007bb8:	4800      	ldr	r0, [pc, #0]	@ (8007bbc <_localeconv_r+0x4>)
 8007bba:	4770      	bx	lr
 8007bbc:	20000158 	.word	0x20000158

08007bc0 <_close_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	4d05      	ldr	r5, [pc, #20]	@ (8007bdc <_close_r+0x1c>)
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	4608      	mov	r0, r1
 8007bca:	602b      	str	r3, [r5, #0]
 8007bcc:	f7fa fc4b 	bl	8002466 <_close>
 8007bd0:	1c43      	adds	r3, r0, #1
 8007bd2:	d102      	bne.n	8007bda <_close_r+0x1a>
 8007bd4:	682b      	ldr	r3, [r5, #0]
 8007bd6:	b103      	cbz	r3, 8007bda <_close_r+0x1a>
 8007bd8:	6023      	str	r3, [r4, #0]
 8007bda:	bd38      	pop	{r3, r4, r5, pc}
 8007bdc:	20000914 	.word	0x20000914

08007be0 <_lseek_r>:
 8007be0:	b538      	push	{r3, r4, r5, lr}
 8007be2:	4604      	mov	r4, r0
 8007be4:	4608      	mov	r0, r1
 8007be6:	4611      	mov	r1, r2
 8007be8:	2200      	movs	r2, #0
 8007bea:	4d05      	ldr	r5, [pc, #20]	@ (8007c00 <_lseek_r+0x20>)
 8007bec:	602a      	str	r2, [r5, #0]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	f7fa fc5d 	bl	80024ae <_lseek>
 8007bf4:	1c43      	adds	r3, r0, #1
 8007bf6:	d102      	bne.n	8007bfe <_lseek_r+0x1e>
 8007bf8:	682b      	ldr	r3, [r5, #0]
 8007bfa:	b103      	cbz	r3, 8007bfe <_lseek_r+0x1e>
 8007bfc:	6023      	str	r3, [r4, #0]
 8007bfe:	bd38      	pop	{r3, r4, r5, pc}
 8007c00:	20000914 	.word	0x20000914

08007c04 <_read_r>:
 8007c04:	b538      	push	{r3, r4, r5, lr}
 8007c06:	4604      	mov	r4, r0
 8007c08:	4608      	mov	r0, r1
 8007c0a:	4611      	mov	r1, r2
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	4d05      	ldr	r5, [pc, #20]	@ (8007c24 <_read_r+0x20>)
 8007c10:	602a      	str	r2, [r5, #0]
 8007c12:	461a      	mov	r2, r3
 8007c14:	f7fa fbee 	bl	80023f4 <_read>
 8007c18:	1c43      	adds	r3, r0, #1
 8007c1a:	d102      	bne.n	8007c22 <_read_r+0x1e>
 8007c1c:	682b      	ldr	r3, [r5, #0]
 8007c1e:	b103      	cbz	r3, 8007c22 <_read_r+0x1e>
 8007c20:	6023      	str	r3, [r4, #0]
 8007c22:	bd38      	pop	{r3, r4, r5, pc}
 8007c24:	20000914 	.word	0x20000914

08007c28 <_write_r>:
 8007c28:	b538      	push	{r3, r4, r5, lr}
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	4608      	mov	r0, r1
 8007c2e:	4611      	mov	r1, r2
 8007c30:	2200      	movs	r2, #0
 8007c32:	4d05      	ldr	r5, [pc, #20]	@ (8007c48 <_write_r+0x20>)
 8007c34:	602a      	str	r2, [r5, #0]
 8007c36:	461a      	mov	r2, r3
 8007c38:	f7fa fbf9 	bl	800242e <_write>
 8007c3c:	1c43      	adds	r3, r0, #1
 8007c3e:	d102      	bne.n	8007c46 <_write_r+0x1e>
 8007c40:	682b      	ldr	r3, [r5, #0]
 8007c42:	b103      	cbz	r3, 8007c46 <_write_r+0x1e>
 8007c44:	6023      	str	r3, [r4, #0]
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	20000914 	.word	0x20000914

08007c4c <__errno>:
 8007c4c:	4b01      	ldr	r3, [pc, #4]	@ (8007c54 <__errno+0x8>)
 8007c4e:	6818      	ldr	r0, [r3, #0]
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	20000018 	.word	0x20000018

08007c58 <__libc_init_array>:
 8007c58:	b570      	push	{r4, r5, r6, lr}
 8007c5a:	2600      	movs	r6, #0
 8007c5c:	4d0c      	ldr	r5, [pc, #48]	@ (8007c90 <__libc_init_array+0x38>)
 8007c5e:	4c0d      	ldr	r4, [pc, #52]	@ (8007c94 <__libc_init_array+0x3c>)
 8007c60:	1b64      	subs	r4, r4, r5
 8007c62:	10a4      	asrs	r4, r4, #2
 8007c64:	42a6      	cmp	r6, r4
 8007c66:	d109      	bne.n	8007c7c <__libc_init_array+0x24>
 8007c68:	f004 fa76 	bl	800c158 <_init>
 8007c6c:	2600      	movs	r6, #0
 8007c6e:	4d0a      	ldr	r5, [pc, #40]	@ (8007c98 <__libc_init_array+0x40>)
 8007c70:	4c0a      	ldr	r4, [pc, #40]	@ (8007c9c <__libc_init_array+0x44>)
 8007c72:	1b64      	subs	r4, r4, r5
 8007c74:	10a4      	asrs	r4, r4, #2
 8007c76:	42a6      	cmp	r6, r4
 8007c78:	d105      	bne.n	8007c86 <__libc_init_array+0x2e>
 8007c7a:	bd70      	pop	{r4, r5, r6, pc}
 8007c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c80:	4798      	blx	r3
 8007c82:	3601      	adds	r6, #1
 8007c84:	e7ee      	b.n	8007c64 <__libc_init_array+0xc>
 8007c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c8a:	4798      	blx	r3
 8007c8c:	3601      	adds	r6, #1
 8007c8e:	e7f2      	b.n	8007c76 <__libc_init_array+0x1e>
 8007c90:	0800c640 	.word	0x0800c640
 8007c94:	0800c640 	.word	0x0800c640
 8007c98:	0800c640 	.word	0x0800c640
 8007c9c:	0800c644 	.word	0x0800c644

08007ca0 <__retarget_lock_init_recursive>:
 8007ca0:	4770      	bx	lr

08007ca2 <__retarget_lock_acquire_recursive>:
 8007ca2:	4770      	bx	lr

08007ca4 <__retarget_lock_release_recursive>:
 8007ca4:	4770      	bx	lr

08007ca6 <memchr>:
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	b510      	push	{r4, lr}
 8007caa:	b2c9      	uxtb	r1, r1
 8007cac:	4402      	add	r2, r0
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	d101      	bne.n	8007cb8 <memchr+0x12>
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	e003      	b.n	8007cc0 <memchr+0x1a>
 8007cb8:	7804      	ldrb	r4, [r0, #0]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	428c      	cmp	r4, r1
 8007cbe:	d1f6      	bne.n	8007cae <memchr+0x8>
 8007cc0:	bd10      	pop	{r4, pc}
	...

08007cc4 <nanf>:
 8007cc4:	4800      	ldr	r0, [pc, #0]	@ (8007cc8 <nanf+0x4>)
 8007cc6:	4770      	bx	lr
 8007cc8:	7fc00000 	.word	0x7fc00000

08007ccc <quorem>:
 8007ccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd0:	6903      	ldr	r3, [r0, #16]
 8007cd2:	690c      	ldr	r4, [r1, #16]
 8007cd4:	4607      	mov	r7, r0
 8007cd6:	42a3      	cmp	r3, r4
 8007cd8:	db7e      	blt.n	8007dd8 <quorem+0x10c>
 8007cda:	3c01      	subs	r4, #1
 8007cdc:	00a3      	lsls	r3, r4, #2
 8007cde:	f100 0514 	add.w	r5, r0, #20
 8007ce2:	f101 0814 	add.w	r8, r1, #20
 8007ce6:	9300      	str	r3, [sp, #0]
 8007ce8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cec:	9301      	str	r3, [sp, #4]
 8007cee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cf2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cfe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d02:	d32e      	bcc.n	8007d62 <quorem+0x96>
 8007d04:	f04f 0a00 	mov.w	sl, #0
 8007d08:	46c4      	mov	ip, r8
 8007d0a:	46ae      	mov	lr, r5
 8007d0c:	46d3      	mov	fp, sl
 8007d0e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d12:	b298      	uxth	r0, r3
 8007d14:	fb06 a000 	mla	r0, r6, r0, sl
 8007d18:	0c1b      	lsrs	r3, r3, #16
 8007d1a:	0c02      	lsrs	r2, r0, #16
 8007d1c:	fb06 2303 	mla	r3, r6, r3, r2
 8007d20:	f8de 2000 	ldr.w	r2, [lr]
 8007d24:	b280      	uxth	r0, r0
 8007d26:	b292      	uxth	r2, r2
 8007d28:	1a12      	subs	r2, r2, r0
 8007d2a:	445a      	add	r2, fp
 8007d2c:	f8de 0000 	ldr.w	r0, [lr]
 8007d30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d3a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d3e:	b292      	uxth	r2, r2
 8007d40:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d44:	45e1      	cmp	r9, ip
 8007d46:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d4a:	f84e 2b04 	str.w	r2, [lr], #4
 8007d4e:	d2de      	bcs.n	8007d0e <quorem+0x42>
 8007d50:	9b00      	ldr	r3, [sp, #0]
 8007d52:	58eb      	ldr	r3, [r5, r3]
 8007d54:	b92b      	cbnz	r3, 8007d62 <quorem+0x96>
 8007d56:	9b01      	ldr	r3, [sp, #4]
 8007d58:	3b04      	subs	r3, #4
 8007d5a:	429d      	cmp	r5, r3
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	d32f      	bcc.n	8007dc0 <quorem+0xf4>
 8007d60:	613c      	str	r4, [r7, #16]
 8007d62:	4638      	mov	r0, r7
 8007d64:	f001 f9c4 	bl	80090f0 <__mcmp>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	db25      	blt.n	8007db8 <quorem+0xec>
 8007d6c:	4629      	mov	r1, r5
 8007d6e:	2000      	movs	r0, #0
 8007d70:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d74:	f8d1 c000 	ldr.w	ip, [r1]
 8007d78:	fa1f fe82 	uxth.w	lr, r2
 8007d7c:	fa1f f38c 	uxth.w	r3, ip
 8007d80:	eba3 030e 	sub.w	r3, r3, lr
 8007d84:	4403      	add	r3, r0
 8007d86:	0c12      	lsrs	r2, r2, #16
 8007d88:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d8c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d96:	45c1      	cmp	r9, r8
 8007d98:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007d9c:	f841 3b04 	str.w	r3, [r1], #4
 8007da0:	d2e6      	bcs.n	8007d70 <quorem+0xa4>
 8007da2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007da6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007daa:	b922      	cbnz	r2, 8007db6 <quorem+0xea>
 8007dac:	3b04      	subs	r3, #4
 8007dae:	429d      	cmp	r5, r3
 8007db0:	461a      	mov	r2, r3
 8007db2:	d30b      	bcc.n	8007dcc <quorem+0x100>
 8007db4:	613c      	str	r4, [r7, #16]
 8007db6:	3601      	adds	r6, #1
 8007db8:	4630      	mov	r0, r6
 8007dba:	b003      	add	sp, #12
 8007dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc0:	6812      	ldr	r2, [r2, #0]
 8007dc2:	3b04      	subs	r3, #4
 8007dc4:	2a00      	cmp	r2, #0
 8007dc6:	d1cb      	bne.n	8007d60 <quorem+0x94>
 8007dc8:	3c01      	subs	r4, #1
 8007dca:	e7c6      	b.n	8007d5a <quorem+0x8e>
 8007dcc:	6812      	ldr	r2, [r2, #0]
 8007dce:	3b04      	subs	r3, #4
 8007dd0:	2a00      	cmp	r2, #0
 8007dd2:	d1ef      	bne.n	8007db4 <quorem+0xe8>
 8007dd4:	3c01      	subs	r4, #1
 8007dd6:	e7ea      	b.n	8007dae <quorem+0xe2>
 8007dd8:	2000      	movs	r0, #0
 8007dda:	e7ee      	b.n	8007dba <quorem+0xee>
 8007ddc:	0000      	movs	r0, r0
	...

08007de0 <_dtoa_r>:
 8007de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de4:	4614      	mov	r4, r2
 8007de6:	461d      	mov	r5, r3
 8007de8:	69c7      	ldr	r7, [r0, #28]
 8007dea:	b097      	sub	sp, #92	@ 0x5c
 8007dec:	4683      	mov	fp, r0
 8007dee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007df2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007df4:	b97f      	cbnz	r7, 8007e16 <_dtoa_r+0x36>
 8007df6:	2010      	movs	r0, #16
 8007df8:	f000 fe02 	bl	8008a00 <malloc>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	f8cb 001c 	str.w	r0, [fp, #28]
 8007e02:	b920      	cbnz	r0, 8007e0e <_dtoa_r+0x2e>
 8007e04:	21ef      	movs	r1, #239	@ 0xef
 8007e06:	4ba8      	ldr	r3, [pc, #672]	@ (80080a8 <_dtoa_r+0x2c8>)
 8007e08:	48a8      	ldr	r0, [pc, #672]	@ (80080ac <_dtoa_r+0x2cc>)
 8007e0a:	f002 fc23 	bl	800a654 <__assert_func>
 8007e0e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e12:	6007      	str	r7, [r0, #0]
 8007e14:	60c7      	str	r7, [r0, #12]
 8007e16:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e1a:	6819      	ldr	r1, [r3, #0]
 8007e1c:	b159      	cbz	r1, 8007e36 <_dtoa_r+0x56>
 8007e1e:	685a      	ldr	r2, [r3, #4]
 8007e20:	2301      	movs	r3, #1
 8007e22:	4093      	lsls	r3, r2
 8007e24:	604a      	str	r2, [r1, #4]
 8007e26:	608b      	str	r3, [r1, #8]
 8007e28:	4658      	mov	r0, fp
 8007e2a:	f000 fedf 	bl	8008bec <_Bfree>
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e34:	601a      	str	r2, [r3, #0]
 8007e36:	1e2b      	subs	r3, r5, #0
 8007e38:	bfaf      	iteee	ge
 8007e3a:	2300      	movge	r3, #0
 8007e3c:	2201      	movlt	r2, #1
 8007e3e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e42:	9303      	strlt	r3, [sp, #12]
 8007e44:	bfa8      	it	ge
 8007e46:	6033      	strge	r3, [r6, #0]
 8007e48:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007e4c:	4b98      	ldr	r3, [pc, #608]	@ (80080b0 <_dtoa_r+0x2d0>)
 8007e4e:	bfb8      	it	lt
 8007e50:	6032      	strlt	r2, [r6, #0]
 8007e52:	ea33 0308 	bics.w	r3, r3, r8
 8007e56:	d112      	bne.n	8007e7e <_dtoa_r+0x9e>
 8007e58:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e5c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007e5e:	6013      	str	r3, [r2, #0]
 8007e60:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007e64:	4323      	orrs	r3, r4
 8007e66:	f000 8550 	beq.w	800890a <_dtoa_r+0xb2a>
 8007e6a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007e6c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80080b4 <_dtoa_r+0x2d4>
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	f000 8552 	beq.w	800891a <_dtoa_r+0xb3a>
 8007e76:	f10a 0303 	add.w	r3, sl, #3
 8007e7a:	f000 bd4c 	b.w	8008916 <_dtoa_r+0xb36>
 8007e7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e82:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007e86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	f7f8 fd8b 	bl	80009a8 <__aeabi_dcmpeq>
 8007e92:	4607      	mov	r7, r0
 8007e94:	b158      	cbz	r0, 8007eae <_dtoa_r+0xce>
 8007e96:	2301      	movs	r3, #1
 8007e98:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007e9a:	6013      	str	r3, [r2, #0]
 8007e9c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007e9e:	b113      	cbz	r3, 8007ea6 <_dtoa_r+0xc6>
 8007ea0:	4b85      	ldr	r3, [pc, #532]	@ (80080b8 <_dtoa_r+0x2d8>)
 8007ea2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007ea4:	6013      	str	r3, [r2, #0]
 8007ea6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80080bc <_dtoa_r+0x2dc>
 8007eaa:	f000 bd36 	b.w	800891a <_dtoa_r+0xb3a>
 8007eae:	ab14      	add	r3, sp, #80	@ 0x50
 8007eb0:	9301      	str	r3, [sp, #4]
 8007eb2:	ab15      	add	r3, sp, #84	@ 0x54
 8007eb4:	9300      	str	r3, [sp, #0]
 8007eb6:	4658      	mov	r0, fp
 8007eb8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007ebc:	f001 fa30 	bl	8009320 <__d2b>
 8007ec0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007ec4:	4681      	mov	r9, r0
 8007ec6:	2e00      	cmp	r6, #0
 8007ec8:	d077      	beq.n	8007fba <_dtoa_r+0x1da>
 8007eca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ece:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ed0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ed8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007edc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ee0:	9712      	str	r7, [sp, #72]	@ 0x48
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	4b76      	ldr	r3, [pc, #472]	@ (80080c0 <_dtoa_r+0x2e0>)
 8007ee8:	f7f8 f93e 	bl	8000168 <__aeabi_dsub>
 8007eec:	a368      	add	r3, pc, #416	@ (adr r3, 8008090 <_dtoa_r+0x2b0>)
 8007eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef2:	f7f8 faf1 	bl	80004d8 <__aeabi_dmul>
 8007ef6:	a368      	add	r3, pc, #416	@ (adr r3, 8008098 <_dtoa_r+0x2b8>)
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	f7f8 f936 	bl	800016c <__adddf3>
 8007f00:	4604      	mov	r4, r0
 8007f02:	4630      	mov	r0, r6
 8007f04:	460d      	mov	r5, r1
 8007f06:	f7f8 fa7d 	bl	8000404 <__aeabi_i2d>
 8007f0a:	a365      	add	r3, pc, #404	@ (adr r3, 80080a0 <_dtoa_r+0x2c0>)
 8007f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f10:	f7f8 fae2 	bl	80004d8 <__aeabi_dmul>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4620      	mov	r0, r4
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	f7f8 f926 	bl	800016c <__adddf3>
 8007f20:	4604      	mov	r4, r0
 8007f22:	460d      	mov	r5, r1
 8007f24:	f7f8 fd88 	bl	8000a38 <__aeabi_d2iz>
 8007f28:	2200      	movs	r2, #0
 8007f2a:	4607      	mov	r7, r0
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	4620      	mov	r0, r4
 8007f30:	4629      	mov	r1, r5
 8007f32:	f7f8 fd43 	bl	80009bc <__aeabi_dcmplt>
 8007f36:	b140      	cbz	r0, 8007f4a <_dtoa_r+0x16a>
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f7f8 fa63 	bl	8000404 <__aeabi_i2d>
 8007f3e:	4622      	mov	r2, r4
 8007f40:	462b      	mov	r3, r5
 8007f42:	f7f8 fd31 	bl	80009a8 <__aeabi_dcmpeq>
 8007f46:	b900      	cbnz	r0, 8007f4a <_dtoa_r+0x16a>
 8007f48:	3f01      	subs	r7, #1
 8007f4a:	2f16      	cmp	r7, #22
 8007f4c:	d853      	bhi.n	8007ff6 <_dtoa_r+0x216>
 8007f4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f52:	4b5c      	ldr	r3, [pc, #368]	@ (80080c4 <_dtoa_r+0x2e4>)
 8007f54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5c:	f7f8 fd2e 	bl	80009bc <__aeabi_dcmplt>
 8007f60:	2800      	cmp	r0, #0
 8007f62:	d04a      	beq.n	8007ffa <_dtoa_r+0x21a>
 8007f64:	2300      	movs	r3, #0
 8007f66:	3f01      	subs	r7, #1
 8007f68:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f6c:	1b9b      	subs	r3, r3, r6
 8007f6e:	1e5a      	subs	r2, r3, #1
 8007f70:	bf46      	itte	mi
 8007f72:	f1c3 0801 	rsbmi	r8, r3, #1
 8007f76:	2300      	movmi	r3, #0
 8007f78:	f04f 0800 	movpl.w	r8, #0
 8007f7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f7e:	bf48      	it	mi
 8007f80:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007f82:	2f00      	cmp	r7, #0
 8007f84:	db3b      	blt.n	8007ffe <_dtoa_r+0x21e>
 8007f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f88:	970e      	str	r7, [sp, #56]	@ 0x38
 8007f8a:	443b      	add	r3, r7
 8007f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f8e:	2300      	movs	r3, #0
 8007f90:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f94:	2b09      	cmp	r3, #9
 8007f96:	d866      	bhi.n	8008066 <_dtoa_r+0x286>
 8007f98:	2b05      	cmp	r3, #5
 8007f9a:	bfc4      	itt	gt
 8007f9c:	3b04      	subgt	r3, #4
 8007f9e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007fa0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007fa2:	bfc8      	it	gt
 8007fa4:	2400      	movgt	r4, #0
 8007fa6:	f1a3 0302 	sub.w	r3, r3, #2
 8007faa:	bfd8      	it	le
 8007fac:	2401      	movle	r4, #1
 8007fae:	2b03      	cmp	r3, #3
 8007fb0:	d864      	bhi.n	800807c <_dtoa_r+0x29c>
 8007fb2:	e8df f003 	tbb	[pc, r3]
 8007fb6:	382b      	.short	0x382b
 8007fb8:	5636      	.short	0x5636
 8007fba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007fbe:	441e      	add	r6, r3
 8007fc0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007fc4:	2b20      	cmp	r3, #32
 8007fc6:	bfc1      	itttt	gt
 8007fc8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007fcc:	fa08 f803 	lslgt.w	r8, r8, r3
 8007fd0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007fd4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007fd8:	bfd6      	itet	le
 8007fda:	f1c3 0320 	rsble	r3, r3, #32
 8007fde:	ea48 0003 	orrgt.w	r0, r8, r3
 8007fe2:	fa04 f003 	lslle.w	r0, r4, r3
 8007fe6:	f7f8 f9fd 	bl	80003e4 <__aeabi_ui2d>
 8007fea:	2201      	movs	r2, #1
 8007fec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ff0:	3e01      	subs	r6, #1
 8007ff2:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ff4:	e775      	b.n	8007ee2 <_dtoa_r+0x102>
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e7b6      	b.n	8007f68 <_dtoa_r+0x188>
 8007ffa:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007ffc:	e7b5      	b.n	8007f6a <_dtoa_r+0x18a>
 8007ffe:	427b      	negs	r3, r7
 8008000:	930a      	str	r3, [sp, #40]	@ 0x28
 8008002:	2300      	movs	r3, #0
 8008004:	eba8 0807 	sub.w	r8, r8, r7
 8008008:	930e      	str	r3, [sp, #56]	@ 0x38
 800800a:	e7c2      	b.n	8007f92 <_dtoa_r+0x1b2>
 800800c:	2300      	movs	r3, #0
 800800e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008010:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008012:	2b00      	cmp	r3, #0
 8008014:	dc35      	bgt.n	8008082 <_dtoa_r+0x2a2>
 8008016:	2301      	movs	r3, #1
 8008018:	461a      	mov	r2, r3
 800801a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800801e:	9221      	str	r2, [sp, #132]	@ 0x84
 8008020:	e00b      	b.n	800803a <_dtoa_r+0x25a>
 8008022:	2301      	movs	r3, #1
 8008024:	e7f3      	b.n	800800e <_dtoa_r+0x22e>
 8008026:	2300      	movs	r3, #0
 8008028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800802a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800802c:	18fb      	adds	r3, r7, r3
 800802e:	9308      	str	r3, [sp, #32]
 8008030:	3301      	adds	r3, #1
 8008032:	2b01      	cmp	r3, #1
 8008034:	9307      	str	r3, [sp, #28]
 8008036:	bfb8      	it	lt
 8008038:	2301      	movlt	r3, #1
 800803a:	2100      	movs	r1, #0
 800803c:	2204      	movs	r2, #4
 800803e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008042:	f102 0514 	add.w	r5, r2, #20
 8008046:	429d      	cmp	r5, r3
 8008048:	d91f      	bls.n	800808a <_dtoa_r+0x2aa>
 800804a:	6041      	str	r1, [r0, #4]
 800804c:	4658      	mov	r0, fp
 800804e:	f000 fd8d 	bl	8008b6c <_Balloc>
 8008052:	4682      	mov	sl, r0
 8008054:	2800      	cmp	r0, #0
 8008056:	d139      	bne.n	80080cc <_dtoa_r+0x2ec>
 8008058:	4602      	mov	r2, r0
 800805a:	f240 11af 	movw	r1, #431	@ 0x1af
 800805e:	4b1a      	ldr	r3, [pc, #104]	@ (80080c8 <_dtoa_r+0x2e8>)
 8008060:	e6d2      	b.n	8007e08 <_dtoa_r+0x28>
 8008062:	2301      	movs	r3, #1
 8008064:	e7e0      	b.n	8008028 <_dtoa_r+0x248>
 8008066:	2401      	movs	r4, #1
 8008068:	2300      	movs	r3, #0
 800806a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800806c:	9320      	str	r3, [sp, #128]	@ 0x80
 800806e:	f04f 33ff 	mov.w	r3, #4294967295
 8008072:	2200      	movs	r2, #0
 8008074:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008078:	2312      	movs	r3, #18
 800807a:	e7d0      	b.n	800801e <_dtoa_r+0x23e>
 800807c:	2301      	movs	r3, #1
 800807e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008080:	e7f5      	b.n	800806e <_dtoa_r+0x28e>
 8008082:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008084:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008088:	e7d7      	b.n	800803a <_dtoa_r+0x25a>
 800808a:	3101      	adds	r1, #1
 800808c:	0052      	lsls	r2, r2, #1
 800808e:	e7d8      	b.n	8008042 <_dtoa_r+0x262>
 8008090:	636f4361 	.word	0x636f4361
 8008094:	3fd287a7 	.word	0x3fd287a7
 8008098:	8b60c8b3 	.word	0x8b60c8b3
 800809c:	3fc68a28 	.word	0x3fc68a28
 80080a0:	509f79fb 	.word	0x509f79fb
 80080a4:	3fd34413 	.word	0x3fd34413
 80080a8:	0800c21c 	.word	0x0800c21c
 80080ac:	0800c233 	.word	0x0800c233
 80080b0:	7ff00000 	.word	0x7ff00000
 80080b4:	0800c218 	.word	0x0800c218
 80080b8:	0800c1e7 	.word	0x0800c1e7
 80080bc:	0800c1e6 	.word	0x0800c1e6
 80080c0:	3ff80000 	.word	0x3ff80000
 80080c4:	0800c330 	.word	0x0800c330
 80080c8:	0800c28b 	.word	0x0800c28b
 80080cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80080d0:	6018      	str	r0, [r3, #0]
 80080d2:	9b07      	ldr	r3, [sp, #28]
 80080d4:	2b0e      	cmp	r3, #14
 80080d6:	f200 80a4 	bhi.w	8008222 <_dtoa_r+0x442>
 80080da:	2c00      	cmp	r4, #0
 80080dc:	f000 80a1 	beq.w	8008222 <_dtoa_r+0x442>
 80080e0:	2f00      	cmp	r7, #0
 80080e2:	dd33      	ble.n	800814c <_dtoa_r+0x36c>
 80080e4:	4b86      	ldr	r3, [pc, #536]	@ (8008300 <_dtoa_r+0x520>)
 80080e6:	f007 020f 	and.w	r2, r7, #15
 80080ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080ee:	05f8      	lsls	r0, r7, #23
 80080f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80080f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80080f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80080fc:	d516      	bpl.n	800812c <_dtoa_r+0x34c>
 80080fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008102:	4b80      	ldr	r3, [pc, #512]	@ (8008304 <_dtoa_r+0x524>)
 8008104:	2603      	movs	r6, #3
 8008106:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800810a:	f7f8 fb0f 	bl	800072c <__aeabi_ddiv>
 800810e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008112:	f004 040f 	and.w	r4, r4, #15
 8008116:	4d7b      	ldr	r5, [pc, #492]	@ (8008304 <_dtoa_r+0x524>)
 8008118:	b954      	cbnz	r4, 8008130 <_dtoa_r+0x350>
 800811a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800811e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008122:	f7f8 fb03 	bl	800072c <__aeabi_ddiv>
 8008126:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800812a:	e028      	b.n	800817e <_dtoa_r+0x39e>
 800812c:	2602      	movs	r6, #2
 800812e:	e7f2      	b.n	8008116 <_dtoa_r+0x336>
 8008130:	07e1      	lsls	r1, r4, #31
 8008132:	d508      	bpl.n	8008146 <_dtoa_r+0x366>
 8008134:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008138:	e9d5 2300 	ldrd	r2, r3, [r5]
 800813c:	f7f8 f9cc 	bl	80004d8 <__aeabi_dmul>
 8008140:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008144:	3601      	adds	r6, #1
 8008146:	1064      	asrs	r4, r4, #1
 8008148:	3508      	adds	r5, #8
 800814a:	e7e5      	b.n	8008118 <_dtoa_r+0x338>
 800814c:	f000 80d2 	beq.w	80082f4 <_dtoa_r+0x514>
 8008150:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008154:	427c      	negs	r4, r7
 8008156:	4b6a      	ldr	r3, [pc, #424]	@ (8008300 <_dtoa_r+0x520>)
 8008158:	f004 020f 	and.w	r2, r4, #15
 800815c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008164:	f7f8 f9b8 	bl	80004d8 <__aeabi_dmul>
 8008168:	2602      	movs	r6, #2
 800816a:	2300      	movs	r3, #0
 800816c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008170:	4d64      	ldr	r5, [pc, #400]	@ (8008304 <_dtoa_r+0x524>)
 8008172:	1124      	asrs	r4, r4, #4
 8008174:	2c00      	cmp	r4, #0
 8008176:	f040 80b2 	bne.w	80082de <_dtoa_r+0x4fe>
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1d3      	bne.n	8008126 <_dtoa_r+0x346>
 800817e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008182:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 80b7 	beq.w	80082f8 <_dtoa_r+0x518>
 800818a:	2200      	movs	r2, #0
 800818c:	4620      	mov	r0, r4
 800818e:	4629      	mov	r1, r5
 8008190:	4b5d      	ldr	r3, [pc, #372]	@ (8008308 <_dtoa_r+0x528>)
 8008192:	f7f8 fc13 	bl	80009bc <__aeabi_dcmplt>
 8008196:	2800      	cmp	r0, #0
 8008198:	f000 80ae 	beq.w	80082f8 <_dtoa_r+0x518>
 800819c:	9b07      	ldr	r3, [sp, #28]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 80aa 	beq.w	80082f8 <_dtoa_r+0x518>
 80081a4:	9b08      	ldr	r3, [sp, #32]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	dd37      	ble.n	800821a <_dtoa_r+0x43a>
 80081aa:	1e7b      	subs	r3, r7, #1
 80081ac:	4620      	mov	r0, r4
 80081ae:	9304      	str	r3, [sp, #16]
 80081b0:	2200      	movs	r2, #0
 80081b2:	4629      	mov	r1, r5
 80081b4:	4b55      	ldr	r3, [pc, #340]	@ (800830c <_dtoa_r+0x52c>)
 80081b6:	f7f8 f98f 	bl	80004d8 <__aeabi_dmul>
 80081ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081be:	9c08      	ldr	r4, [sp, #32]
 80081c0:	3601      	adds	r6, #1
 80081c2:	4630      	mov	r0, r6
 80081c4:	f7f8 f91e 	bl	8000404 <__aeabi_i2d>
 80081c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081cc:	f7f8 f984 	bl	80004d8 <__aeabi_dmul>
 80081d0:	2200      	movs	r2, #0
 80081d2:	4b4f      	ldr	r3, [pc, #316]	@ (8008310 <_dtoa_r+0x530>)
 80081d4:	f7f7 ffca 	bl	800016c <__adddf3>
 80081d8:	4605      	mov	r5, r0
 80081da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80081de:	2c00      	cmp	r4, #0
 80081e0:	f040 809a 	bne.w	8008318 <_dtoa_r+0x538>
 80081e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081e8:	2200      	movs	r2, #0
 80081ea:	4b4a      	ldr	r3, [pc, #296]	@ (8008314 <_dtoa_r+0x534>)
 80081ec:	f7f7 ffbc 	bl	8000168 <__aeabi_dsub>
 80081f0:	4602      	mov	r2, r0
 80081f2:	460b      	mov	r3, r1
 80081f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081f8:	462a      	mov	r2, r5
 80081fa:	4633      	mov	r3, r6
 80081fc:	f7f8 fbfc 	bl	80009f8 <__aeabi_dcmpgt>
 8008200:	2800      	cmp	r0, #0
 8008202:	f040 828e 	bne.w	8008722 <_dtoa_r+0x942>
 8008206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800820a:	462a      	mov	r2, r5
 800820c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008210:	f7f8 fbd4 	bl	80009bc <__aeabi_dcmplt>
 8008214:	2800      	cmp	r0, #0
 8008216:	f040 8127 	bne.w	8008468 <_dtoa_r+0x688>
 800821a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800821e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008222:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008224:	2b00      	cmp	r3, #0
 8008226:	f2c0 8163 	blt.w	80084f0 <_dtoa_r+0x710>
 800822a:	2f0e      	cmp	r7, #14
 800822c:	f300 8160 	bgt.w	80084f0 <_dtoa_r+0x710>
 8008230:	4b33      	ldr	r3, [pc, #204]	@ (8008300 <_dtoa_r+0x520>)
 8008232:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008236:	e9d3 3400 	ldrd	r3, r4, [r3]
 800823a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800823e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008240:	2b00      	cmp	r3, #0
 8008242:	da03      	bge.n	800824c <_dtoa_r+0x46c>
 8008244:	9b07      	ldr	r3, [sp, #28]
 8008246:	2b00      	cmp	r3, #0
 8008248:	f340 8100 	ble.w	800844c <_dtoa_r+0x66c>
 800824c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008250:	4656      	mov	r6, sl
 8008252:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008256:	4620      	mov	r0, r4
 8008258:	4629      	mov	r1, r5
 800825a:	f7f8 fa67 	bl	800072c <__aeabi_ddiv>
 800825e:	f7f8 fbeb 	bl	8000a38 <__aeabi_d2iz>
 8008262:	4680      	mov	r8, r0
 8008264:	f7f8 f8ce 	bl	8000404 <__aeabi_i2d>
 8008268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800826c:	f7f8 f934 	bl	80004d8 <__aeabi_dmul>
 8008270:	4602      	mov	r2, r0
 8008272:	460b      	mov	r3, r1
 8008274:	4620      	mov	r0, r4
 8008276:	4629      	mov	r1, r5
 8008278:	f7f7 ff76 	bl	8000168 <__aeabi_dsub>
 800827c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008280:	9d07      	ldr	r5, [sp, #28]
 8008282:	f806 4b01 	strb.w	r4, [r6], #1
 8008286:	eba6 040a 	sub.w	r4, r6, sl
 800828a:	42a5      	cmp	r5, r4
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	f040 8116 	bne.w	80084c0 <_dtoa_r+0x6e0>
 8008294:	f7f7 ff6a 	bl	800016c <__adddf3>
 8008298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800829c:	4604      	mov	r4, r0
 800829e:	460d      	mov	r5, r1
 80082a0:	f7f8 fbaa 	bl	80009f8 <__aeabi_dcmpgt>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	f040 80f8 	bne.w	800849a <_dtoa_r+0x6ba>
 80082aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082ae:	4620      	mov	r0, r4
 80082b0:	4629      	mov	r1, r5
 80082b2:	f7f8 fb79 	bl	80009a8 <__aeabi_dcmpeq>
 80082b6:	b118      	cbz	r0, 80082c0 <_dtoa_r+0x4e0>
 80082b8:	f018 0f01 	tst.w	r8, #1
 80082bc:	f040 80ed 	bne.w	800849a <_dtoa_r+0x6ba>
 80082c0:	4649      	mov	r1, r9
 80082c2:	4658      	mov	r0, fp
 80082c4:	f000 fc92 	bl	8008bec <_Bfree>
 80082c8:	2300      	movs	r3, #0
 80082ca:	7033      	strb	r3, [r6, #0]
 80082cc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80082ce:	3701      	adds	r7, #1
 80082d0:	601f      	str	r7, [r3, #0]
 80082d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f000 8320 	beq.w	800891a <_dtoa_r+0xb3a>
 80082da:	601e      	str	r6, [r3, #0]
 80082dc:	e31d      	b.n	800891a <_dtoa_r+0xb3a>
 80082de:	07e2      	lsls	r2, r4, #31
 80082e0:	d505      	bpl.n	80082ee <_dtoa_r+0x50e>
 80082e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082e6:	f7f8 f8f7 	bl	80004d8 <__aeabi_dmul>
 80082ea:	2301      	movs	r3, #1
 80082ec:	3601      	adds	r6, #1
 80082ee:	1064      	asrs	r4, r4, #1
 80082f0:	3508      	adds	r5, #8
 80082f2:	e73f      	b.n	8008174 <_dtoa_r+0x394>
 80082f4:	2602      	movs	r6, #2
 80082f6:	e742      	b.n	800817e <_dtoa_r+0x39e>
 80082f8:	9c07      	ldr	r4, [sp, #28]
 80082fa:	9704      	str	r7, [sp, #16]
 80082fc:	e761      	b.n	80081c2 <_dtoa_r+0x3e2>
 80082fe:	bf00      	nop
 8008300:	0800c330 	.word	0x0800c330
 8008304:	0800c308 	.word	0x0800c308
 8008308:	3ff00000 	.word	0x3ff00000
 800830c:	40240000 	.word	0x40240000
 8008310:	401c0000 	.word	0x401c0000
 8008314:	40140000 	.word	0x40140000
 8008318:	4b70      	ldr	r3, [pc, #448]	@ (80084dc <_dtoa_r+0x6fc>)
 800831a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800831c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008320:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008324:	4454      	add	r4, sl
 8008326:	2900      	cmp	r1, #0
 8008328:	d045      	beq.n	80083b6 <_dtoa_r+0x5d6>
 800832a:	2000      	movs	r0, #0
 800832c:	496c      	ldr	r1, [pc, #432]	@ (80084e0 <_dtoa_r+0x700>)
 800832e:	f7f8 f9fd 	bl	800072c <__aeabi_ddiv>
 8008332:	4633      	mov	r3, r6
 8008334:	462a      	mov	r2, r5
 8008336:	f7f7 ff17 	bl	8000168 <__aeabi_dsub>
 800833a:	4656      	mov	r6, sl
 800833c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008344:	f7f8 fb78 	bl	8000a38 <__aeabi_d2iz>
 8008348:	4605      	mov	r5, r0
 800834a:	f7f8 f85b 	bl	8000404 <__aeabi_i2d>
 800834e:	4602      	mov	r2, r0
 8008350:	460b      	mov	r3, r1
 8008352:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008356:	f7f7 ff07 	bl	8000168 <__aeabi_dsub>
 800835a:	4602      	mov	r2, r0
 800835c:	460b      	mov	r3, r1
 800835e:	3530      	adds	r5, #48	@ 0x30
 8008360:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008364:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008368:	f806 5b01 	strb.w	r5, [r6], #1
 800836c:	f7f8 fb26 	bl	80009bc <__aeabi_dcmplt>
 8008370:	2800      	cmp	r0, #0
 8008372:	d163      	bne.n	800843c <_dtoa_r+0x65c>
 8008374:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008378:	2000      	movs	r0, #0
 800837a:	495a      	ldr	r1, [pc, #360]	@ (80084e4 <_dtoa_r+0x704>)
 800837c:	f7f7 fef4 	bl	8000168 <__aeabi_dsub>
 8008380:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008384:	f7f8 fb1a 	bl	80009bc <__aeabi_dcmplt>
 8008388:	2800      	cmp	r0, #0
 800838a:	f040 8087 	bne.w	800849c <_dtoa_r+0x6bc>
 800838e:	42a6      	cmp	r6, r4
 8008390:	f43f af43 	beq.w	800821a <_dtoa_r+0x43a>
 8008394:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008398:	2200      	movs	r2, #0
 800839a:	4b53      	ldr	r3, [pc, #332]	@ (80084e8 <_dtoa_r+0x708>)
 800839c:	f7f8 f89c 	bl	80004d8 <__aeabi_dmul>
 80083a0:	2200      	movs	r2, #0
 80083a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083aa:	4b4f      	ldr	r3, [pc, #316]	@ (80084e8 <_dtoa_r+0x708>)
 80083ac:	f7f8 f894 	bl	80004d8 <__aeabi_dmul>
 80083b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083b4:	e7c4      	b.n	8008340 <_dtoa_r+0x560>
 80083b6:	4631      	mov	r1, r6
 80083b8:	4628      	mov	r0, r5
 80083ba:	f7f8 f88d 	bl	80004d8 <__aeabi_dmul>
 80083be:	4656      	mov	r6, sl
 80083c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083c4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80083c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083ca:	f7f8 fb35 	bl	8000a38 <__aeabi_d2iz>
 80083ce:	4605      	mov	r5, r0
 80083d0:	f7f8 f818 	bl	8000404 <__aeabi_i2d>
 80083d4:	4602      	mov	r2, r0
 80083d6:	460b      	mov	r3, r1
 80083d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083dc:	f7f7 fec4 	bl	8000168 <__aeabi_dsub>
 80083e0:	4602      	mov	r2, r0
 80083e2:	460b      	mov	r3, r1
 80083e4:	3530      	adds	r5, #48	@ 0x30
 80083e6:	f806 5b01 	strb.w	r5, [r6], #1
 80083ea:	42a6      	cmp	r6, r4
 80083ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80083f0:	f04f 0200 	mov.w	r2, #0
 80083f4:	d124      	bne.n	8008440 <_dtoa_r+0x660>
 80083f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80083fa:	4b39      	ldr	r3, [pc, #228]	@ (80084e0 <_dtoa_r+0x700>)
 80083fc:	f7f7 feb6 	bl	800016c <__adddf3>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008408:	f7f8 faf6 	bl	80009f8 <__aeabi_dcmpgt>
 800840c:	2800      	cmp	r0, #0
 800840e:	d145      	bne.n	800849c <_dtoa_r+0x6bc>
 8008410:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008414:	2000      	movs	r0, #0
 8008416:	4932      	ldr	r1, [pc, #200]	@ (80084e0 <_dtoa_r+0x700>)
 8008418:	f7f7 fea6 	bl	8000168 <__aeabi_dsub>
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008424:	f7f8 faca 	bl	80009bc <__aeabi_dcmplt>
 8008428:	2800      	cmp	r0, #0
 800842a:	f43f aef6 	beq.w	800821a <_dtoa_r+0x43a>
 800842e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008430:	1e73      	subs	r3, r6, #1
 8008432:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008434:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008438:	2b30      	cmp	r3, #48	@ 0x30
 800843a:	d0f8      	beq.n	800842e <_dtoa_r+0x64e>
 800843c:	9f04      	ldr	r7, [sp, #16]
 800843e:	e73f      	b.n	80082c0 <_dtoa_r+0x4e0>
 8008440:	4b29      	ldr	r3, [pc, #164]	@ (80084e8 <_dtoa_r+0x708>)
 8008442:	f7f8 f849 	bl	80004d8 <__aeabi_dmul>
 8008446:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800844a:	e7bc      	b.n	80083c6 <_dtoa_r+0x5e6>
 800844c:	d10c      	bne.n	8008468 <_dtoa_r+0x688>
 800844e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008452:	2200      	movs	r2, #0
 8008454:	4b25      	ldr	r3, [pc, #148]	@ (80084ec <_dtoa_r+0x70c>)
 8008456:	f7f8 f83f 	bl	80004d8 <__aeabi_dmul>
 800845a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800845e:	f7f8 fac1 	bl	80009e4 <__aeabi_dcmpge>
 8008462:	2800      	cmp	r0, #0
 8008464:	f000 815b 	beq.w	800871e <_dtoa_r+0x93e>
 8008468:	2400      	movs	r4, #0
 800846a:	4625      	mov	r5, r4
 800846c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800846e:	4656      	mov	r6, sl
 8008470:	43db      	mvns	r3, r3
 8008472:	9304      	str	r3, [sp, #16]
 8008474:	2700      	movs	r7, #0
 8008476:	4621      	mov	r1, r4
 8008478:	4658      	mov	r0, fp
 800847a:	f000 fbb7 	bl	8008bec <_Bfree>
 800847e:	2d00      	cmp	r5, #0
 8008480:	d0dc      	beq.n	800843c <_dtoa_r+0x65c>
 8008482:	b12f      	cbz	r7, 8008490 <_dtoa_r+0x6b0>
 8008484:	42af      	cmp	r7, r5
 8008486:	d003      	beq.n	8008490 <_dtoa_r+0x6b0>
 8008488:	4639      	mov	r1, r7
 800848a:	4658      	mov	r0, fp
 800848c:	f000 fbae 	bl	8008bec <_Bfree>
 8008490:	4629      	mov	r1, r5
 8008492:	4658      	mov	r0, fp
 8008494:	f000 fbaa 	bl	8008bec <_Bfree>
 8008498:	e7d0      	b.n	800843c <_dtoa_r+0x65c>
 800849a:	9704      	str	r7, [sp, #16]
 800849c:	4633      	mov	r3, r6
 800849e:	461e      	mov	r6, r3
 80084a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084a4:	2a39      	cmp	r2, #57	@ 0x39
 80084a6:	d107      	bne.n	80084b8 <_dtoa_r+0x6d8>
 80084a8:	459a      	cmp	sl, r3
 80084aa:	d1f8      	bne.n	800849e <_dtoa_r+0x6be>
 80084ac:	9a04      	ldr	r2, [sp, #16]
 80084ae:	3201      	adds	r2, #1
 80084b0:	9204      	str	r2, [sp, #16]
 80084b2:	2230      	movs	r2, #48	@ 0x30
 80084b4:	f88a 2000 	strb.w	r2, [sl]
 80084b8:	781a      	ldrb	r2, [r3, #0]
 80084ba:	3201      	adds	r2, #1
 80084bc:	701a      	strb	r2, [r3, #0]
 80084be:	e7bd      	b.n	800843c <_dtoa_r+0x65c>
 80084c0:	2200      	movs	r2, #0
 80084c2:	4b09      	ldr	r3, [pc, #36]	@ (80084e8 <_dtoa_r+0x708>)
 80084c4:	f7f8 f808 	bl	80004d8 <__aeabi_dmul>
 80084c8:	2200      	movs	r2, #0
 80084ca:	2300      	movs	r3, #0
 80084cc:	4604      	mov	r4, r0
 80084ce:	460d      	mov	r5, r1
 80084d0:	f7f8 fa6a 	bl	80009a8 <__aeabi_dcmpeq>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	f43f aebc 	beq.w	8008252 <_dtoa_r+0x472>
 80084da:	e6f1      	b.n	80082c0 <_dtoa_r+0x4e0>
 80084dc:	0800c330 	.word	0x0800c330
 80084e0:	3fe00000 	.word	0x3fe00000
 80084e4:	3ff00000 	.word	0x3ff00000
 80084e8:	40240000 	.word	0x40240000
 80084ec:	40140000 	.word	0x40140000
 80084f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80084f2:	2a00      	cmp	r2, #0
 80084f4:	f000 80db 	beq.w	80086ae <_dtoa_r+0x8ce>
 80084f8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80084fa:	2a01      	cmp	r2, #1
 80084fc:	f300 80bf 	bgt.w	800867e <_dtoa_r+0x89e>
 8008500:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008502:	2a00      	cmp	r2, #0
 8008504:	f000 80b7 	beq.w	8008676 <_dtoa_r+0x896>
 8008508:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800850c:	4646      	mov	r6, r8
 800850e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008510:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008512:	2101      	movs	r1, #1
 8008514:	441a      	add	r2, r3
 8008516:	4658      	mov	r0, fp
 8008518:	4498      	add	r8, r3
 800851a:	9209      	str	r2, [sp, #36]	@ 0x24
 800851c:	f000 fc64 	bl	8008de8 <__i2b>
 8008520:	4605      	mov	r5, r0
 8008522:	b15e      	cbz	r6, 800853c <_dtoa_r+0x75c>
 8008524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008526:	2b00      	cmp	r3, #0
 8008528:	dd08      	ble.n	800853c <_dtoa_r+0x75c>
 800852a:	42b3      	cmp	r3, r6
 800852c:	bfa8      	it	ge
 800852e:	4633      	movge	r3, r6
 8008530:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008532:	eba8 0803 	sub.w	r8, r8, r3
 8008536:	1af6      	subs	r6, r6, r3
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	9309      	str	r3, [sp, #36]	@ 0x24
 800853c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800853e:	b1f3      	cbz	r3, 800857e <_dtoa_r+0x79e>
 8008540:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008542:	2b00      	cmp	r3, #0
 8008544:	f000 80b7 	beq.w	80086b6 <_dtoa_r+0x8d6>
 8008548:	b18c      	cbz	r4, 800856e <_dtoa_r+0x78e>
 800854a:	4629      	mov	r1, r5
 800854c:	4622      	mov	r2, r4
 800854e:	4658      	mov	r0, fp
 8008550:	f000 fd08 	bl	8008f64 <__pow5mult>
 8008554:	464a      	mov	r2, r9
 8008556:	4601      	mov	r1, r0
 8008558:	4605      	mov	r5, r0
 800855a:	4658      	mov	r0, fp
 800855c:	f000 fc5a 	bl	8008e14 <__multiply>
 8008560:	4649      	mov	r1, r9
 8008562:	9004      	str	r0, [sp, #16]
 8008564:	4658      	mov	r0, fp
 8008566:	f000 fb41 	bl	8008bec <_Bfree>
 800856a:	9b04      	ldr	r3, [sp, #16]
 800856c:	4699      	mov	r9, r3
 800856e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008570:	1b1a      	subs	r2, r3, r4
 8008572:	d004      	beq.n	800857e <_dtoa_r+0x79e>
 8008574:	4649      	mov	r1, r9
 8008576:	4658      	mov	r0, fp
 8008578:	f000 fcf4 	bl	8008f64 <__pow5mult>
 800857c:	4681      	mov	r9, r0
 800857e:	2101      	movs	r1, #1
 8008580:	4658      	mov	r0, fp
 8008582:	f000 fc31 	bl	8008de8 <__i2b>
 8008586:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008588:	4604      	mov	r4, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	f000 81c9 	beq.w	8008922 <_dtoa_r+0xb42>
 8008590:	461a      	mov	r2, r3
 8008592:	4601      	mov	r1, r0
 8008594:	4658      	mov	r0, fp
 8008596:	f000 fce5 	bl	8008f64 <__pow5mult>
 800859a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800859c:	4604      	mov	r4, r0
 800859e:	2b01      	cmp	r3, #1
 80085a0:	f300 808f 	bgt.w	80086c2 <_dtoa_r+0x8e2>
 80085a4:	9b02      	ldr	r3, [sp, #8]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f040 8087 	bne.w	80086ba <_dtoa_r+0x8da>
 80085ac:	9b03      	ldr	r3, [sp, #12]
 80085ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f040 8083 	bne.w	80086be <_dtoa_r+0x8de>
 80085b8:	9b03      	ldr	r3, [sp, #12]
 80085ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085be:	0d1b      	lsrs	r3, r3, #20
 80085c0:	051b      	lsls	r3, r3, #20
 80085c2:	b12b      	cbz	r3, 80085d0 <_dtoa_r+0x7f0>
 80085c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085c6:	f108 0801 	add.w	r8, r8, #1
 80085ca:	3301      	adds	r3, #1
 80085cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ce:	2301      	movs	r3, #1
 80085d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80085d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f000 81aa 	beq.w	800892e <_dtoa_r+0xb4e>
 80085da:	6923      	ldr	r3, [r4, #16]
 80085dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085e0:	6918      	ldr	r0, [r3, #16]
 80085e2:	f000 fbb5 	bl	8008d50 <__hi0bits>
 80085e6:	f1c0 0020 	rsb	r0, r0, #32
 80085ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ec:	4418      	add	r0, r3
 80085ee:	f010 001f 	ands.w	r0, r0, #31
 80085f2:	d071      	beq.n	80086d8 <_dtoa_r+0x8f8>
 80085f4:	f1c0 0320 	rsb	r3, r0, #32
 80085f8:	2b04      	cmp	r3, #4
 80085fa:	dd65      	ble.n	80086c8 <_dtoa_r+0x8e8>
 80085fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085fe:	f1c0 001c 	rsb	r0, r0, #28
 8008602:	4403      	add	r3, r0
 8008604:	4480      	add	r8, r0
 8008606:	4406      	add	r6, r0
 8008608:	9309      	str	r3, [sp, #36]	@ 0x24
 800860a:	f1b8 0f00 	cmp.w	r8, #0
 800860e:	dd05      	ble.n	800861c <_dtoa_r+0x83c>
 8008610:	4649      	mov	r1, r9
 8008612:	4642      	mov	r2, r8
 8008614:	4658      	mov	r0, fp
 8008616:	f000 fcff 	bl	8009018 <__lshift>
 800861a:	4681      	mov	r9, r0
 800861c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800861e:	2b00      	cmp	r3, #0
 8008620:	dd05      	ble.n	800862e <_dtoa_r+0x84e>
 8008622:	4621      	mov	r1, r4
 8008624:	461a      	mov	r2, r3
 8008626:	4658      	mov	r0, fp
 8008628:	f000 fcf6 	bl	8009018 <__lshift>
 800862c:	4604      	mov	r4, r0
 800862e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008630:	2b00      	cmp	r3, #0
 8008632:	d053      	beq.n	80086dc <_dtoa_r+0x8fc>
 8008634:	4621      	mov	r1, r4
 8008636:	4648      	mov	r0, r9
 8008638:	f000 fd5a 	bl	80090f0 <__mcmp>
 800863c:	2800      	cmp	r0, #0
 800863e:	da4d      	bge.n	80086dc <_dtoa_r+0x8fc>
 8008640:	1e7b      	subs	r3, r7, #1
 8008642:	4649      	mov	r1, r9
 8008644:	9304      	str	r3, [sp, #16]
 8008646:	220a      	movs	r2, #10
 8008648:	2300      	movs	r3, #0
 800864a:	4658      	mov	r0, fp
 800864c:	f000 faf0 	bl	8008c30 <__multadd>
 8008650:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008652:	4681      	mov	r9, r0
 8008654:	2b00      	cmp	r3, #0
 8008656:	f000 816c 	beq.w	8008932 <_dtoa_r+0xb52>
 800865a:	2300      	movs	r3, #0
 800865c:	4629      	mov	r1, r5
 800865e:	220a      	movs	r2, #10
 8008660:	4658      	mov	r0, fp
 8008662:	f000 fae5 	bl	8008c30 <__multadd>
 8008666:	9b08      	ldr	r3, [sp, #32]
 8008668:	4605      	mov	r5, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	dc61      	bgt.n	8008732 <_dtoa_r+0x952>
 800866e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008670:	2b02      	cmp	r3, #2
 8008672:	dc3b      	bgt.n	80086ec <_dtoa_r+0x90c>
 8008674:	e05d      	b.n	8008732 <_dtoa_r+0x952>
 8008676:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008678:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800867c:	e746      	b.n	800850c <_dtoa_r+0x72c>
 800867e:	9b07      	ldr	r3, [sp, #28]
 8008680:	1e5c      	subs	r4, r3, #1
 8008682:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008684:	42a3      	cmp	r3, r4
 8008686:	bfbf      	itttt	lt
 8008688:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800868a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800868c:	1ae3      	sublt	r3, r4, r3
 800868e:	18d2      	addlt	r2, r2, r3
 8008690:	bfa8      	it	ge
 8008692:	1b1c      	subge	r4, r3, r4
 8008694:	9b07      	ldr	r3, [sp, #28]
 8008696:	bfbe      	ittt	lt
 8008698:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800869a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800869c:	2400      	movlt	r4, #0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	bfb5      	itete	lt
 80086a2:	eba8 0603 	sublt.w	r6, r8, r3
 80086a6:	4646      	movge	r6, r8
 80086a8:	2300      	movlt	r3, #0
 80086aa:	9b07      	ldrge	r3, [sp, #28]
 80086ac:	e730      	b.n	8008510 <_dtoa_r+0x730>
 80086ae:	4646      	mov	r6, r8
 80086b0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80086b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80086b4:	e735      	b.n	8008522 <_dtoa_r+0x742>
 80086b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086b8:	e75c      	b.n	8008574 <_dtoa_r+0x794>
 80086ba:	2300      	movs	r3, #0
 80086bc:	e788      	b.n	80085d0 <_dtoa_r+0x7f0>
 80086be:	9b02      	ldr	r3, [sp, #8]
 80086c0:	e786      	b.n	80085d0 <_dtoa_r+0x7f0>
 80086c2:	2300      	movs	r3, #0
 80086c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80086c6:	e788      	b.n	80085da <_dtoa_r+0x7fa>
 80086c8:	d09f      	beq.n	800860a <_dtoa_r+0x82a>
 80086ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086cc:	331c      	adds	r3, #28
 80086ce:	441a      	add	r2, r3
 80086d0:	4498      	add	r8, r3
 80086d2:	441e      	add	r6, r3
 80086d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80086d6:	e798      	b.n	800860a <_dtoa_r+0x82a>
 80086d8:	4603      	mov	r3, r0
 80086da:	e7f6      	b.n	80086ca <_dtoa_r+0x8ea>
 80086dc:	9b07      	ldr	r3, [sp, #28]
 80086de:	9704      	str	r7, [sp, #16]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	dc20      	bgt.n	8008726 <_dtoa_r+0x946>
 80086e4:	9308      	str	r3, [sp, #32]
 80086e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086e8:	2b02      	cmp	r3, #2
 80086ea:	dd1e      	ble.n	800872a <_dtoa_r+0x94a>
 80086ec:	9b08      	ldr	r3, [sp, #32]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	f47f aebc 	bne.w	800846c <_dtoa_r+0x68c>
 80086f4:	4621      	mov	r1, r4
 80086f6:	2205      	movs	r2, #5
 80086f8:	4658      	mov	r0, fp
 80086fa:	f000 fa99 	bl	8008c30 <__multadd>
 80086fe:	4601      	mov	r1, r0
 8008700:	4604      	mov	r4, r0
 8008702:	4648      	mov	r0, r9
 8008704:	f000 fcf4 	bl	80090f0 <__mcmp>
 8008708:	2800      	cmp	r0, #0
 800870a:	f77f aeaf 	ble.w	800846c <_dtoa_r+0x68c>
 800870e:	2331      	movs	r3, #49	@ 0x31
 8008710:	4656      	mov	r6, sl
 8008712:	f806 3b01 	strb.w	r3, [r6], #1
 8008716:	9b04      	ldr	r3, [sp, #16]
 8008718:	3301      	adds	r3, #1
 800871a:	9304      	str	r3, [sp, #16]
 800871c:	e6aa      	b.n	8008474 <_dtoa_r+0x694>
 800871e:	9c07      	ldr	r4, [sp, #28]
 8008720:	9704      	str	r7, [sp, #16]
 8008722:	4625      	mov	r5, r4
 8008724:	e7f3      	b.n	800870e <_dtoa_r+0x92e>
 8008726:	9b07      	ldr	r3, [sp, #28]
 8008728:	9308      	str	r3, [sp, #32]
 800872a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800872c:	2b00      	cmp	r3, #0
 800872e:	f000 8104 	beq.w	800893a <_dtoa_r+0xb5a>
 8008732:	2e00      	cmp	r6, #0
 8008734:	dd05      	ble.n	8008742 <_dtoa_r+0x962>
 8008736:	4629      	mov	r1, r5
 8008738:	4632      	mov	r2, r6
 800873a:	4658      	mov	r0, fp
 800873c:	f000 fc6c 	bl	8009018 <__lshift>
 8008740:	4605      	mov	r5, r0
 8008742:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008744:	2b00      	cmp	r3, #0
 8008746:	d05a      	beq.n	80087fe <_dtoa_r+0xa1e>
 8008748:	4658      	mov	r0, fp
 800874a:	6869      	ldr	r1, [r5, #4]
 800874c:	f000 fa0e 	bl	8008b6c <_Balloc>
 8008750:	4606      	mov	r6, r0
 8008752:	b928      	cbnz	r0, 8008760 <_dtoa_r+0x980>
 8008754:	4602      	mov	r2, r0
 8008756:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800875a:	4b83      	ldr	r3, [pc, #524]	@ (8008968 <_dtoa_r+0xb88>)
 800875c:	f7ff bb54 	b.w	8007e08 <_dtoa_r+0x28>
 8008760:	692a      	ldr	r2, [r5, #16]
 8008762:	f105 010c 	add.w	r1, r5, #12
 8008766:	3202      	adds	r2, #2
 8008768:	0092      	lsls	r2, r2, #2
 800876a:	300c      	adds	r0, #12
 800876c:	f001 ff5e 	bl	800a62c <memcpy>
 8008770:	2201      	movs	r2, #1
 8008772:	4631      	mov	r1, r6
 8008774:	4658      	mov	r0, fp
 8008776:	f000 fc4f 	bl	8009018 <__lshift>
 800877a:	462f      	mov	r7, r5
 800877c:	4605      	mov	r5, r0
 800877e:	f10a 0301 	add.w	r3, sl, #1
 8008782:	9307      	str	r3, [sp, #28]
 8008784:	9b08      	ldr	r3, [sp, #32]
 8008786:	4453      	add	r3, sl
 8008788:	930b      	str	r3, [sp, #44]	@ 0x2c
 800878a:	9b02      	ldr	r3, [sp, #8]
 800878c:	f003 0301 	and.w	r3, r3, #1
 8008790:	930a      	str	r3, [sp, #40]	@ 0x28
 8008792:	9b07      	ldr	r3, [sp, #28]
 8008794:	4621      	mov	r1, r4
 8008796:	3b01      	subs	r3, #1
 8008798:	4648      	mov	r0, r9
 800879a:	9302      	str	r3, [sp, #8]
 800879c:	f7ff fa96 	bl	8007ccc <quorem>
 80087a0:	4639      	mov	r1, r7
 80087a2:	9008      	str	r0, [sp, #32]
 80087a4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80087a8:	4648      	mov	r0, r9
 80087aa:	f000 fca1 	bl	80090f0 <__mcmp>
 80087ae:	462a      	mov	r2, r5
 80087b0:	9009      	str	r0, [sp, #36]	@ 0x24
 80087b2:	4621      	mov	r1, r4
 80087b4:	4658      	mov	r0, fp
 80087b6:	f000 fcb7 	bl	8009128 <__mdiff>
 80087ba:	68c2      	ldr	r2, [r0, #12]
 80087bc:	4606      	mov	r6, r0
 80087be:	bb02      	cbnz	r2, 8008802 <_dtoa_r+0xa22>
 80087c0:	4601      	mov	r1, r0
 80087c2:	4648      	mov	r0, r9
 80087c4:	f000 fc94 	bl	80090f0 <__mcmp>
 80087c8:	4602      	mov	r2, r0
 80087ca:	4631      	mov	r1, r6
 80087cc:	4658      	mov	r0, fp
 80087ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80087d0:	f000 fa0c 	bl	8008bec <_Bfree>
 80087d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80087d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087d8:	9e07      	ldr	r6, [sp, #28]
 80087da:	ea43 0102 	orr.w	r1, r3, r2
 80087de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087e0:	4319      	orrs	r1, r3
 80087e2:	d110      	bne.n	8008806 <_dtoa_r+0xa26>
 80087e4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80087e8:	d029      	beq.n	800883e <_dtoa_r+0xa5e>
 80087ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	dd02      	ble.n	80087f6 <_dtoa_r+0xa16>
 80087f0:	9b08      	ldr	r3, [sp, #32]
 80087f2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80087f6:	9b02      	ldr	r3, [sp, #8]
 80087f8:	f883 8000 	strb.w	r8, [r3]
 80087fc:	e63b      	b.n	8008476 <_dtoa_r+0x696>
 80087fe:	4628      	mov	r0, r5
 8008800:	e7bb      	b.n	800877a <_dtoa_r+0x99a>
 8008802:	2201      	movs	r2, #1
 8008804:	e7e1      	b.n	80087ca <_dtoa_r+0x9ea>
 8008806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008808:	2b00      	cmp	r3, #0
 800880a:	db04      	blt.n	8008816 <_dtoa_r+0xa36>
 800880c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800880e:	430b      	orrs	r3, r1
 8008810:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008812:	430b      	orrs	r3, r1
 8008814:	d120      	bne.n	8008858 <_dtoa_r+0xa78>
 8008816:	2a00      	cmp	r2, #0
 8008818:	dded      	ble.n	80087f6 <_dtoa_r+0xa16>
 800881a:	4649      	mov	r1, r9
 800881c:	2201      	movs	r2, #1
 800881e:	4658      	mov	r0, fp
 8008820:	f000 fbfa 	bl	8009018 <__lshift>
 8008824:	4621      	mov	r1, r4
 8008826:	4681      	mov	r9, r0
 8008828:	f000 fc62 	bl	80090f0 <__mcmp>
 800882c:	2800      	cmp	r0, #0
 800882e:	dc03      	bgt.n	8008838 <_dtoa_r+0xa58>
 8008830:	d1e1      	bne.n	80087f6 <_dtoa_r+0xa16>
 8008832:	f018 0f01 	tst.w	r8, #1
 8008836:	d0de      	beq.n	80087f6 <_dtoa_r+0xa16>
 8008838:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800883c:	d1d8      	bne.n	80087f0 <_dtoa_r+0xa10>
 800883e:	2339      	movs	r3, #57	@ 0x39
 8008840:	9a02      	ldr	r2, [sp, #8]
 8008842:	7013      	strb	r3, [r2, #0]
 8008844:	4633      	mov	r3, r6
 8008846:	461e      	mov	r6, r3
 8008848:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800884c:	3b01      	subs	r3, #1
 800884e:	2a39      	cmp	r2, #57	@ 0x39
 8008850:	d052      	beq.n	80088f8 <_dtoa_r+0xb18>
 8008852:	3201      	adds	r2, #1
 8008854:	701a      	strb	r2, [r3, #0]
 8008856:	e60e      	b.n	8008476 <_dtoa_r+0x696>
 8008858:	2a00      	cmp	r2, #0
 800885a:	dd07      	ble.n	800886c <_dtoa_r+0xa8c>
 800885c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008860:	d0ed      	beq.n	800883e <_dtoa_r+0xa5e>
 8008862:	9a02      	ldr	r2, [sp, #8]
 8008864:	f108 0301 	add.w	r3, r8, #1
 8008868:	7013      	strb	r3, [r2, #0]
 800886a:	e604      	b.n	8008476 <_dtoa_r+0x696>
 800886c:	9b07      	ldr	r3, [sp, #28]
 800886e:	9a07      	ldr	r2, [sp, #28]
 8008870:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008874:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008876:	4293      	cmp	r3, r2
 8008878:	d028      	beq.n	80088cc <_dtoa_r+0xaec>
 800887a:	4649      	mov	r1, r9
 800887c:	2300      	movs	r3, #0
 800887e:	220a      	movs	r2, #10
 8008880:	4658      	mov	r0, fp
 8008882:	f000 f9d5 	bl	8008c30 <__multadd>
 8008886:	42af      	cmp	r7, r5
 8008888:	4681      	mov	r9, r0
 800888a:	f04f 0300 	mov.w	r3, #0
 800888e:	f04f 020a 	mov.w	r2, #10
 8008892:	4639      	mov	r1, r7
 8008894:	4658      	mov	r0, fp
 8008896:	d107      	bne.n	80088a8 <_dtoa_r+0xac8>
 8008898:	f000 f9ca 	bl	8008c30 <__multadd>
 800889c:	4607      	mov	r7, r0
 800889e:	4605      	mov	r5, r0
 80088a0:	9b07      	ldr	r3, [sp, #28]
 80088a2:	3301      	adds	r3, #1
 80088a4:	9307      	str	r3, [sp, #28]
 80088a6:	e774      	b.n	8008792 <_dtoa_r+0x9b2>
 80088a8:	f000 f9c2 	bl	8008c30 <__multadd>
 80088ac:	4629      	mov	r1, r5
 80088ae:	4607      	mov	r7, r0
 80088b0:	2300      	movs	r3, #0
 80088b2:	220a      	movs	r2, #10
 80088b4:	4658      	mov	r0, fp
 80088b6:	f000 f9bb 	bl	8008c30 <__multadd>
 80088ba:	4605      	mov	r5, r0
 80088bc:	e7f0      	b.n	80088a0 <_dtoa_r+0xac0>
 80088be:	9b08      	ldr	r3, [sp, #32]
 80088c0:	2700      	movs	r7, #0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	bfcc      	ite	gt
 80088c6:	461e      	movgt	r6, r3
 80088c8:	2601      	movle	r6, #1
 80088ca:	4456      	add	r6, sl
 80088cc:	4649      	mov	r1, r9
 80088ce:	2201      	movs	r2, #1
 80088d0:	4658      	mov	r0, fp
 80088d2:	f000 fba1 	bl	8009018 <__lshift>
 80088d6:	4621      	mov	r1, r4
 80088d8:	4681      	mov	r9, r0
 80088da:	f000 fc09 	bl	80090f0 <__mcmp>
 80088de:	2800      	cmp	r0, #0
 80088e0:	dcb0      	bgt.n	8008844 <_dtoa_r+0xa64>
 80088e2:	d102      	bne.n	80088ea <_dtoa_r+0xb0a>
 80088e4:	f018 0f01 	tst.w	r8, #1
 80088e8:	d1ac      	bne.n	8008844 <_dtoa_r+0xa64>
 80088ea:	4633      	mov	r3, r6
 80088ec:	461e      	mov	r6, r3
 80088ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088f2:	2a30      	cmp	r2, #48	@ 0x30
 80088f4:	d0fa      	beq.n	80088ec <_dtoa_r+0xb0c>
 80088f6:	e5be      	b.n	8008476 <_dtoa_r+0x696>
 80088f8:	459a      	cmp	sl, r3
 80088fa:	d1a4      	bne.n	8008846 <_dtoa_r+0xa66>
 80088fc:	9b04      	ldr	r3, [sp, #16]
 80088fe:	3301      	adds	r3, #1
 8008900:	9304      	str	r3, [sp, #16]
 8008902:	2331      	movs	r3, #49	@ 0x31
 8008904:	f88a 3000 	strb.w	r3, [sl]
 8008908:	e5b5      	b.n	8008476 <_dtoa_r+0x696>
 800890a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800890c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800896c <_dtoa_r+0xb8c>
 8008910:	b11b      	cbz	r3, 800891a <_dtoa_r+0xb3a>
 8008912:	f10a 0308 	add.w	r3, sl, #8
 8008916:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	4650      	mov	r0, sl
 800891c:	b017      	add	sp, #92	@ 0x5c
 800891e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008922:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008924:	2b01      	cmp	r3, #1
 8008926:	f77f ae3d 	ble.w	80085a4 <_dtoa_r+0x7c4>
 800892a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800892c:	930a      	str	r3, [sp, #40]	@ 0x28
 800892e:	2001      	movs	r0, #1
 8008930:	e65b      	b.n	80085ea <_dtoa_r+0x80a>
 8008932:	9b08      	ldr	r3, [sp, #32]
 8008934:	2b00      	cmp	r3, #0
 8008936:	f77f aed6 	ble.w	80086e6 <_dtoa_r+0x906>
 800893a:	4656      	mov	r6, sl
 800893c:	4621      	mov	r1, r4
 800893e:	4648      	mov	r0, r9
 8008940:	f7ff f9c4 	bl	8007ccc <quorem>
 8008944:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008948:	9b08      	ldr	r3, [sp, #32]
 800894a:	f806 8b01 	strb.w	r8, [r6], #1
 800894e:	eba6 020a 	sub.w	r2, r6, sl
 8008952:	4293      	cmp	r3, r2
 8008954:	ddb3      	ble.n	80088be <_dtoa_r+0xade>
 8008956:	4649      	mov	r1, r9
 8008958:	2300      	movs	r3, #0
 800895a:	220a      	movs	r2, #10
 800895c:	4658      	mov	r0, fp
 800895e:	f000 f967 	bl	8008c30 <__multadd>
 8008962:	4681      	mov	r9, r0
 8008964:	e7ea      	b.n	800893c <_dtoa_r+0xb5c>
 8008966:	bf00      	nop
 8008968:	0800c28b 	.word	0x0800c28b
 800896c:	0800c20f 	.word	0x0800c20f

08008970 <_free_r>:
 8008970:	b538      	push	{r3, r4, r5, lr}
 8008972:	4605      	mov	r5, r0
 8008974:	2900      	cmp	r1, #0
 8008976:	d040      	beq.n	80089fa <_free_r+0x8a>
 8008978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800897c:	1f0c      	subs	r4, r1, #4
 800897e:	2b00      	cmp	r3, #0
 8008980:	bfb8      	it	lt
 8008982:	18e4      	addlt	r4, r4, r3
 8008984:	f000 f8e6 	bl	8008b54 <__malloc_lock>
 8008988:	4a1c      	ldr	r2, [pc, #112]	@ (80089fc <_free_r+0x8c>)
 800898a:	6813      	ldr	r3, [r2, #0]
 800898c:	b933      	cbnz	r3, 800899c <_free_r+0x2c>
 800898e:	6063      	str	r3, [r4, #4]
 8008990:	6014      	str	r4, [r2, #0]
 8008992:	4628      	mov	r0, r5
 8008994:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008998:	f000 b8e2 	b.w	8008b60 <__malloc_unlock>
 800899c:	42a3      	cmp	r3, r4
 800899e:	d908      	bls.n	80089b2 <_free_r+0x42>
 80089a0:	6820      	ldr	r0, [r4, #0]
 80089a2:	1821      	adds	r1, r4, r0
 80089a4:	428b      	cmp	r3, r1
 80089a6:	bf01      	itttt	eq
 80089a8:	6819      	ldreq	r1, [r3, #0]
 80089aa:	685b      	ldreq	r3, [r3, #4]
 80089ac:	1809      	addeq	r1, r1, r0
 80089ae:	6021      	streq	r1, [r4, #0]
 80089b0:	e7ed      	b.n	800898e <_free_r+0x1e>
 80089b2:	461a      	mov	r2, r3
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	b10b      	cbz	r3, 80089bc <_free_r+0x4c>
 80089b8:	42a3      	cmp	r3, r4
 80089ba:	d9fa      	bls.n	80089b2 <_free_r+0x42>
 80089bc:	6811      	ldr	r1, [r2, #0]
 80089be:	1850      	adds	r0, r2, r1
 80089c0:	42a0      	cmp	r0, r4
 80089c2:	d10b      	bne.n	80089dc <_free_r+0x6c>
 80089c4:	6820      	ldr	r0, [r4, #0]
 80089c6:	4401      	add	r1, r0
 80089c8:	1850      	adds	r0, r2, r1
 80089ca:	4283      	cmp	r3, r0
 80089cc:	6011      	str	r1, [r2, #0]
 80089ce:	d1e0      	bne.n	8008992 <_free_r+0x22>
 80089d0:	6818      	ldr	r0, [r3, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	4408      	add	r0, r1
 80089d6:	6010      	str	r0, [r2, #0]
 80089d8:	6053      	str	r3, [r2, #4]
 80089da:	e7da      	b.n	8008992 <_free_r+0x22>
 80089dc:	d902      	bls.n	80089e4 <_free_r+0x74>
 80089de:	230c      	movs	r3, #12
 80089e0:	602b      	str	r3, [r5, #0]
 80089e2:	e7d6      	b.n	8008992 <_free_r+0x22>
 80089e4:	6820      	ldr	r0, [r4, #0]
 80089e6:	1821      	adds	r1, r4, r0
 80089e8:	428b      	cmp	r3, r1
 80089ea:	bf01      	itttt	eq
 80089ec:	6819      	ldreq	r1, [r3, #0]
 80089ee:	685b      	ldreq	r3, [r3, #4]
 80089f0:	1809      	addeq	r1, r1, r0
 80089f2:	6021      	streq	r1, [r4, #0]
 80089f4:	6063      	str	r3, [r4, #4]
 80089f6:	6054      	str	r4, [r2, #4]
 80089f8:	e7cb      	b.n	8008992 <_free_r+0x22>
 80089fa:	bd38      	pop	{r3, r4, r5, pc}
 80089fc:	20000920 	.word	0x20000920

08008a00 <malloc>:
 8008a00:	4b02      	ldr	r3, [pc, #8]	@ (8008a0c <malloc+0xc>)
 8008a02:	4601      	mov	r1, r0
 8008a04:	6818      	ldr	r0, [r3, #0]
 8008a06:	f000 b825 	b.w	8008a54 <_malloc_r>
 8008a0a:	bf00      	nop
 8008a0c:	20000018 	.word	0x20000018

08008a10 <sbrk_aligned>:
 8008a10:	b570      	push	{r4, r5, r6, lr}
 8008a12:	4e0f      	ldr	r6, [pc, #60]	@ (8008a50 <sbrk_aligned+0x40>)
 8008a14:	460c      	mov	r4, r1
 8008a16:	6831      	ldr	r1, [r6, #0]
 8008a18:	4605      	mov	r5, r0
 8008a1a:	b911      	cbnz	r1, 8008a22 <sbrk_aligned+0x12>
 8008a1c:	f001 fdf6 	bl	800a60c <_sbrk_r>
 8008a20:	6030      	str	r0, [r6, #0]
 8008a22:	4621      	mov	r1, r4
 8008a24:	4628      	mov	r0, r5
 8008a26:	f001 fdf1 	bl	800a60c <_sbrk_r>
 8008a2a:	1c43      	adds	r3, r0, #1
 8008a2c:	d103      	bne.n	8008a36 <sbrk_aligned+0x26>
 8008a2e:	f04f 34ff 	mov.w	r4, #4294967295
 8008a32:	4620      	mov	r0, r4
 8008a34:	bd70      	pop	{r4, r5, r6, pc}
 8008a36:	1cc4      	adds	r4, r0, #3
 8008a38:	f024 0403 	bic.w	r4, r4, #3
 8008a3c:	42a0      	cmp	r0, r4
 8008a3e:	d0f8      	beq.n	8008a32 <sbrk_aligned+0x22>
 8008a40:	1a21      	subs	r1, r4, r0
 8008a42:	4628      	mov	r0, r5
 8008a44:	f001 fde2 	bl	800a60c <_sbrk_r>
 8008a48:	3001      	adds	r0, #1
 8008a4a:	d1f2      	bne.n	8008a32 <sbrk_aligned+0x22>
 8008a4c:	e7ef      	b.n	8008a2e <sbrk_aligned+0x1e>
 8008a4e:	bf00      	nop
 8008a50:	2000091c 	.word	0x2000091c

08008a54 <_malloc_r>:
 8008a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a58:	1ccd      	adds	r5, r1, #3
 8008a5a:	f025 0503 	bic.w	r5, r5, #3
 8008a5e:	3508      	adds	r5, #8
 8008a60:	2d0c      	cmp	r5, #12
 8008a62:	bf38      	it	cc
 8008a64:	250c      	movcc	r5, #12
 8008a66:	2d00      	cmp	r5, #0
 8008a68:	4606      	mov	r6, r0
 8008a6a:	db01      	blt.n	8008a70 <_malloc_r+0x1c>
 8008a6c:	42a9      	cmp	r1, r5
 8008a6e:	d904      	bls.n	8008a7a <_malloc_r+0x26>
 8008a70:	230c      	movs	r3, #12
 8008a72:	6033      	str	r3, [r6, #0]
 8008a74:	2000      	movs	r0, #0
 8008a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b50 <_malloc_r+0xfc>
 8008a7e:	f000 f869 	bl	8008b54 <__malloc_lock>
 8008a82:	f8d8 3000 	ldr.w	r3, [r8]
 8008a86:	461c      	mov	r4, r3
 8008a88:	bb44      	cbnz	r4, 8008adc <_malloc_r+0x88>
 8008a8a:	4629      	mov	r1, r5
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f7ff ffbf 	bl	8008a10 <sbrk_aligned>
 8008a92:	1c43      	adds	r3, r0, #1
 8008a94:	4604      	mov	r4, r0
 8008a96:	d158      	bne.n	8008b4a <_malloc_r+0xf6>
 8008a98:	f8d8 4000 	ldr.w	r4, [r8]
 8008a9c:	4627      	mov	r7, r4
 8008a9e:	2f00      	cmp	r7, #0
 8008aa0:	d143      	bne.n	8008b2a <_malloc_r+0xd6>
 8008aa2:	2c00      	cmp	r4, #0
 8008aa4:	d04b      	beq.n	8008b3e <_malloc_r+0xea>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	4639      	mov	r1, r7
 8008aaa:	4630      	mov	r0, r6
 8008aac:	eb04 0903 	add.w	r9, r4, r3
 8008ab0:	f001 fdac 	bl	800a60c <_sbrk_r>
 8008ab4:	4581      	cmp	r9, r0
 8008ab6:	d142      	bne.n	8008b3e <_malloc_r+0xea>
 8008ab8:	6821      	ldr	r1, [r4, #0]
 8008aba:	4630      	mov	r0, r6
 8008abc:	1a6d      	subs	r5, r5, r1
 8008abe:	4629      	mov	r1, r5
 8008ac0:	f7ff ffa6 	bl	8008a10 <sbrk_aligned>
 8008ac4:	3001      	adds	r0, #1
 8008ac6:	d03a      	beq.n	8008b3e <_malloc_r+0xea>
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	442b      	add	r3, r5
 8008acc:	6023      	str	r3, [r4, #0]
 8008ace:	f8d8 3000 	ldr.w	r3, [r8]
 8008ad2:	685a      	ldr	r2, [r3, #4]
 8008ad4:	bb62      	cbnz	r2, 8008b30 <_malloc_r+0xdc>
 8008ad6:	f8c8 7000 	str.w	r7, [r8]
 8008ada:	e00f      	b.n	8008afc <_malloc_r+0xa8>
 8008adc:	6822      	ldr	r2, [r4, #0]
 8008ade:	1b52      	subs	r2, r2, r5
 8008ae0:	d420      	bmi.n	8008b24 <_malloc_r+0xd0>
 8008ae2:	2a0b      	cmp	r2, #11
 8008ae4:	d917      	bls.n	8008b16 <_malloc_r+0xc2>
 8008ae6:	1961      	adds	r1, r4, r5
 8008ae8:	42a3      	cmp	r3, r4
 8008aea:	6025      	str	r5, [r4, #0]
 8008aec:	bf18      	it	ne
 8008aee:	6059      	strne	r1, [r3, #4]
 8008af0:	6863      	ldr	r3, [r4, #4]
 8008af2:	bf08      	it	eq
 8008af4:	f8c8 1000 	streq.w	r1, [r8]
 8008af8:	5162      	str	r2, [r4, r5]
 8008afa:	604b      	str	r3, [r1, #4]
 8008afc:	4630      	mov	r0, r6
 8008afe:	f000 f82f 	bl	8008b60 <__malloc_unlock>
 8008b02:	f104 000b 	add.w	r0, r4, #11
 8008b06:	1d23      	adds	r3, r4, #4
 8008b08:	f020 0007 	bic.w	r0, r0, #7
 8008b0c:	1ac2      	subs	r2, r0, r3
 8008b0e:	bf1c      	itt	ne
 8008b10:	1a1b      	subne	r3, r3, r0
 8008b12:	50a3      	strne	r3, [r4, r2]
 8008b14:	e7af      	b.n	8008a76 <_malloc_r+0x22>
 8008b16:	6862      	ldr	r2, [r4, #4]
 8008b18:	42a3      	cmp	r3, r4
 8008b1a:	bf0c      	ite	eq
 8008b1c:	f8c8 2000 	streq.w	r2, [r8]
 8008b20:	605a      	strne	r2, [r3, #4]
 8008b22:	e7eb      	b.n	8008afc <_malloc_r+0xa8>
 8008b24:	4623      	mov	r3, r4
 8008b26:	6864      	ldr	r4, [r4, #4]
 8008b28:	e7ae      	b.n	8008a88 <_malloc_r+0x34>
 8008b2a:	463c      	mov	r4, r7
 8008b2c:	687f      	ldr	r7, [r7, #4]
 8008b2e:	e7b6      	b.n	8008a9e <_malloc_r+0x4a>
 8008b30:	461a      	mov	r2, r3
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	42a3      	cmp	r3, r4
 8008b36:	d1fb      	bne.n	8008b30 <_malloc_r+0xdc>
 8008b38:	2300      	movs	r3, #0
 8008b3a:	6053      	str	r3, [r2, #4]
 8008b3c:	e7de      	b.n	8008afc <_malloc_r+0xa8>
 8008b3e:	230c      	movs	r3, #12
 8008b40:	4630      	mov	r0, r6
 8008b42:	6033      	str	r3, [r6, #0]
 8008b44:	f000 f80c 	bl	8008b60 <__malloc_unlock>
 8008b48:	e794      	b.n	8008a74 <_malloc_r+0x20>
 8008b4a:	6005      	str	r5, [r0, #0]
 8008b4c:	e7d6      	b.n	8008afc <_malloc_r+0xa8>
 8008b4e:	bf00      	nop
 8008b50:	20000920 	.word	0x20000920

08008b54 <__malloc_lock>:
 8008b54:	4801      	ldr	r0, [pc, #4]	@ (8008b5c <__malloc_lock+0x8>)
 8008b56:	f7ff b8a4 	b.w	8007ca2 <__retarget_lock_acquire_recursive>
 8008b5a:	bf00      	nop
 8008b5c:	20000918 	.word	0x20000918

08008b60 <__malloc_unlock>:
 8008b60:	4801      	ldr	r0, [pc, #4]	@ (8008b68 <__malloc_unlock+0x8>)
 8008b62:	f7ff b89f 	b.w	8007ca4 <__retarget_lock_release_recursive>
 8008b66:	bf00      	nop
 8008b68:	20000918 	.word	0x20000918

08008b6c <_Balloc>:
 8008b6c:	b570      	push	{r4, r5, r6, lr}
 8008b6e:	69c6      	ldr	r6, [r0, #28]
 8008b70:	4604      	mov	r4, r0
 8008b72:	460d      	mov	r5, r1
 8008b74:	b976      	cbnz	r6, 8008b94 <_Balloc+0x28>
 8008b76:	2010      	movs	r0, #16
 8008b78:	f7ff ff42 	bl	8008a00 <malloc>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	61e0      	str	r0, [r4, #28]
 8008b80:	b920      	cbnz	r0, 8008b8c <_Balloc+0x20>
 8008b82:	216b      	movs	r1, #107	@ 0x6b
 8008b84:	4b17      	ldr	r3, [pc, #92]	@ (8008be4 <_Balloc+0x78>)
 8008b86:	4818      	ldr	r0, [pc, #96]	@ (8008be8 <_Balloc+0x7c>)
 8008b88:	f001 fd64 	bl	800a654 <__assert_func>
 8008b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b90:	6006      	str	r6, [r0, #0]
 8008b92:	60c6      	str	r6, [r0, #12]
 8008b94:	69e6      	ldr	r6, [r4, #28]
 8008b96:	68f3      	ldr	r3, [r6, #12]
 8008b98:	b183      	cbz	r3, 8008bbc <_Balloc+0x50>
 8008b9a:	69e3      	ldr	r3, [r4, #28]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ba2:	b9b8      	cbnz	r0, 8008bd4 <_Balloc+0x68>
 8008ba4:	2101      	movs	r1, #1
 8008ba6:	fa01 f605 	lsl.w	r6, r1, r5
 8008baa:	1d72      	adds	r2, r6, #5
 8008bac:	4620      	mov	r0, r4
 8008bae:	0092      	lsls	r2, r2, #2
 8008bb0:	f001 fd6e 	bl	800a690 <_calloc_r>
 8008bb4:	b160      	cbz	r0, 8008bd0 <_Balloc+0x64>
 8008bb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bba:	e00e      	b.n	8008bda <_Balloc+0x6e>
 8008bbc:	2221      	movs	r2, #33	@ 0x21
 8008bbe:	2104      	movs	r1, #4
 8008bc0:	4620      	mov	r0, r4
 8008bc2:	f001 fd65 	bl	800a690 <_calloc_r>
 8008bc6:	69e3      	ldr	r3, [r4, #28]
 8008bc8:	60f0      	str	r0, [r6, #12]
 8008bca:	68db      	ldr	r3, [r3, #12]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1e4      	bne.n	8008b9a <_Balloc+0x2e>
 8008bd0:	2000      	movs	r0, #0
 8008bd2:	bd70      	pop	{r4, r5, r6, pc}
 8008bd4:	6802      	ldr	r2, [r0, #0]
 8008bd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008bda:	2300      	movs	r3, #0
 8008bdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008be0:	e7f7      	b.n	8008bd2 <_Balloc+0x66>
 8008be2:	bf00      	nop
 8008be4:	0800c21c 	.word	0x0800c21c
 8008be8:	0800c29c 	.word	0x0800c29c

08008bec <_Bfree>:
 8008bec:	b570      	push	{r4, r5, r6, lr}
 8008bee:	69c6      	ldr	r6, [r0, #28]
 8008bf0:	4605      	mov	r5, r0
 8008bf2:	460c      	mov	r4, r1
 8008bf4:	b976      	cbnz	r6, 8008c14 <_Bfree+0x28>
 8008bf6:	2010      	movs	r0, #16
 8008bf8:	f7ff ff02 	bl	8008a00 <malloc>
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	61e8      	str	r0, [r5, #28]
 8008c00:	b920      	cbnz	r0, 8008c0c <_Bfree+0x20>
 8008c02:	218f      	movs	r1, #143	@ 0x8f
 8008c04:	4b08      	ldr	r3, [pc, #32]	@ (8008c28 <_Bfree+0x3c>)
 8008c06:	4809      	ldr	r0, [pc, #36]	@ (8008c2c <_Bfree+0x40>)
 8008c08:	f001 fd24 	bl	800a654 <__assert_func>
 8008c0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c10:	6006      	str	r6, [r0, #0]
 8008c12:	60c6      	str	r6, [r0, #12]
 8008c14:	b13c      	cbz	r4, 8008c26 <_Bfree+0x3a>
 8008c16:	69eb      	ldr	r3, [r5, #28]
 8008c18:	6862      	ldr	r2, [r4, #4]
 8008c1a:	68db      	ldr	r3, [r3, #12]
 8008c1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c20:	6021      	str	r1, [r4, #0]
 8008c22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c26:	bd70      	pop	{r4, r5, r6, pc}
 8008c28:	0800c21c 	.word	0x0800c21c
 8008c2c:	0800c29c 	.word	0x0800c29c

08008c30 <__multadd>:
 8008c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c34:	4607      	mov	r7, r0
 8008c36:	460c      	mov	r4, r1
 8008c38:	461e      	mov	r6, r3
 8008c3a:	2000      	movs	r0, #0
 8008c3c:	690d      	ldr	r5, [r1, #16]
 8008c3e:	f101 0c14 	add.w	ip, r1, #20
 8008c42:	f8dc 3000 	ldr.w	r3, [ip]
 8008c46:	3001      	adds	r0, #1
 8008c48:	b299      	uxth	r1, r3
 8008c4a:	fb02 6101 	mla	r1, r2, r1, r6
 8008c4e:	0c1e      	lsrs	r6, r3, #16
 8008c50:	0c0b      	lsrs	r3, r1, #16
 8008c52:	fb02 3306 	mla	r3, r2, r6, r3
 8008c56:	b289      	uxth	r1, r1
 8008c58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c5c:	4285      	cmp	r5, r0
 8008c5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c62:	f84c 1b04 	str.w	r1, [ip], #4
 8008c66:	dcec      	bgt.n	8008c42 <__multadd+0x12>
 8008c68:	b30e      	cbz	r6, 8008cae <__multadd+0x7e>
 8008c6a:	68a3      	ldr	r3, [r4, #8]
 8008c6c:	42ab      	cmp	r3, r5
 8008c6e:	dc19      	bgt.n	8008ca4 <__multadd+0x74>
 8008c70:	6861      	ldr	r1, [r4, #4]
 8008c72:	4638      	mov	r0, r7
 8008c74:	3101      	adds	r1, #1
 8008c76:	f7ff ff79 	bl	8008b6c <_Balloc>
 8008c7a:	4680      	mov	r8, r0
 8008c7c:	b928      	cbnz	r0, 8008c8a <__multadd+0x5a>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	21ba      	movs	r1, #186	@ 0xba
 8008c82:	4b0c      	ldr	r3, [pc, #48]	@ (8008cb4 <__multadd+0x84>)
 8008c84:	480c      	ldr	r0, [pc, #48]	@ (8008cb8 <__multadd+0x88>)
 8008c86:	f001 fce5 	bl	800a654 <__assert_func>
 8008c8a:	6922      	ldr	r2, [r4, #16]
 8008c8c:	f104 010c 	add.w	r1, r4, #12
 8008c90:	3202      	adds	r2, #2
 8008c92:	0092      	lsls	r2, r2, #2
 8008c94:	300c      	adds	r0, #12
 8008c96:	f001 fcc9 	bl	800a62c <memcpy>
 8008c9a:	4621      	mov	r1, r4
 8008c9c:	4638      	mov	r0, r7
 8008c9e:	f7ff ffa5 	bl	8008bec <_Bfree>
 8008ca2:	4644      	mov	r4, r8
 8008ca4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ca8:	3501      	adds	r5, #1
 8008caa:	615e      	str	r6, [r3, #20]
 8008cac:	6125      	str	r5, [r4, #16]
 8008cae:	4620      	mov	r0, r4
 8008cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cb4:	0800c28b 	.word	0x0800c28b
 8008cb8:	0800c29c 	.word	0x0800c29c

08008cbc <__s2b>:
 8008cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cc0:	4615      	mov	r5, r2
 8008cc2:	2209      	movs	r2, #9
 8008cc4:	461f      	mov	r7, r3
 8008cc6:	3308      	adds	r3, #8
 8008cc8:	460c      	mov	r4, r1
 8008cca:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cce:	4606      	mov	r6, r0
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	2100      	movs	r1, #0
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	db09      	blt.n	8008cec <__s2b+0x30>
 8008cd8:	4630      	mov	r0, r6
 8008cda:	f7ff ff47 	bl	8008b6c <_Balloc>
 8008cde:	b940      	cbnz	r0, 8008cf2 <__s2b+0x36>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	21d3      	movs	r1, #211	@ 0xd3
 8008ce4:	4b18      	ldr	r3, [pc, #96]	@ (8008d48 <__s2b+0x8c>)
 8008ce6:	4819      	ldr	r0, [pc, #100]	@ (8008d4c <__s2b+0x90>)
 8008ce8:	f001 fcb4 	bl	800a654 <__assert_func>
 8008cec:	0052      	lsls	r2, r2, #1
 8008cee:	3101      	adds	r1, #1
 8008cf0:	e7f0      	b.n	8008cd4 <__s2b+0x18>
 8008cf2:	9b08      	ldr	r3, [sp, #32]
 8008cf4:	2d09      	cmp	r5, #9
 8008cf6:	6143      	str	r3, [r0, #20]
 8008cf8:	f04f 0301 	mov.w	r3, #1
 8008cfc:	6103      	str	r3, [r0, #16]
 8008cfe:	dd16      	ble.n	8008d2e <__s2b+0x72>
 8008d00:	f104 0909 	add.w	r9, r4, #9
 8008d04:	46c8      	mov	r8, r9
 8008d06:	442c      	add	r4, r5
 8008d08:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d0c:	4601      	mov	r1, r0
 8008d0e:	220a      	movs	r2, #10
 8008d10:	4630      	mov	r0, r6
 8008d12:	3b30      	subs	r3, #48	@ 0x30
 8008d14:	f7ff ff8c 	bl	8008c30 <__multadd>
 8008d18:	45a0      	cmp	r8, r4
 8008d1a:	d1f5      	bne.n	8008d08 <__s2b+0x4c>
 8008d1c:	f1a5 0408 	sub.w	r4, r5, #8
 8008d20:	444c      	add	r4, r9
 8008d22:	1b2d      	subs	r5, r5, r4
 8008d24:	1963      	adds	r3, r4, r5
 8008d26:	42bb      	cmp	r3, r7
 8008d28:	db04      	blt.n	8008d34 <__s2b+0x78>
 8008d2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d2e:	2509      	movs	r5, #9
 8008d30:	340a      	adds	r4, #10
 8008d32:	e7f6      	b.n	8008d22 <__s2b+0x66>
 8008d34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d38:	4601      	mov	r1, r0
 8008d3a:	220a      	movs	r2, #10
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	3b30      	subs	r3, #48	@ 0x30
 8008d40:	f7ff ff76 	bl	8008c30 <__multadd>
 8008d44:	e7ee      	b.n	8008d24 <__s2b+0x68>
 8008d46:	bf00      	nop
 8008d48:	0800c28b 	.word	0x0800c28b
 8008d4c:	0800c29c 	.word	0x0800c29c

08008d50 <__hi0bits>:
 8008d50:	4603      	mov	r3, r0
 8008d52:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d56:	bf3a      	itte	cc
 8008d58:	0403      	lslcc	r3, r0, #16
 8008d5a:	2010      	movcc	r0, #16
 8008d5c:	2000      	movcs	r0, #0
 8008d5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d62:	bf3c      	itt	cc
 8008d64:	021b      	lslcc	r3, r3, #8
 8008d66:	3008      	addcc	r0, #8
 8008d68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d6c:	bf3c      	itt	cc
 8008d6e:	011b      	lslcc	r3, r3, #4
 8008d70:	3004      	addcc	r0, #4
 8008d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d76:	bf3c      	itt	cc
 8008d78:	009b      	lslcc	r3, r3, #2
 8008d7a:	3002      	addcc	r0, #2
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	db05      	blt.n	8008d8c <__hi0bits+0x3c>
 8008d80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d84:	f100 0001 	add.w	r0, r0, #1
 8008d88:	bf08      	it	eq
 8008d8a:	2020      	moveq	r0, #32
 8008d8c:	4770      	bx	lr

08008d8e <__lo0bits>:
 8008d8e:	6803      	ldr	r3, [r0, #0]
 8008d90:	4602      	mov	r2, r0
 8008d92:	f013 0007 	ands.w	r0, r3, #7
 8008d96:	d00b      	beq.n	8008db0 <__lo0bits+0x22>
 8008d98:	07d9      	lsls	r1, r3, #31
 8008d9a:	d421      	bmi.n	8008de0 <__lo0bits+0x52>
 8008d9c:	0798      	lsls	r0, r3, #30
 8008d9e:	bf49      	itett	mi
 8008da0:	085b      	lsrmi	r3, r3, #1
 8008da2:	089b      	lsrpl	r3, r3, #2
 8008da4:	2001      	movmi	r0, #1
 8008da6:	6013      	strmi	r3, [r2, #0]
 8008da8:	bf5c      	itt	pl
 8008daa:	2002      	movpl	r0, #2
 8008dac:	6013      	strpl	r3, [r2, #0]
 8008dae:	4770      	bx	lr
 8008db0:	b299      	uxth	r1, r3
 8008db2:	b909      	cbnz	r1, 8008db8 <__lo0bits+0x2a>
 8008db4:	2010      	movs	r0, #16
 8008db6:	0c1b      	lsrs	r3, r3, #16
 8008db8:	b2d9      	uxtb	r1, r3
 8008dba:	b909      	cbnz	r1, 8008dc0 <__lo0bits+0x32>
 8008dbc:	3008      	adds	r0, #8
 8008dbe:	0a1b      	lsrs	r3, r3, #8
 8008dc0:	0719      	lsls	r1, r3, #28
 8008dc2:	bf04      	itt	eq
 8008dc4:	091b      	lsreq	r3, r3, #4
 8008dc6:	3004      	addeq	r0, #4
 8008dc8:	0799      	lsls	r1, r3, #30
 8008dca:	bf04      	itt	eq
 8008dcc:	089b      	lsreq	r3, r3, #2
 8008dce:	3002      	addeq	r0, #2
 8008dd0:	07d9      	lsls	r1, r3, #31
 8008dd2:	d403      	bmi.n	8008ddc <__lo0bits+0x4e>
 8008dd4:	085b      	lsrs	r3, r3, #1
 8008dd6:	f100 0001 	add.w	r0, r0, #1
 8008dda:	d003      	beq.n	8008de4 <__lo0bits+0x56>
 8008ddc:	6013      	str	r3, [r2, #0]
 8008dde:	4770      	bx	lr
 8008de0:	2000      	movs	r0, #0
 8008de2:	4770      	bx	lr
 8008de4:	2020      	movs	r0, #32
 8008de6:	4770      	bx	lr

08008de8 <__i2b>:
 8008de8:	b510      	push	{r4, lr}
 8008dea:	460c      	mov	r4, r1
 8008dec:	2101      	movs	r1, #1
 8008dee:	f7ff febd 	bl	8008b6c <_Balloc>
 8008df2:	4602      	mov	r2, r0
 8008df4:	b928      	cbnz	r0, 8008e02 <__i2b+0x1a>
 8008df6:	f240 1145 	movw	r1, #325	@ 0x145
 8008dfa:	4b04      	ldr	r3, [pc, #16]	@ (8008e0c <__i2b+0x24>)
 8008dfc:	4804      	ldr	r0, [pc, #16]	@ (8008e10 <__i2b+0x28>)
 8008dfe:	f001 fc29 	bl	800a654 <__assert_func>
 8008e02:	2301      	movs	r3, #1
 8008e04:	6144      	str	r4, [r0, #20]
 8008e06:	6103      	str	r3, [r0, #16]
 8008e08:	bd10      	pop	{r4, pc}
 8008e0a:	bf00      	nop
 8008e0c:	0800c28b 	.word	0x0800c28b
 8008e10:	0800c29c 	.word	0x0800c29c

08008e14 <__multiply>:
 8008e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e18:	4614      	mov	r4, r2
 8008e1a:	690a      	ldr	r2, [r1, #16]
 8008e1c:	6923      	ldr	r3, [r4, #16]
 8008e1e:	460f      	mov	r7, r1
 8008e20:	429a      	cmp	r2, r3
 8008e22:	bfa2      	ittt	ge
 8008e24:	4623      	movge	r3, r4
 8008e26:	460c      	movge	r4, r1
 8008e28:	461f      	movge	r7, r3
 8008e2a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008e2e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008e32:	68a3      	ldr	r3, [r4, #8]
 8008e34:	6861      	ldr	r1, [r4, #4]
 8008e36:	eb0a 0609 	add.w	r6, sl, r9
 8008e3a:	42b3      	cmp	r3, r6
 8008e3c:	b085      	sub	sp, #20
 8008e3e:	bfb8      	it	lt
 8008e40:	3101      	addlt	r1, #1
 8008e42:	f7ff fe93 	bl	8008b6c <_Balloc>
 8008e46:	b930      	cbnz	r0, 8008e56 <__multiply+0x42>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e4e:	4b43      	ldr	r3, [pc, #268]	@ (8008f5c <__multiply+0x148>)
 8008e50:	4843      	ldr	r0, [pc, #268]	@ (8008f60 <__multiply+0x14c>)
 8008e52:	f001 fbff 	bl	800a654 <__assert_func>
 8008e56:	f100 0514 	add.w	r5, r0, #20
 8008e5a:	462b      	mov	r3, r5
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e62:	4543      	cmp	r3, r8
 8008e64:	d321      	bcc.n	8008eaa <__multiply+0x96>
 8008e66:	f107 0114 	add.w	r1, r7, #20
 8008e6a:	f104 0214 	add.w	r2, r4, #20
 8008e6e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e72:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e76:	9302      	str	r3, [sp, #8]
 8008e78:	1b13      	subs	r3, r2, r4
 8008e7a:	3b15      	subs	r3, #21
 8008e7c:	f023 0303 	bic.w	r3, r3, #3
 8008e80:	3304      	adds	r3, #4
 8008e82:	f104 0715 	add.w	r7, r4, #21
 8008e86:	42ba      	cmp	r2, r7
 8008e88:	bf38      	it	cc
 8008e8a:	2304      	movcc	r3, #4
 8008e8c:	9301      	str	r3, [sp, #4]
 8008e8e:	9b02      	ldr	r3, [sp, #8]
 8008e90:	9103      	str	r1, [sp, #12]
 8008e92:	428b      	cmp	r3, r1
 8008e94:	d80c      	bhi.n	8008eb0 <__multiply+0x9c>
 8008e96:	2e00      	cmp	r6, #0
 8008e98:	dd03      	ble.n	8008ea2 <__multiply+0x8e>
 8008e9a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d05a      	beq.n	8008f58 <__multiply+0x144>
 8008ea2:	6106      	str	r6, [r0, #16]
 8008ea4:	b005      	add	sp, #20
 8008ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eaa:	f843 2b04 	str.w	r2, [r3], #4
 8008eae:	e7d8      	b.n	8008e62 <__multiply+0x4e>
 8008eb0:	f8b1 a000 	ldrh.w	sl, [r1]
 8008eb4:	f1ba 0f00 	cmp.w	sl, #0
 8008eb8:	d023      	beq.n	8008f02 <__multiply+0xee>
 8008eba:	46a9      	mov	r9, r5
 8008ebc:	f04f 0c00 	mov.w	ip, #0
 8008ec0:	f104 0e14 	add.w	lr, r4, #20
 8008ec4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ec8:	f8d9 3000 	ldr.w	r3, [r9]
 8008ecc:	fa1f fb87 	uxth.w	fp, r7
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	fb0a 330b 	mla	r3, sl, fp, r3
 8008ed6:	4463      	add	r3, ip
 8008ed8:	f8d9 c000 	ldr.w	ip, [r9]
 8008edc:	0c3f      	lsrs	r7, r7, #16
 8008ede:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008ee2:	fb0a c707 	mla	r7, sl, r7, ip
 8008ee6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008ef0:	4572      	cmp	r2, lr
 8008ef2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008ef6:	f849 3b04 	str.w	r3, [r9], #4
 8008efa:	d8e3      	bhi.n	8008ec4 <__multiply+0xb0>
 8008efc:	9b01      	ldr	r3, [sp, #4]
 8008efe:	f845 c003 	str.w	ip, [r5, r3]
 8008f02:	9b03      	ldr	r3, [sp, #12]
 8008f04:	3104      	adds	r1, #4
 8008f06:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f0a:	f1b9 0f00 	cmp.w	r9, #0
 8008f0e:	d021      	beq.n	8008f54 <__multiply+0x140>
 8008f10:	46ae      	mov	lr, r5
 8008f12:	f04f 0a00 	mov.w	sl, #0
 8008f16:	682b      	ldr	r3, [r5, #0]
 8008f18:	f104 0c14 	add.w	ip, r4, #20
 8008f1c:	f8bc b000 	ldrh.w	fp, [ip]
 8008f20:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	fb09 770b 	mla	r7, r9, fp, r7
 8008f2a:	4457      	add	r7, sl
 8008f2c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f30:	f84e 3b04 	str.w	r3, [lr], #4
 8008f34:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f3c:	f8be 3000 	ldrh.w	r3, [lr]
 8008f40:	4562      	cmp	r2, ip
 8008f42:	fb09 330a 	mla	r3, r9, sl, r3
 8008f46:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008f4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f4e:	d8e5      	bhi.n	8008f1c <__multiply+0x108>
 8008f50:	9f01      	ldr	r7, [sp, #4]
 8008f52:	51eb      	str	r3, [r5, r7]
 8008f54:	3504      	adds	r5, #4
 8008f56:	e79a      	b.n	8008e8e <__multiply+0x7a>
 8008f58:	3e01      	subs	r6, #1
 8008f5a:	e79c      	b.n	8008e96 <__multiply+0x82>
 8008f5c:	0800c28b 	.word	0x0800c28b
 8008f60:	0800c29c 	.word	0x0800c29c

08008f64 <__pow5mult>:
 8008f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f68:	4615      	mov	r5, r2
 8008f6a:	f012 0203 	ands.w	r2, r2, #3
 8008f6e:	4607      	mov	r7, r0
 8008f70:	460e      	mov	r6, r1
 8008f72:	d007      	beq.n	8008f84 <__pow5mult+0x20>
 8008f74:	4c25      	ldr	r4, [pc, #148]	@ (800900c <__pow5mult+0xa8>)
 8008f76:	3a01      	subs	r2, #1
 8008f78:	2300      	movs	r3, #0
 8008f7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f7e:	f7ff fe57 	bl	8008c30 <__multadd>
 8008f82:	4606      	mov	r6, r0
 8008f84:	10ad      	asrs	r5, r5, #2
 8008f86:	d03d      	beq.n	8009004 <__pow5mult+0xa0>
 8008f88:	69fc      	ldr	r4, [r7, #28]
 8008f8a:	b97c      	cbnz	r4, 8008fac <__pow5mult+0x48>
 8008f8c:	2010      	movs	r0, #16
 8008f8e:	f7ff fd37 	bl	8008a00 <malloc>
 8008f92:	4602      	mov	r2, r0
 8008f94:	61f8      	str	r0, [r7, #28]
 8008f96:	b928      	cbnz	r0, 8008fa4 <__pow5mult+0x40>
 8008f98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8009010 <__pow5mult+0xac>)
 8008f9e:	481d      	ldr	r0, [pc, #116]	@ (8009014 <__pow5mult+0xb0>)
 8008fa0:	f001 fb58 	bl	800a654 <__assert_func>
 8008fa4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fa8:	6004      	str	r4, [r0, #0]
 8008faa:	60c4      	str	r4, [r0, #12]
 8008fac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fb4:	b94c      	cbnz	r4, 8008fca <__pow5mult+0x66>
 8008fb6:	f240 2171 	movw	r1, #625	@ 0x271
 8008fba:	4638      	mov	r0, r7
 8008fbc:	f7ff ff14 	bl	8008de8 <__i2b>
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fc8:	6003      	str	r3, [r0, #0]
 8008fca:	f04f 0900 	mov.w	r9, #0
 8008fce:	07eb      	lsls	r3, r5, #31
 8008fd0:	d50a      	bpl.n	8008fe8 <__pow5mult+0x84>
 8008fd2:	4631      	mov	r1, r6
 8008fd4:	4622      	mov	r2, r4
 8008fd6:	4638      	mov	r0, r7
 8008fd8:	f7ff ff1c 	bl	8008e14 <__multiply>
 8008fdc:	4680      	mov	r8, r0
 8008fde:	4631      	mov	r1, r6
 8008fe0:	4638      	mov	r0, r7
 8008fe2:	f7ff fe03 	bl	8008bec <_Bfree>
 8008fe6:	4646      	mov	r6, r8
 8008fe8:	106d      	asrs	r5, r5, #1
 8008fea:	d00b      	beq.n	8009004 <__pow5mult+0xa0>
 8008fec:	6820      	ldr	r0, [r4, #0]
 8008fee:	b938      	cbnz	r0, 8009000 <__pow5mult+0x9c>
 8008ff0:	4622      	mov	r2, r4
 8008ff2:	4621      	mov	r1, r4
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	f7ff ff0d 	bl	8008e14 <__multiply>
 8008ffa:	6020      	str	r0, [r4, #0]
 8008ffc:	f8c0 9000 	str.w	r9, [r0]
 8009000:	4604      	mov	r4, r0
 8009002:	e7e4      	b.n	8008fce <__pow5mult+0x6a>
 8009004:	4630      	mov	r0, r6
 8009006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800900a:	bf00      	nop
 800900c:	0800c2f8 	.word	0x0800c2f8
 8009010:	0800c21c 	.word	0x0800c21c
 8009014:	0800c29c 	.word	0x0800c29c

08009018 <__lshift>:
 8009018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800901c:	460c      	mov	r4, r1
 800901e:	4607      	mov	r7, r0
 8009020:	4691      	mov	r9, r2
 8009022:	6923      	ldr	r3, [r4, #16]
 8009024:	6849      	ldr	r1, [r1, #4]
 8009026:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800902a:	68a3      	ldr	r3, [r4, #8]
 800902c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009030:	f108 0601 	add.w	r6, r8, #1
 8009034:	42b3      	cmp	r3, r6
 8009036:	db0b      	blt.n	8009050 <__lshift+0x38>
 8009038:	4638      	mov	r0, r7
 800903a:	f7ff fd97 	bl	8008b6c <_Balloc>
 800903e:	4605      	mov	r5, r0
 8009040:	b948      	cbnz	r0, 8009056 <__lshift+0x3e>
 8009042:	4602      	mov	r2, r0
 8009044:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009048:	4b27      	ldr	r3, [pc, #156]	@ (80090e8 <__lshift+0xd0>)
 800904a:	4828      	ldr	r0, [pc, #160]	@ (80090ec <__lshift+0xd4>)
 800904c:	f001 fb02 	bl	800a654 <__assert_func>
 8009050:	3101      	adds	r1, #1
 8009052:	005b      	lsls	r3, r3, #1
 8009054:	e7ee      	b.n	8009034 <__lshift+0x1c>
 8009056:	2300      	movs	r3, #0
 8009058:	f100 0114 	add.w	r1, r0, #20
 800905c:	f100 0210 	add.w	r2, r0, #16
 8009060:	4618      	mov	r0, r3
 8009062:	4553      	cmp	r3, sl
 8009064:	db33      	blt.n	80090ce <__lshift+0xb6>
 8009066:	6920      	ldr	r0, [r4, #16]
 8009068:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800906c:	f104 0314 	add.w	r3, r4, #20
 8009070:	f019 091f 	ands.w	r9, r9, #31
 8009074:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009078:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800907c:	d02b      	beq.n	80090d6 <__lshift+0xbe>
 800907e:	468a      	mov	sl, r1
 8009080:	2200      	movs	r2, #0
 8009082:	f1c9 0e20 	rsb	lr, r9, #32
 8009086:	6818      	ldr	r0, [r3, #0]
 8009088:	fa00 f009 	lsl.w	r0, r0, r9
 800908c:	4310      	orrs	r0, r2
 800908e:	f84a 0b04 	str.w	r0, [sl], #4
 8009092:	f853 2b04 	ldr.w	r2, [r3], #4
 8009096:	459c      	cmp	ip, r3
 8009098:	fa22 f20e 	lsr.w	r2, r2, lr
 800909c:	d8f3      	bhi.n	8009086 <__lshift+0x6e>
 800909e:	ebac 0304 	sub.w	r3, ip, r4
 80090a2:	3b15      	subs	r3, #21
 80090a4:	f023 0303 	bic.w	r3, r3, #3
 80090a8:	3304      	adds	r3, #4
 80090aa:	f104 0015 	add.w	r0, r4, #21
 80090ae:	4584      	cmp	ip, r0
 80090b0:	bf38      	it	cc
 80090b2:	2304      	movcc	r3, #4
 80090b4:	50ca      	str	r2, [r1, r3]
 80090b6:	b10a      	cbz	r2, 80090bc <__lshift+0xa4>
 80090b8:	f108 0602 	add.w	r6, r8, #2
 80090bc:	3e01      	subs	r6, #1
 80090be:	4638      	mov	r0, r7
 80090c0:	4621      	mov	r1, r4
 80090c2:	612e      	str	r6, [r5, #16]
 80090c4:	f7ff fd92 	bl	8008bec <_Bfree>
 80090c8:	4628      	mov	r0, r5
 80090ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80090d2:	3301      	adds	r3, #1
 80090d4:	e7c5      	b.n	8009062 <__lshift+0x4a>
 80090d6:	3904      	subs	r1, #4
 80090d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80090dc:	459c      	cmp	ip, r3
 80090de:	f841 2f04 	str.w	r2, [r1, #4]!
 80090e2:	d8f9      	bhi.n	80090d8 <__lshift+0xc0>
 80090e4:	e7ea      	b.n	80090bc <__lshift+0xa4>
 80090e6:	bf00      	nop
 80090e8:	0800c28b 	.word	0x0800c28b
 80090ec:	0800c29c 	.word	0x0800c29c

080090f0 <__mcmp>:
 80090f0:	4603      	mov	r3, r0
 80090f2:	690a      	ldr	r2, [r1, #16]
 80090f4:	6900      	ldr	r0, [r0, #16]
 80090f6:	b530      	push	{r4, r5, lr}
 80090f8:	1a80      	subs	r0, r0, r2
 80090fa:	d10e      	bne.n	800911a <__mcmp+0x2a>
 80090fc:	3314      	adds	r3, #20
 80090fe:	3114      	adds	r1, #20
 8009100:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009104:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009108:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800910c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009110:	4295      	cmp	r5, r2
 8009112:	d003      	beq.n	800911c <__mcmp+0x2c>
 8009114:	d205      	bcs.n	8009122 <__mcmp+0x32>
 8009116:	f04f 30ff 	mov.w	r0, #4294967295
 800911a:	bd30      	pop	{r4, r5, pc}
 800911c:	42a3      	cmp	r3, r4
 800911e:	d3f3      	bcc.n	8009108 <__mcmp+0x18>
 8009120:	e7fb      	b.n	800911a <__mcmp+0x2a>
 8009122:	2001      	movs	r0, #1
 8009124:	e7f9      	b.n	800911a <__mcmp+0x2a>
	...

08009128 <__mdiff>:
 8009128:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800912c:	4689      	mov	r9, r1
 800912e:	4606      	mov	r6, r0
 8009130:	4611      	mov	r1, r2
 8009132:	4648      	mov	r0, r9
 8009134:	4614      	mov	r4, r2
 8009136:	f7ff ffdb 	bl	80090f0 <__mcmp>
 800913a:	1e05      	subs	r5, r0, #0
 800913c:	d112      	bne.n	8009164 <__mdiff+0x3c>
 800913e:	4629      	mov	r1, r5
 8009140:	4630      	mov	r0, r6
 8009142:	f7ff fd13 	bl	8008b6c <_Balloc>
 8009146:	4602      	mov	r2, r0
 8009148:	b928      	cbnz	r0, 8009156 <__mdiff+0x2e>
 800914a:	f240 2137 	movw	r1, #567	@ 0x237
 800914e:	4b3e      	ldr	r3, [pc, #248]	@ (8009248 <__mdiff+0x120>)
 8009150:	483e      	ldr	r0, [pc, #248]	@ (800924c <__mdiff+0x124>)
 8009152:	f001 fa7f 	bl	800a654 <__assert_func>
 8009156:	2301      	movs	r3, #1
 8009158:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800915c:	4610      	mov	r0, r2
 800915e:	b003      	add	sp, #12
 8009160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009164:	bfbc      	itt	lt
 8009166:	464b      	movlt	r3, r9
 8009168:	46a1      	movlt	r9, r4
 800916a:	4630      	mov	r0, r6
 800916c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009170:	bfba      	itte	lt
 8009172:	461c      	movlt	r4, r3
 8009174:	2501      	movlt	r5, #1
 8009176:	2500      	movge	r5, #0
 8009178:	f7ff fcf8 	bl	8008b6c <_Balloc>
 800917c:	4602      	mov	r2, r0
 800917e:	b918      	cbnz	r0, 8009188 <__mdiff+0x60>
 8009180:	f240 2145 	movw	r1, #581	@ 0x245
 8009184:	4b30      	ldr	r3, [pc, #192]	@ (8009248 <__mdiff+0x120>)
 8009186:	e7e3      	b.n	8009150 <__mdiff+0x28>
 8009188:	f100 0b14 	add.w	fp, r0, #20
 800918c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009190:	f109 0310 	add.w	r3, r9, #16
 8009194:	60c5      	str	r5, [r0, #12]
 8009196:	f04f 0c00 	mov.w	ip, #0
 800919a:	f109 0514 	add.w	r5, r9, #20
 800919e:	46d9      	mov	r9, fp
 80091a0:	6926      	ldr	r6, [r4, #16]
 80091a2:	f104 0e14 	add.w	lr, r4, #20
 80091a6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091aa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091ae:	9301      	str	r3, [sp, #4]
 80091b0:	9b01      	ldr	r3, [sp, #4]
 80091b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091ba:	b281      	uxth	r1, r0
 80091bc:	9301      	str	r3, [sp, #4]
 80091be:	fa1f f38a 	uxth.w	r3, sl
 80091c2:	1a5b      	subs	r3, r3, r1
 80091c4:	0c00      	lsrs	r0, r0, #16
 80091c6:	4463      	add	r3, ip
 80091c8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80091cc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80091d6:	4576      	cmp	r6, lr
 80091d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091dc:	f849 3b04 	str.w	r3, [r9], #4
 80091e0:	d8e6      	bhi.n	80091b0 <__mdiff+0x88>
 80091e2:	1b33      	subs	r3, r6, r4
 80091e4:	3b15      	subs	r3, #21
 80091e6:	f023 0303 	bic.w	r3, r3, #3
 80091ea:	3415      	adds	r4, #21
 80091ec:	3304      	adds	r3, #4
 80091ee:	42a6      	cmp	r6, r4
 80091f0:	bf38      	it	cc
 80091f2:	2304      	movcc	r3, #4
 80091f4:	441d      	add	r5, r3
 80091f6:	445b      	add	r3, fp
 80091f8:	461e      	mov	r6, r3
 80091fa:	462c      	mov	r4, r5
 80091fc:	4544      	cmp	r4, r8
 80091fe:	d30e      	bcc.n	800921e <__mdiff+0xf6>
 8009200:	f108 0103 	add.w	r1, r8, #3
 8009204:	1b49      	subs	r1, r1, r5
 8009206:	f021 0103 	bic.w	r1, r1, #3
 800920a:	3d03      	subs	r5, #3
 800920c:	45a8      	cmp	r8, r5
 800920e:	bf38      	it	cc
 8009210:	2100      	movcc	r1, #0
 8009212:	440b      	add	r3, r1
 8009214:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009218:	b199      	cbz	r1, 8009242 <__mdiff+0x11a>
 800921a:	6117      	str	r7, [r2, #16]
 800921c:	e79e      	b.n	800915c <__mdiff+0x34>
 800921e:	46e6      	mov	lr, ip
 8009220:	f854 1b04 	ldr.w	r1, [r4], #4
 8009224:	fa1f fc81 	uxth.w	ip, r1
 8009228:	44f4      	add	ip, lr
 800922a:	0c08      	lsrs	r0, r1, #16
 800922c:	4471      	add	r1, lr
 800922e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009232:	b289      	uxth	r1, r1
 8009234:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009238:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800923c:	f846 1b04 	str.w	r1, [r6], #4
 8009240:	e7dc      	b.n	80091fc <__mdiff+0xd4>
 8009242:	3f01      	subs	r7, #1
 8009244:	e7e6      	b.n	8009214 <__mdiff+0xec>
 8009246:	bf00      	nop
 8009248:	0800c28b 	.word	0x0800c28b
 800924c:	0800c29c 	.word	0x0800c29c

08009250 <__ulp>:
 8009250:	4b0e      	ldr	r3, [pc, #56]	@ (800928c <__ulp+0x3c>)
 8009252:	400b      	ands	r3, r1
 8009254:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009258:	2b00      	cmp	r3, #0
 800925a:	dc08      	bgt.n	800926e <__ulp+0x1e>
 800925c:	425b      	negs	r3, r3
 800925e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009262:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009266:	da04      	bge.n	8009272 <__ulp+0x22>
 8009268:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800926c:	4113      	asrs	r3, r2
 800926e:	2200      	movs	r2, #0
 8009270:	e008      	b.n	8009284 <__ulp+0x34>
 8009272:	f1a2 0314 	sub.w	r3, r2, #20
 8009276:	2b1e      	cmp	r3, #30
 8009278:	bfd6      	itet	le
 800927a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800927e:	2201      	movgt	r2, #1
 8009280:	40da      	lsrle	r2, r3
 8009282:	2300      	movs	r3, #0
 8009284:	4619      	mov	r1, r3
 8009286:	4610      	mov	r0, r2
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	7ff00000 	.word	0x7ff00000

08009290 <__b2d>:
 8009290:	6902      	ldr	r2, [r0, #16]
 8009292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009294:	f100 0614 	add.w	r6, r0, #20
 8009298:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800929c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80092a0:	4f1e      	ldr	r7, [pc, #120]	@ (800931c <__b2d+0x8c>)
 80092a2:	4620      	mov	r0, r4
 80092a4:	f7ff fd54 	bl	8008d50 <__hi0bits>
 80092a8:	4603      	mov	r3, r0
 80092aa:	f1c0 0020 	rsb	r0, r0, #32
 80092ae:	2b0a      	cmp	r3, #10
 80092b0:	f1a2 0504 	sub.w	r5, r2, #4
 80092b4:	6008      	str	r0, [r1, #0]
 80092b6:	dc12      	bgt.n	80092de <__b2d+0x4e>
 80092b8:	42ae      	cmp	r6, r5
 80092ba:	bf2c      	ite	cs
 80092bc:	2200      	movcs	r2, #0
 80092be:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80092c2:	f1c3 0c0b 	rsb	ip, r3, #11
 80092c6:	3315      	adds	r3, #21
 80092c8:	fa24 fe0c 	lsr.w	lr, r4, ip
 80092cc:	fa04 f303 	lsl.w	r3, r4, r3
 80092d0:	fa22 f20c 	lsr.w	r2, r2, ip
 80092d4:	ea4e 0107 	orr.w	r1, lr, r7
 80092d8:	431a      	orrs	r2, r3
 80092da:	4610      	mov	r0, r2
 80092dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092de:	42ae      	cmp	r6, r5
 80092e0:	bf36      	itet	cc
 80092e2:	f1a2 0508 	subcc.w	r5, r2, #8
 80092e6:	2200      	movcs	r2, #0
 80092e8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80092ec:	3b0b      	subs	r3, #11
 80092ee:	d012      	beq.n	8009316 <__b2d+0x86>
 80092f0:	f1c3 0720 	rsb	r7, r3, #32
 80092f4:	fa22 f107 	lsr.w	r1, r2, r7
 80092f8:	409c      	lsls	r4, r3
 80092fa:	430c      	orrs	r4, r1
 80092fc:	42b5      	cmp	r5, r6
 80092fe:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8009302:	bf94      	ite	ls
 8009304:	2400      	movls	r4, #0
 8009306:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800930a:	409a      	lsls	r2, r3
 800930c:	40fc      	lsrs	r4, r7
 800930e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009312:	4322      	orrs	r2, r4
 8009314:	e7e1      	b.n	80092da <__b2d+0x4a>
 8009316:	ea44 0107 	orr.w	r1, r4, r7
 800931a:	e7de      	b.n	80092da <__b2d+0x4a>
 800931c:	3ff00000 	.word	0x3ff00000

08009320 <__d2b>:
 8009320:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009324:	2101      	movs	r1, #1
 8009326:	4690      	mov	r8, r2
 8009328:	4699      	mov	r9, r3
 800932a:	9e08      	ldr	r6, [sp, #32]
 800932c:	f7ff fc1e 	bl	8008b6c <_Balloc>
 8009330:	4604      	mov	r4, r0
 8009332:	b930      	cbnz	r0, 8009342 <__d2b+0x22>
 8009334:	4602      	mov	r2, r0
 8009336:	f240 310f 	movw	r1, #783	@ 0x30f
 800933a:	4b23      	ldr	r3, [pc, #140]	@ (80093c8 <__d2b+0xa8>)
 800933c:	4823      	ldr	r0, [pc, #140]	@ (80093cc <__d2b+0xac>)
 800933e:	f001 f989 	bl	800a654 <__assert_func>
 8009342:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009346:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800934a:	b10d      	cbz	r5, 8009350 <__d2b+0x30>
 800934c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009350:	9301      	str	r3, [sp, #4]
 8009352:	f1b8 0300 	subs.w	r3, r8, #0
 8009356:	d024      	beq.n	80093a2 <__d2b+0x82>
 8009358:	4668      	mov	r0, sp
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	f7ff fd17 	bl	8008d8e <__lo0bits>
 8009360:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009364:	b1d8      	cbz	r0, 800939e <__d2b+0x7e>
 8009366:	f1c0 0320 	rsb	r3, r0, #32
 800936a:	fa02 f303 	lsl.w	r3, r2, r3
 800936e:	430b      	orrs	r3, r1
 8009370:	40c2      	lsrs	r2, r0
 8009372:	6163      	str	r3, [r4, #20]
 8009374:	9201      	str	r2, [sp, #4]
 8009376:	9b01      	ldr	r3, [sp, #4]
 8009378:	2b00      	cmp	r3, #0
 800937a:	bf0c      	ite	eq
 800937c:	2201      	moveq	r2, #1
 800937e:	2202      	movne	r2, #2
 8009380:	61a3      	str	r3, [r4, #24]
 8009382:	6122      	str	r2, [r4, #16]
 8009384:	b1ad      	cbz	r5, 80093b2 <__d2b+0x92>
 8009386:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800938a:	4405      	add	r5, r0
 800938c:	6035      	str	r5, [r6, #0]
 800938e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009394:	6018      	str	r0, [r3, #0]
 8009396:	4620      	mov	r0, r4
 8009398:	b002      	add	sp, #8
 800939a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800939e:	6161      	str	r1, [r4, #20]
 80093a0:	e7e9      	b.n	8009376 <__d2b+0x56>
 80093a2:	a801      	add	r0, sp, #4
 80093a4:	f7ff fcf3 	bl	8008d8e <__lo0bits>
 80093a8:	9b01      	ldr	r3, [sp, #4]
 80093aa:	2201      	movs	r2, #1
 80093ac:	6163      	str	r3, [r4, #20]
 80093ae:	3020      	adds	r0, #32
 80093b0:	e7e7      	b.n	8009382 <__d2b+0x62>
 80093b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80093b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093ba:	6030      	str	r0, [r6, #0]
 80093bc:	6918      	ldr	r0, [r3, #16]
 80093be:	f7ff fcc7 	bl	8008d50 <__hi0bits>
 80093c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80093c6:	e7e4      	b.n	8009392 <__d2b+0x72>
 80093c8:	0800c28b 	.word	0x0800c28b
 80093cc:	0800c29c 	.word	0x0800c29c

080093d0 <__ratio>:
 80093d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d4:	b085      	sub	sp, #20
 80093d6:	e9cd 1000 	strd	r1, r0, [sp]
 80093da:	a902      	add	r1, sp, #8
 80093dc:	f7ff ff58 	bl	8009290 <__b2d>
 80093e0:	468b      	mov	fp, r1
 80093e2:	4606      	mov	r6, r0
 80093e4:	460f      	mov	r7, r1
 80093e6:	9800      	ldr	r0, [sp, #0]
 80093e8:	a903      	add	r1, sp, #12
 80093ea:	f7ff ff51 	bl	8009290 <__b2d>
 80093ee:	460d      	mov	r5, r1
 80093f0:	9b01      	ldr	r3, [sp, #4]
 80093f2:	4689      	mov	r9, r1
 80093f4:	6919      	ldr	r1, [r3, #16]
 80093f6:	9b00      	ldr	r3, [sp, #0]
 80093f8:	4604      	mov	r4, r0
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	4630      	mov	r0, r6
 80093fe:	1ac9      	subs	r1, r1, r3
 8009400:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009404:	1a9b      	subs	r3, r3, r2
 8009406:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800940a:	2b00      	cmp	r3, #0
 800940c:	bfcd      	iteet	gt
 800940e:	463a      	movgt	r2, r7
 8009410:	462a      	movle	r2, r5
 8009412:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009416:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800941a:	bfd8      	it	le
 800941c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009420:	464b      	mov	r3, r9
 8009422:	4622      	mov	r2, r4
 8009424:	4659      	mov	r1, fp
 8009426:	f7f7 f981 	bl	800072c <__aeabi_ddiv>
 800942a:	b005      	add	sp, #20
 800942c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009430 <__copybits>:
 8009430:	3901      	subs	r1, #1
 8009432:	b570      	push	{r4, r5, r6, lr}
 8009434:	1149      	asrs	r1, r1, #5
 8009436:	6914      	ldr	r4, [r2, #16]
 8009438:	3101      	adds	r1, #1
 800943a:	f102 0314 	add.w	r3, r2, #20
 800943e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009442:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009446:	1f05      	subs	r5, r0, #4
 8009448:	42a3      	cmp	r3, r4
 800944a:	d30c      	bcc.n	8009466 <__copybits+0x36>
 800944c:	1aa3      	subs	r3, r4, r2
 800944e:	3b11      	subs	r3, #17
 8009450:	f023 0303 	bic.w	r3, r3, #3
 8009454:	3211      	adds	r2, #17
 8009456:	42a2      	cmp	r2, r4
 8009458:	bf88      	it	hi
 800945a:	2300      	movhi	r3, #0
 800945c:	4418      	add	r0, r3
 800945e:	2300      	movs	r3, #0
 8009460:	4288      	cmp	r0, r1
 8009462:	d305      	bcc.n	8009470 <__copybits+0x40>
 8009464:	bd70      	pop	{r4, r5, r6, pc}
 8009466:	f853 6b04 	ldr.w	r6, [r3], #4
 800946a:	f845 6f04 	str.w	r6, [r5, #4]!
 800946e:	e7eb      	b.n	8009448 <__copybits+0x18>
 8009470:	f840 3b04 	str.w	r3, [r0], #4
 8009474:	e7f4      	b.n	8009460 <__copybits+0x30>

08009476 <__any_on>:
 8009476:	f100 0214 	add.w	r2, r0, #20
 800947a:	6900      	ldr	r0, [r0, #16]
 800947c:	114b      	asrs	r3, r1, #5
 800947e:	4298      	cmp	r0, r3
 8009480:	b510      	push	{r4, lr}
 8009482:	db11      	blt.n	80094a8 <__any_on+0x32>
 8009484:	dd0a      	ble.n	800949c <__any_on+0x26>
 8009486:	f011 011f 	ands.w	r1, r1, #31
 800948a:	d007      	beq.n	800949c <__any_on+0x26>
 800948c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009490:	fa24 f001 	lsr.w	r0, r4, r1
 8009494:	fa00 f101 	lsl.w	r1, r0, r1
 8009498:	428c      	cmp	r4, r1
 800949a:	d10b      	bne.n	80094b4 <__any_on+0x3e>
 800949c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d803      	bhi.n	80094ac <__any_on+0x36>
 80094a4:	2000      	movs	r0, #0
 80094a6:	bd10      	pop	{r4, pc}
 80094a8:	4603      	mov	r3, r0
 80094aa:	e7f7      	b.n	800949c <__any_on+0x26>
 80094ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094b0:	2900      	cmp	r1, #0
 80094b2:	d0f5      	beq.n	80094a0 <__any_on+0x2a>
 80094b4:	2001      	movs	r0, #1
 80094b6:	e7f6      	b.n	80094a6 <__any_on+0x30>

080094b8 <sulp>:
 80094b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094bc:	460f      	mov	r7, r1
 80094be:	4690      	mov	r8, r2
 80094c0:	f7ff fec6 	bl	8009250 <__ulp>
 80094c4:	4604      	mov	r4, r0
 80094c6:	460d      	mov	r5, r1
 80094c8:	f1b8 0f00 	cmp.w	r8, #0
 80094cc:	d011      	beq.n	80094f2 <sulp+0x3a>
 80094ce:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80094d2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	dd0b      	ble.n	80094f2 <sulp+0x3a>
 80094da:	2400      	movs	r4, #0
 80094dc:	051b      	lsls	r3, r3, #20
 80094de:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80094e2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80094e6:	4622      	mov	r2, r4
 80094e8:	462b      	mov	r3, r5
 80094ea:	f7f6 fff5 	bl	80004d8 <__aeabi_dmul>
 80094ee:	4604      	mov	r4, r0
 80094f0:	460d      	mov	r5, r1
 80094f2:	4620      	mov	r0, r4
 80094f4:	4629      	mov	r1, r5
 80094f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094fa:	0000      	movs	r0, r0
 80094fc:	0000      	movs	r0, r0
	...

08009500 <_strtod_l>:
 8009500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009504:	b09f      	sub	sp, #124	@ 0x7c
 8009506:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009508:	2200      	movs	r2, #0
 800950a:	460c      	mov	r4, r1
 800950c:	921a      	str	r2, [sp, #104]	@ 0x68
 800950e:	f04f 0a00 	mov.w	sl, #0
 8009512:	f04f 0b00 	mov.w	fp, #0
 8009516:	460a      	mov	r2, r1
 8009518:	9005      	str	r0, [sp, #20]
 800951a:	9219      	str	r2, [sp, #100]	@ 0x64
 800951c:	7811      	ldrb	r1, [r2, #0]
 800951e:	292b      	cmp	r1, #43	@ 0x2b
 8009520:	d048      	beq.n	80095b4 <_strtod_l+0xb4>
 8009522:	d836      	bhi.n	8009592 <_strtod_l+0x92>
 8009524:	290d      	cmp	r1, #13
 8009526:	d830      	bhi.n	800958a <_strtod_l+0x8a>
 8009528:	2908      	cmp	r1, #8
 800952a:	d830      	bhi.n	800958e <_strtod_l+0x8e>
 800952c:	2900      	cmp	r1, #0
 800952e:	d039      	beq.n	80095a4 <_strtod_l+0xa4>
 8009530:	2200      	movs	r2, #0
 8009532:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009534:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009536:	782a      	ldrb	r2, [r5, #0]
 8009538:	2a30      	cmp	r2, #48	@ 0x30
 800953a:	f040 80b1 	bne.w	80096a0 <_strtod_l+0x1a0>
 800953e:	786a      	ldrb	r2, [r5, #1]
 8009540:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009544:	2a58      	cmp	r2, #88	@ 0x58
 8009546:	d16c      	bne.n	8009622 <_strtod_l+0x122>
 8009548:	9302      	str	r3, [sp, #8]
 800954a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800954c:	4a8e      	ldr	r2, [pc, #568]	@ (8009788 <_strtod_l+0x288>)
 800954e:	9301      	str	r3, [sp, #4]
 8009550:	ab1a      	add	r3, sp, #104	@ 0x68
 8009552:	9300      	str	r3, [sp, #0]
 8009554:	9805      	ldr	r0, [sp, #20]
 8009556:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009558:	a919      	add	r1, sp, #100	@ 0x64
 800955a:	f001 f915 	bl	800a788 <__gethex>
 800955e:	f010 060f 	ands.w	r6, r0, #15
 8009562:	4604      	mov	r4, r0
 8009564:	d005      	beq.n	8009572 <_strtod_l+0x72>
 8009566:	2e06      	cmp	r6, #6
 8009568:	d126      	bne.n	80095b8 <_strtod_l+0xb8>
 800956a:	2300      	movs	r3, #0
 800956c:	3501      	adds	r5, #1
 800956e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009570:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009572:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009574:	2b00      	cmp	r3, #0
 8009576:	f040 8584 	bne.w	800a082 <_strtod_l+0xb82>
 800957a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800957c:	b1bb      	cbz	r3, 80095ae <_strtod_l+0xae>
 800957e:	4650      	mov	r0, sl
 8009580:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8009584:	b01f      	add	sp, #124	@ 0x7c
 8009586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958a:	2920      	cmp	r1, #32
 800958c:	d1d0      	bne.n	8009530 <_strtod_l+0x30>
 800958e:	3201      	adds	r2, #1
 8009590:	e7c3      	b.n	800951a <_strtod_l+0x1a>
 8009592:	292d      	cmp	r1, #45	@ 0x2d
 8009594:	d1cc      	bne.n	8009530 <_strtod_l+0x30>
 8009596:	2101      	movs	r1, #1
 8009598:	910b      	str	r1, [sp, #44]	@ 0x2c
 800959a:	1c51      	adds	r1, r2, #1
 800959c:	9119      	str	r1, [sp, #100]	@ 0x64
 800959e:	7852      	ldrb	r2, [r2, #1]
 80095a0:	2a00      	cmp	r2, #0
 80095a2:	d1c7      	bne.n	8009534 <_strtod_l+0x34>
 80095a4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80095a6:	9419      	str	r4, [sp, #100]	@ 0x64
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	f040 8568 	bne.w	800a07e <_strtod_l+0xb7e>
 80095ae:	4650      	mov	r0, sl
 80095b0:	4659      	mov	r1, fp
 80095b2:	e7e7      	b.n	8009584 <_strtod_l+0x84>
 80095b4:	2100      	movs	r1, #0
 80095b6:	e7ef      	b.n	8009598 <_strtod_l+0x98>
 80095b8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80095ba:	b13a      	cbz	r2, 80095cc <_strtod_l+0xcc>
 80095bc:	2135      	movs	r1, #53	@ 0x35
 80095be:	a81c      	add	r0, sp, #112	@ 0x70
 80095c0:	f7ff ff36 	bl	8009430 <__copybits>
 80095c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095c6:	9805      	ldr	r0, [sp, #20]
 80095c8:	f7ff fb10 	bl	8008bec <_Bfree>
 80095cc:	3e01      	subs	r6, #1
 80095ce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80095d0:	2e04      	cmp	r6, #4
 80095d2:	d806      	bhi.n	80095e2 <_strtod_l+0xe2>
 80095d4:	e8df f006 	tbb	[pc, r6]
 80095d8:	201d0314 	.word	0x201d0314
 80095dc:	14          	.byte	0x14
 80095dd:	00          	.byte	0x00
 80095de:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80095e2:	05e1      	lsls	r1, r4, #23
 80095e4:	bf48      	it	mi
 80095e6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80095ea:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80095ee:	0d1b      	lsrs	r3, r3, #20
 80095f0:	051b      	lsls	r3, r3, #20
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d1bd      	bne.n	8009572 <_strtod_l+0x72>
 80095f6:	f7fe fb29 	bl	8007c4c <__errno>
 80095fa:	2322      	movs	r3, #34	@ 0x22
 80095fc:	6003      	str	r3, [r0, #0]
 80095fe:	e7b8      	b.n	8009572 <_strtod_l+0x72>
 8009600:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009604:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009608:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800960c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009610:	e7e7      	b.n	80095e2 <_strtod_l+0xe2>
 8009612:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800978c <_strtod_l+0x28c>
 8009616:	e7e4      	b.n	80095e2 <_strtod_l+0xe2>
 8009618:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800961c:	f04f 3aff 	mov.w	sl, #4294967295
 8009620:	e7df      	b.n	80095e2 <_strtod_l+0xe2>
 8009622:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009624:	1c5a      	adds	r2, r3, #1
 8009626:	9219      	str	r2, [sp, #100]	@ 0x64
 8009628:	785b      	ldrb	r3, [r3, #1]
 800962a:	2b30      	cmp	r3, #48	@ 0x30
 800962c:	d0f9      	beq.n	8009622 <_strtod_l+0x122>
 800962e:	2b00      	cmp	r3, #0
 8009630:	d09f      	beq.n	8009572 <_strtod_l+0x72>
 8009632:	2301      	movs	r3, #1
 8009634:	9309      	str	r3, [sp, #36]	@ 0x24
 8009636:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009638:	220a      	movs	r2, #10
 800963a:	930c      	str	r3, [sp, #48]	@ 0x30
 800963c:	2300      	movs	r3, #0
 800963e:	461f      	mov	r7, r3
 8009640:	9308      	str	r3, [sp, #32]
 8009642:	930a      	str	r3, [sp, #40]	@ 0x28
 8009644:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009646:	7805      	ldrb	r5, [r0, #0]
 8009648:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800964c:	b2d9      	uxtb	r1, r3
 800964e:	2909      	cmp	r1, #9
 8009650:	d928      	bls.n	80096a4 <_strtod_l+0x1a4>
 8009652:	2201      	movs	r2, #1
 8009654:	494e      	ldr	r1, [pc, #312]	@ (8009790 <_strtod_l+0x290>)
 8009656:	f000 ffc7 	bl	800a5e8 <strncmp>
 800965a:	2800      	cmp	r0, #0
 800965c:	d032      	beq.n	80096c4 <_strtod_l+0x1c4>
 800965e:	2000      	movs	r0, #0
 8009660:	462a      	mov	r2, r5
 8009662:	4681      	mov	r9, r0
 8009664:	463d      	mov	r5, r7
 8009666:	4603      	mov	r3, r0
 8009668:	2a65      	cmp	r2, #101	@ 0x65
 800966a:	d001      	beq.n	8009670 <_strtod_l+0x170>
 800966c:	2a45      	cmp	r2, #69	@ 0x45
 800966e:	d114      	bne.n	800969a <_strtod_l+0x19a>
 8009670:	b91d      	cbnz	r5, 800967a <_strtod_l+0x17a>
 8009672:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009674:	4302      	orrs	r2, r0
 8009676:	d095      	beq.n	80095a4 <_strtod_l+0xa4>
 8009678:	2500      	movs	r5, #0
 800967a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800967c:	1c62      	adds	r2, r4, #1
 800967e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009680:	7862      	ldrb	r2, [r4, #1]
 8009682:	2a2b      	cmp	r2, #43	@ 0x2b
 8009684:	d077      	beq.n	8009776 <_strtod_l+0x276>
 8009686:	2a2d      	cmp	r2, #45	@ 0x2d
 8009688:	d07b      	beq.n	8009782 <_strtod_l+0x282>
 800968a:	f04f 0c00 	mov.w	ip, #0
 800968e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009692:	2909      	cmp	r1, #9
 8009694:	f240 8082 	bls.w	800979c <_strtod_l+0x29c>
 8009698:	9419      	str	r4, [sp, #100]	@ 0x64
 800969a:	f04f 0800 	mov.w	r8, #0
 800969e:	e0a2      	b.n	80097e6 <_strtod_l+0x2e6>
 80096a0:	2300      	movs	r3, #0
 80096a2:	e7c7      	b.n	8009634 <_strtod_l+0x134>
 80096a4:	2f08      	cmp	r7, #8
 80096a6:	bfd5      	itete	le
 80096a8:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80096aa:	9908      	ldrgt	r1, [sp, #32]
 80096ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80096b0:	fb02 3301 	mlagt	r3, r2, r1, r3
 80096b4:	f100 0001 	add.w	r0, r0, #1
 80096b8:	bfd4      	ite	le
 80096ba:	930a      	strle	r3, [sp, #40]	@ 0x28
 80096bc:	9308      	strgt	r3, [sp, #32]
 80096be:	3701      	adds	r7, #1
 80096c0:	9019      	str	r0, [sp, #100]	@ 0x64
 80096c2:	e7bf      	b.n	8009644 <_strtod_l+0x144>
 80096c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096c6:	1c5a      	adds	r2, r3, #1
 80096c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80096ca:	785a      	ldrb	r2, [r3, #1]
 80096cc:	b37f      	cbz	r7, 800972e <_strtod_l+0x22e>
 80096ce:	4681      	mov	r9, r0
 80096d0:	463d      	mov	r5, r7
 80096d2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80096d6:	2b09      	cmp	r3, #9
 80096d8:	d912      	bls.n	8009700 <_strtod_l+0x200>
 80096da:	2301      	movs	r3, #1
 80096dc:	e7c4      	b.n	8009668 <_strtod_l+0x168>
 80096de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096e0:	3001      	adds	r0, #1
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80096e6:	785a      	ldrb	r2, [r3, #1]
 80096e8:	2a30      	cmp	r2, #48	@ 0x30
 80096ea:	d0f8      	beq.n	80096de <_strtod_l+0x1de>
 80096ec:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80096f0:	2b08      	cmp	r3, #8
 80096f2:	f200 84cb 	bhi.w	800a08c <_strtod_l+0xb8c>
 80096f6:	4681      	mov	r9, r0
 80096f8:	2000      	movs	r0, #0
 80096fa:	4605      	mov	r5, r0
 80096fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8009700:	3a30      	subs	r2, #48	@ 0x30
 8009702:	f100 0301 	add.w	r3, r0, #1
 8009706:	d02a      	beq.n	800975e <_strtod_l+0x25e>
 8009708:	4499      	add	r9, r3
 800970a:	210a      	movs	r1, #10
 800970c:	462b      	mov	r3, r5
 800970e:	eb00 0c05 	add.w	ip, r0, r5
 8009712:	4563      	cmp	r3, ip
 8009714:	d10d      	bne.n	8009732 <_strtod_l+0x232>
 8009716:	1c69      	adds	r1, r5, #1
 8009718:	4401      	add	r1, r0
 800971a:	4428      	add	r0, r5
 800971c:	2808      	cmp	r0, #8
 800971e:	dc16      	bgt.n	800974e <_strtod_l+0x24e>
 8009720:	230a      	movs	r3, #10
 8009722:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009724:	fb03 2300 	mla	r3, r3, r0, r2
 8009728:	930a      	str	r3, [sp, #40]	@ 0x28
 800972a:	2300      	movs	r3, #0
 800972c:	e018      	b.n	8009760 <_strtod_l+0x260>
 800972e:	4638      	mov	r0, r7
 8009730:	e7da      	b.n	80096e8 <_strtod_l+0x1e8>
 8009732:	2b08      	cmp	r3, #8
 8009734:	f103 0301 	add.w	r3, r3, #1
 8009738:	dc03      	bgt.n	8009742 <_strtod_l+0x242>
 800973a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800973c:	434e      	muls	r6, r1
 800973e:	960a      	str	r6, [sp, #40]	@ 0x28
 8009740:	e7e7      	b.n	8009712 <_strtod_l+0x212>
 8009742:	2b10      	cmp	r3, #16
 8009744:	bfde      	ittt	le
 8009746:	9e08      	ldrle	r6, [sp, #32]
 8009748:	434e      	mulle	r6, r1
 800974a:	9608      	strle	r6, [sp, #32]
 800974c:	e7e1      	b.n	8009712 <_strtod_l+0x212>
 800974e:	280f      	cmp	r0, #15
 8009750:	dceb      	bgt.n	800972a <_strtod_l+0x22a>
 8009752:	230a      	movs	r3, #10
 8009754:	9808      	ldr	r0, [sp, #32]
 8009756:	fb03 2300 	mla	r3, r3, r0, r2
 800975a:	9308      	str	r3, [sp, #32]
 800975c:	e7e5      	b.n	800972a <_strtod_l+0x22a>
 800975e:	4629      	mov	r1, r5
 8009760:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009762:	460d      	mov	r5, r1
 8009764:	1c50      	adds	r0, r2, #1
 8009766:	9019      	str	r0, [sp, #100]	@ 0x64
 8009768:	7852      	ldrb	r2, [r2, #1]
 800976a:	4618      	mov	r0, r3
 800976c:	e7b1      	b.n	80096d2 <_strtod_l+0x1d2>
 800976e:	f04f 0900 	mov.w	r9, #0
 8009772:	2301      	movs	r3, #1
 8009774:	e77d      	b.n	8009672 <_strtod_l+0x172>
 8009776:	f04f 0c00 	mov.w	ip, #0
 800977a:	1ca2      	adds	r2, r4, #2
 800977c:	9219      	str	r2, [sp, #100]	@ 0x64
 800977e:	78a2      	ldrb	r2, [r4, #2]
 8009780:	e785      	b.n	800968e <_strtod_l+0x18e>
 8009782:	f04f 0c01 	mov.w	ip, #1
 8009786:	e7f8      	b.n	800977a <_strtod_l+0x27a>
 8009788:	0800c410 	.word	0x0800c410
 800978c:	7ff00000 	.word	0x7ff00000
 8009790:	0800c3f8 	.word	0x0800c3f8
 8009794:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009796:	1c51      	adds	r1, r2, #1
 8009798:	9119      	str	r1, [sp, #100]	@ 0x64
 800979a:	7852      	ldrb	r2, [r2, #1]
 800979c:	2a30      	cmp	r2, #48	@ 0x30
 800979e:	d0f9      	beq.n	8009794 <_strtod_l+0x294>
 80097a0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80097a4:	2908      	cmp	r1, #8
 80097a6:	f63f af78 	bhi.w	800969a <_strtod_l+0x19a>
 80097aa:	f04f 080a 	mov.w	r8, #10
 80097ae:	3a30      	subs	r2, #48	@ 0x30
 80097b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80097b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097b4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80097b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097b8:	1c56      	adds	r6, r2, #1
 80097ba:	9619      	str	r6, [sp, #100]	@ 0x64
 80097bc:	7852      	ldrb	r2, [r2, #1]
 80097be:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80097c2:	f1be 0f09 	cmp.w	lr, #9
 80097c6:	d939      	bls.n	800983c <_strtod_l+0x33c>
 80097c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80097ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80097ce:	1a76      	subs	r6, r6, r1
 80097d0:	2e08      	cmp	r6, #8
 80097d2:	dc03      	bgt.n	80097dc <_strtod_l+0x2dc>
 80097d4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80097d6:	4588      	cmp	r8, r1
 80097d8:	bfa8      	it	ge
 80097da:	4688      	movge	r8, r1
 80097dc:	f1bc 0f00 	cmp.w	ip, #0
 80097e0:	d001      	beq.n	80097e6 <_strtod_l+0x2e6>
 80097e2:	f1c8 0800 	rsb	r8, r8, #0
 80097e6:	2d00      	cmp	r5, #0
 80097e8:	d14e      	bne.n	8009888 <_strtod_l+0x388>
 80097ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097ec:	4308      	orrs	r0, r1
 80097ee:	f47f aec0 	bne.w	8009572 <_strtod_l+0x72>
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f47f aed6 	bne.w	80095a4 <_strtod_l+0xa4>
 80097f8:	2a69      	cmp	r2, #105	@ 0x69
 80097fa:	d028      	beq.n	800984e <_strtod_l+0x34e>
 80097fc:	dc25      	bgt.n	800984a <_strtod_l+0x34a>
 80097fe:	2a49      	cmp	r2, #73	@ 0x49
 8009800:	d025      	beq.n	800984e <_strtod_l+0x34e>
 8009802:	2a4e      	cmp	r2, #78	@ 0x4e
 8009804:	f47f aece 	bne.w	80095a4 <_strtod_l+0xa4>
 8009808:	499a      	ldr	r1, [pc, #616]	@ (8009a74 <_strtod_l+0x574>)
 800980a:	a819      	add	r0, sp, #100	@ 0x64
 800980c:	f001 f9de 	bl	800abcc <__match>
 8009810:	2800      	cmp	r0, #0
 8009812:	f43f aec7 	beq.w	80095a4 <_strtod_l+0xa4>
 8009816:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	2b28      	cmp	r3, #40	@ 0x28
 800981c:	d12e      	bne.n	800987c <_strtod_l+0x37c>
 800981e:	4996      	ldr	r1, [pc, #600]	@ (8009a78 <_strtod_l+0x578>)
 8009820:	aa1c      	add	r2, sp, #112	@ 0x70
 8009822:	a819      	add	r0, sp, #100	@ 0x64
 8009824:	f001 f9e6 	bl	800abf4 <__hexnan>
 8009828:	2805      	cmp	r0, #5
 800982a:	d127      	bne.n	800987c <_strtod_l+0x37c>
 800982c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800982e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009832:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009836:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800983a:	e69a      	b.n	8009572 <_strtod_l+0x72>
 800983c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800983e:	fb08 2101 	mla	r1, r8, r1, r2
 8009842:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009846:	920e      	str	r2, [sp, #56]	@ 0x38
 8009848:	e7b5      	b.n	80097b6 <_strtod_l+0x2b6>
 800984a:	2a6e      	cmp	r2, #110	@ 0x6e
 800984c:	e7da      	b.n	8009804 <_strtod_l+0x304>
 800984e:	498b      	ldr	r1, [pc, #556]	@ (8009a7c <_strtod_l+0x57c>)
 8009850:	a819      	add	r0, sp, #100	@ 0x64
 8009852:	f001 f9bb 	bl	800abcc <__match>
 8009856:	2800      	cmp	r0, #0
 8009858:	f43f aea4 	beq.w	80095a4 <_strtod_l+0xa4>
 800985c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800985e:	4988      	ldr	r1, [pc, #544]	@ (8009a80 <_strtod_l+0x580>)
 8009860:	3b01      	subs	r3, #1
 8009862:	a819      	add	r0, sp, #100	@ 0x64
 8009864:	9319      	str	r3, [sp, #100]	@ 0x64
 8009866:	f001 f9b1 	bl	800abcc <__match>
 800986a:	b910      	cbnz	r0, 8009872 <_strtod_l+0x372>
 800986c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800986e:	3301      	adds	r3, #1
 8009870:	9319      	str	r3, [sp, #100]	@ 0x64
 8009872:	f04f 0a00 	mov.w	sl, #0
 8009876:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8009a84 <_strtod_l+0x584>
 800987a:	e67a      	b.n	8009572 <_strtod_l+0x72>
 800987c:	4882      	ldr	r0, [pc, #520]	@ (8009a88 <_strtod_l+0x588>)
 800987e:	f000 fee3 	bl	800a648 <nan>
 8009882:	4682      	mov	sl, r0
 8009884:	468b      	mov	fp, r1
 8009886:	e674      	b.n	8009572 <_strtod_l+0x72>
 8009888:	eba8 0309 	sub.w	r3, r8, r9
 800988c:	2f00      	cmp	r7, #0
 800988e:	bf08      	it	eq
 8009890:	462f      	moveq	r7, r5
 8009892:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009894:	2d10      	cmp	r5, #16
 8009896:	462c      	mov	r4, r5
 8009898:	9309      	str	r3, [sp, #36]	@ 0x24
 800989a:	bfa8      	it	ge
 800989c:	2410      	movge	r4, #16
 800989e:	f7f6 fda1 	bl	80003e4 <__aeabi_ui2d>
 80098a2:	2d09      	cmp	r5, #9
 80098a4:	4682      	mov	sl, r0
 80098a6:	468b      	mov	fp, r1
 80098a8:	dc11      	bgt.n	80098ce <_strtod_l+0x3ce>
 80098aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	f43f ae60 	beq.w	8009572 <_strtod_l+0x72>
 80098b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098b4:	dd76      	ble.n	80099a4 <_strtod_l+0x4a4>
 80098b6:	2b16      	cmp	r3, #22
 80098b8:	dc5d      	bgt.n	8009976 <_strtod_l+0x476>
 80098ba:	4974      	ldr	r1, [pc, #464]	@ (8009a8c <_strtod_l+0x58c>)
 80098bc:	4652      	mov	r2, sl
 80098be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098c2:	465b      	mov	r3, fp
 80098c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098c8:	f7f6 fe06 	bl	80004d8 <__aeabi_dmul>
 80098cc:	e7d9      	b.n	8009882 <_strtod_l+0x382>
 80098ce:	4b6f      	ldr	r3, [pc, #444]	@ (8009a8c <_strtod_l+0x58c>)
 80098d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80098d8:	f7f6 fdfe 	bl	80004d8 <__aeabi_dmul>
 80098dc:	4682      	mov	sl, r0
 80098de:	9808      	ldr	r0, [sp, #32]
 80098e0:	468b      	mov	fp, r1
 80098e2:	f7f6 fd7f 	bl	80003e4 <__aeabi_ui2d>
 80098e6:	4602      	mov	r2, r0
 80098e8:	460b      	mov	r3, r1
 80098ea:	4650      	mov	r0, sl
 80098ec:	4659      	mov	r1, fp
 80098ee:	f7f6 fc3d 	bl	800016c <__adddf3>
 80098f2:	2d0f      	cmp	r5, #15
 80098f4:	4682      	mov	sl, r0
 80098f6:	468b      	mov	fp, r1
 80098f8:	ddd7      	ble.n	80098aa <_strtod_l+0x3aa>
 80098fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098fc:	1b2c      	subs	r4, r5, r4
 80098fe:	441c      	add	r4, r3
 8009900:	2c00      	cmp	r4, #0
 8009902:	f340 8096 	ble.w	8009a32 <_strtod_l+0x532>
 8009906:	f014 030f 	ands.w	r3, r4, #15
 800990a:	d00a      	beq.n	8009922 <_strtod_l+0x422>
 800990c:	495f      	ldr	r1, [pc, #380]	@ (8009a8c <_strtod_l+0x58c>)
 800990e:	4652      	mov	r2, sl
 8009910:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009914:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009918:	465b      	mov	r3, fp
 800991a:	f7f6 fddd 	bl	80004d8 <__aeabi_dmul>
 800991e:	4682      	mov	sl, r0
 8009920:	468b      	mov	fp, r1
 8009922:	f034 040f 	bics.w	r4, r4, #15
 8009926:	d073      	beq.n	8009a10 <_strtod_l+0x510>
 8009928:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800992c:	dd48      	ble.n	80099c0 <_strtod_l+0x4c0>
 800992e:	2400      	movs	r4, #0
 8009930:	46a0      	mov	r8, r4
 8009932:	46a1      	mov	r9, r4
 8009934:	940a      	str	r4, [sp, #40]	@ 0x28
 8009936:	2322      	movs	r3, #34	@ 0x22
 8009938:	f04f 0a00 	mov.w	sl, #0
 800993c:	9a05      	ldr	r2, [sp, #20]
 800993e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8009a84 <_strtod_l+0x584>
 8009942:	6013      	str	r3, [r2, #0]
 8009944:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009946:	2b00      	cmp	r3, #0
 8009948:	f43f ae13 	beq.w	8009572 <_strtod_l+0x72>
 800994c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800994e:	9805      	ldr	r0, [sp, #20]
 8009950:	f7ff f94c 	bl	8008bec <_Bfree>
 8009954:	4649      	mov	r1, r9
 8009956:	9805      	ldr	r0, [sp, #20]
 8009958:	f7ff f948 	bl	8008bec <_Bfree>
 800995c:	4641      	mov	r1, r8
 800995e:	9805      	ldr	r0, [sp, #20]
 8009960:	f7ff f944 	bl	8008bec <_Bfree>
 8009964:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009966:	9805      	ldr	r0, [sp, #20]
 8009968:	f7ff f940 	bl	8008bec <_Bfree>
 800996c:	4621      	mov	r1, r4
 800996e:	9805      	ldr	r0, [sp, #20]
 8009970:	f7ff f93c 	bl	8008bec <_Bfree>
 8009974:	e5fd      	b.n	8009572 <_strtod_l+0x72>
 8009976:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009978:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800997c:	4293      	cmp	r3, r2
 800997e:	dbbc      	blt.n	80098fa <_strtod_l+0x3fa>
 8009980:	4c42      	ldr	r4, [pc, #264]	@ (8009a8c <_strtod_l+0x58c>)
 8009982:	f1c5 050f 	rsb	r5, r5, #15
 8009986:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800998a:	4652      	mov	r2, sl
 800998c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009990:	465b      	mov	r3, fp
 8009992:	f7f6 fda1 	bl	80004d8 <__aeabi_dmul>
 8009996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009998:	1b5d      	subs	r5, r3, r5
 800999a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800999e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80099a2:	e791      	b.n	80098c8 <_strtod_l+0x3c8>
 80099a4:	3316      	adds	r3, #22
 80099a6:	dba8      	blt.n	80098fa <_strtod_l+0x3fa>
 80099a8:	4b38      	ldr	r3, [pc, #224]	@ (8009a8c <_strtod_l+0x58c>)
 80099aa:	eba9 0808 	sub.w	r8, r9, r8
 80099ae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80099b2:	4650      	mov	r0, sl
 80099b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80099b8:	4659      	mov	r1, fp
 80099ba:	f7f6 feb7 	bl	800072c <__aeabi_ddiv>
 80099be:	e760      	b.n	8009882 <_strtod_l+0x382>
 80099c0:	4b33      	ldr	r3, [pc, #204]	@ (8009a90 <_strtod_l+0x590>)
 80099c2:	4650      	mov	r0, sl
 80099c4:	9308      	str	r3, [sp, #32]
 80099c6:	2300      	movs	r3, #0
 80099c8:	4659      	mov	r1, fp
 80099ca:	461e      	mov	r6, r3
 80099cc:	1124      	asrs	r4, r4, #4
 80099ce:	2c01      	cmp	r4, #1
 80099d0:	dc21      	bgt.n	8009a16 <_strtod_l+0x516>
 80099d2:	b10b      	cbz	r3, 80099d8 <_strtod_l+0x4d8>
 80099d4:	4682      	mov	sl, r0
 80099d6:	468b      	mov	fp, r1
 80099d8:	492d      	ldr	r1, [pc, #180]	@ (8009a90 <_strtod_l+0x590>)
 80099da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80099de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80099e2:	4652      	mov	r2, sl
 80099e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099e8:	465b      	mov	r3, fp
 80099ea:	f7f6 fd75 	bl	80004d8 <__aeabi_dmul>
 80099ee:	4b25      	ldr	r3, [pc, #148]	@ (8009a84 <_strtod_l+0x584>)
 80099f0:	460a      	mov	r2, r1
 80099f2:	400b      	ands	r3, r1
 80099f4:	4927      	ldr	r1, [pc, #156]	@ (8009a94 <_strtod_l+0x594>)
 80099f6:	4682      	mov	sl, r0
 80099f8:	428b      	cmp	r3, r1
 80099fa:	d898      	bhi.n	800992e <_strtod_l+0x42e>
 80099fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009a00:	428b      	cmp	r3, r1
 8009a02:	bf86      	itte	hi
 8009a04:	f04f 3aff 	movhi.w	sl, #4294967295
 8009a08:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8009a98 <_strtod_l+0x598>
 8009a0c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009a10:	2300      	movs	r3, #0
 8009a12:	9308      	str	r3, [sp, #32]
 8009a14:	e07a      	b.n	8009b0c <_strtod_l+0x60c>
 8009a16:	07e2      	lsls	r2, r4, #31
 8009a18:	d505      	bpl.n	8009a26 <_strtod_l+0x526>
 8009a1a:	9b08      	ldr	r3, [sp, #32]
 8009a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a20:	f7f6 fd5a 	bl	80004d8 <__aeabi_dmul>
 8009a24:	2301      	movs	r3, #1
 8009a26:	9a08      	ldr	r2, [sp, #32]
 8009a28:	3601      	adds	r6, #1
 8009a2a:	3208      	adds	r2, #8
 8009a2c:	1064      	asrs	r4, r4, #1
 8009a2e:	9208      	str	r2, [sp, #32]
 8009a30:	e7cd      	b.n	80099ce <_strtod_l+0x4ce>
 8009a32:	d0ed      	beq.n	8009a10 <_strtod_l+0x510>
 8009a34:	4264      	negs	r4, r4
 8009a36:	f014 020f 	ands.w	r2, r4, #15
 8009a3a:	d00a      	beq.n	8009a52 <_strtod_l+0x552>
 8009a3c:	4b13      	ldr	r3, [pc, #76]	@ (8009a8c <_strtod_l+0x58c>)
 8009a3e:	4650      	mov	r0, sl
 8009a40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a44:	4659      	mov	r1, fp
 8009a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4a:	f7f6 fe6f 	bl	800072c <__aeabi_ddiv>
 8009a4e:	4682      	mov	sl, r0
 8009a50:	468b      	mov	fp, r1
 8009a52:	1124      	asrs	r4, r4, #4
 8009a54:	d0dc      	beq.n	8009a10 <_strtod_l+0x510>
 8009a56:	2c1f      	cmp	r4, #31
 8009a58:	dd20      	ble.n	8009a9c <_strtod_l+0x59c>
 8009a5a:	2400      	movs	r4, #0
 8009a5c:	46a0      	mov	r8, r4
 8009a5e:	46a1      	mov	r9, r4
 8009a60:	940a      	str	r4, [sp, #40]	@ 0x28
 8009a62:	2322      	movs	r3, #34	@ 0x22
 8009a64:	9a05      	ldr	r2, [sp, #20]
 8009a66:	f04f 0a00 	mov.w	sl, #0
 8009a6a:	f04f 0b00 	mov.w	fp, #0
 8009a6e:	6013      	str	r3, [r2, #0]
 8009a70:	e768      	b.n	8009944 <_strtod_l+0x444>
 8009a72:	bf00      	nop
 8009a74:	0800c1e3 	.word	0x0800c1e3
 8009a78:	0800c3fc 	.word	0x0800c3fc
 8009a7c:	0800c1db 	.word	0x0800c1db
 8009a80:	0800c212 	.word	0x0800c212
 8009a84:	7ff00000 	.word	0x7ff00000
 8009a88:	0800c5a5 	.word	0x0800c5a5
 8009a8c:	0800c330 	.word	0x0800c330
 8009a90:	0800c308 	.word	0x0800c308
 8009a94:	7ca00000 	.word	0x7ca00000
 8009a98:	7fefffff 	.word	0x7fefffff
 8009a9c:	f014 0310 	ands.w	r3, r4, #16
 8009aa0:	bf18      	it	ne
 8009aa2:	236a      	movne	r3, #106	@ 0x6a
 8009aa4:	4650      	mov	r0, sl
 8009aa6:	9308      	str	r3, [sp, #32]
 8009aa8:	4659      	mov	r1, fp
 8009aaa:	2300      	movs	r3, #0
 8009aac:	4ea9      	ldr	r6, [pc, #676]	@ (8009d54 <_strtod_l+0x854>)
 8009aae:	07e2      	lsls	r2, r4, #31
 8009ab0:	d504      	bpl.n	8009abc <_strtod_l+0x5bc>
 8009ab2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ab6:	f7f6 fd0f 	bl	80004d8 <__aeabi_dmul>
 8009aba:	2301      	movs	r3, #1
 8009abc:	1064      	asrs	r4, r4, #1
 8009abe:	f106 0608 	add.w	r6, r6, #8
 8009ac2:	d1f4      	bne.n	8009aae <_strtod_l+0x5ae>
 8009ac4:	b10b      	cbz	r3, 8009aca <_strtod_l+0x5ca>
 8009ac6:	4682      	mov	sl, r0
 8009ac8:	468b      	mov	fp, r1
 8009aca:	9b08      	ldr	r3, [sp, #32]
 8009acc:	b1b3      	cbz	r3, 8009afc <_strtod_l+0x5fc>
 8009ace:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009ad2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	4659      	mov	r1, fp
 8009ada:	dd0f      	ble.n	8009afc <_strtod_l+0x5fc>
 8009adc:	2b1f      	cmp	r3, #31
 8009ade:	dd57      	ble.n	8009b90 <_strtod_l+0x690>
 8009ae0:	2b34      	cmp	r3, #52	@ 0x34
 8009ae2:	bfd8      	it	le
 8009ae4:	f04f 33ff 	movle.w	r3, #4294967295
 8009ae8:	f04f 0a00 	mov.w	sl, #0
 8009aec:	bfcf      	iteee	gt
 8009aee:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009af2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009af6:	4093      	lslle	r3, r2
 8009af8:	ea03 0b01 	andle.w	fp, r3, r1
 8009afc:	2200      	movs	r2, #0
 8009afe:	2300      	movs	r3, #0
 8009b00:	4650      	mov	r0, sl
 8009b02:	4659      	mov	r1, fp
 8009b04:	f7f6 ff50 	bl	80009a8 <__aeabi_dcmpeq>
 8009b08:	2800      	cmp	r0, #0
 8009b0a:	d1a6      	bne.n	8009a5a <_strtod_l+0x55a>
 8009b0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b0e:	463a      	mov	r2, r7
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009b14:	462b      	mov	r3, r5
 8009b16:	9805      	ldr	r0, [sp, #20]
 8009b18:	f7ff f8d0 	bl	8008cbc <__s2b>
 8009b1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b1e:	2800      	cmp	r0, #0
 8009b20:	f43f af05 	beq.w	800992e <_strtod_l+0x42e>
 8009b24:	2400      	movs	r4, #0
 8009b26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b28:	eba9 0308 	sub.w	r3, r9, r8
 8009b2c:	2a00      	cmp	r2, #0
 8009b2e:	bfa8      	it	ge
 8009b30:	2300      	movge	r3, #0
 8009b32:	46a0      	mov	r8, r4
 8009b34:	9312      	str	r3, [sp, #72]	@ 0x48
 8009b36:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009b3a:	9316      	str	r3, [sp, #88]	@ 0x58
 8009b3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b3e:	9805      	ldr	r0, [sp, #20]
 8009b40:	6859      	ldr	r1, [r3, #4]
 8009b42:	f7ff f813 	bl	8008b6c <_Balloc>
 8009b46:	4681      	mov	r9, r0
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	f43f aef4 	beq.w	8009936 <_strtod_l+0x436>
 8009b4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b50:	300c      	adds	r0, #12
 8009b52:	691a      	ldr	r2, [r3, #16]
 8009b54:	f103 010c 	add.w	r1, r3, #12
 8009b58:	3202      	adds	r2, #2
 8009b5a:	0092      	lsls	r2, r2, #2
 8009b5c:	f000 fd66 	bl	800a62c <memcpy>
 8009b60:	ab1c      	add	r3, sp, #112	@ 0x70
 8009b62:	9301      	str	r3, [sp, #4]
 8009b64:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009b66:	9300      	str	r3, [sp, #0]
 8009b68:	4652      	mov	r2, sl
 8009b6a:	465b      	mov	r3, fp
 8009b6c:	9805      	ldr	r0, [sp, #20]
 8009b6e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b72:	f7ff fbd5 	bl	8009320 <__d2b>
 8009b76:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	f43f aedc 	beq.w	8009936 <_strtod_l+0x436>
 8009b7e:	2101      	movs	r1, #1
 8009b80:	9805      	ldr	r0, [sp, #20]
 8009b82:	f7ff f931 	bl	8008de8 <__i2b>
 8009b86:	4680      	mov	r8, r0
 8009b88:	b948      	cbnz	r0, 8009b9e <_strtod_l+0x69e>
 8009b8a:	f04f 0800 	mov.w	r8, #0
 8009b8e:	e6d2      	b.n	8009936 <_strtod_l+0x436>
 8009b90:	f04f 32ff 	mov.w	r2, #4294967295
 8009b94:	fa02 f303 	lsl.w	r3, r2, r3
 8009b98:	ea03 0a0a 	and.w	sl, r3, sl
 8009b9c:	e7ae      	b.n	8009afc <_strtod_l+0x5fc>
 8009b9e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009ba0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009ba2:	2d00      	cmp	r5, #0
 8009ba4:	bfab      	itete	ge
 8009ba6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009ba8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009baa:	18ef      	addge	r7, r5, r3
 8009bac:	1b5e      	sublt	r6, r3, r5
 8009bae:	9b08      	ldr	r3, [sp, #32]
 8009bb0:	bfa8      	it	ge
 8009bb2:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009bb4:	eba5 0503 	sub.w	r5, r5, r3
 8009bb8:	4415      	add	r5, r2
 8009bba:	4b67      	ldr	r3, [pc, #412]	@ (8009d58 <_strtod_l+0x858>)
 8009bbc:	f105 35ff 	add.w	r5, r5, #4294967295
 8009bc0:	bfb8      	it	lt
 8009bc2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009bc4:	429d      	cmp	r5, r3
 8009bc6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009bca:	da50      	bge.n	8009c6e <_strtod_l+0x76e>
 8009bcc:	1b5b      	subs	r3, r3, r5
 8009bce:	2b1f      	cmp	r3, #31
 8009bd0:	f04f 0101 	mov.w	r1, #1
 8009bd4:	eba2 0203 	sub.w	r2, r2, r3
 8009bd8:	dc3d      	bgt.n	8009c56 <_strtod_l+0x756>
 8009bda:	fa01 f303 	lsl.w	r3, r1, r3
 8009bde:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009be0:	2300      	movs	r3, #0
 8009be2:	9310      	str	r3, [sp, #64]	@ 0x40
 8009be4:	18bd      	adds	r5, r7, r2
 8009be6:	9b08      	ldr	r3, [sp, #32]
 8009be8:	42af      	cmp	r7, r5
 8009bea:	4416      	add	r6, r2
 8009bec:	441e      	add	r6, r3
 8009bee:	463b      	mov	r3, r7
 8009bf0:	bfa8      	it	ge
 8009bf2:	462b      	movge	r3, r5
 8009bf4:	42b3      	cmp	r3, r6
 8009bf6:	bfa8      	it	ge
 8009bf8:	4633      	movge	r3, r6
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	bfc2      	ittt	gt
 8009bfe:	1aed      	subgt	r5, r5, r3
 8009c00:	1af6      	subgt	r6, r6, r3
 8009c02:	1aff      	subgt	r7, r7, r3
 8009c04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	dd16      	ble.n	8009c38 <_strtod_l+0x738>
 8009c0a:	4641      	mov	r1, r8
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	9805      	ldr	r0, [sp, #20]
 8009c10:	f7ff f9a8 	bl	8008f64 <__pow5mult>
 8009c14:	4680      	mov	r8, r0
 8009c16:	2800      	cmp	r0, #0
 8009c18:	d0b7      	beq.n	8009b8a <_strtod_l+0x68a>
 8009c1a:	4601      	mov	r1, r0
 8009c1c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009c1e:	9805      	ldr	r0, [sp, #20]
 8009c20:	f7ff f8f8 	bl	8008e14 <__multiply>
 8009c24:	900e      	str	r0, [sp, #56]	@ 0x38
 8009c26:	2800      	cmp	r0, #0
 8009c28:	f43f ae85 	beq.w	8009936 <_strtod_l+0x436>
 8009c2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c2e:	9805      	ldr	r0, [sp, #20]
 8009c30:	f7fe ffdc 	bl	8008bec <_Bfree>
 8009c34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c36:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c38:	2d00      	cmp	r5, #0
 8009c3a:	dc1d      	bgt.n	8009c78 <_strtod_l+0x778>
 8009c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	dd23      	ble.n	8009c8a <_strtod_l+0x78a>
 8009c42:	4649      	mov	r1, r9
 8009c44:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009c46:	9805      	ldr	r0, [sp, #20]
 8009c48:	f7ff f98c 	bl	8008f64 <__pow5mult>
 8009c4c:	4681      	mov	r9, r0
 8009c4e:	b9e0      	cbnz	r0, 8009c8a <_strtod_l+0x78a>
 8009c50:	f04f 0900 	mov.w	r9, #0
 8009c54:	e66f      	b.n	8009936 <_strtod_l+0x436>
 8009c56:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009c5a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009c5e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009c62:	35e2      	adds	r5, #226	@ 0xe2
 8009c64:	fa01 f305 	lsl.w	r3, r1, r5
 8009c68:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c6a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009c6c:	e7ba      	b.n	8009be4 <_strtod_l+0x6e4>
 8009c6e:	2300      	movs	r3, #0
 8009c70:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c72:	2301      	movs	r3, #1
 8009c74:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c76:	e7b5      	b.n	8009be4 <_strtod_l+0x6e4>
 8009c78:	462a      	mov	r2, r5
 8009c7a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c7c:	9805      	ldr	r0, [sp, #20]
 8009c7e:	f7ff f9cb 	bl	8009018 <__lshift>
 8009c82:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c84:	2800      	cmp	r0, #0
 8009c86:	d1d9      	bne.n	8009c3c <_strtod_l+0x73c>
 8009c88:	e655      	b.n	8009936 <_strtod_l+0x436>
 8009c8a:	2e00      	cmp	r6, #0
 8009c8c:	dd07      	ble.n	8009c9e <_strtod_l+0x79e>
 8009c8e:	4649      	mov	r1, r9
 8009c90:	4632      	mov	r2, r6
 8009c92:	9805      	ldr	r0, [sp, #20]
 8009c94:	f7ff f9c0 	bl	8009018 <__lshift>
 8009c98:	4681      	mov	r9, r0
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	d0d8      	beq.n	8009c50 <_strtod_l+0x750>
 8009c9e:	2f00      	cmp	r7, #0
 8009ca0:	dd08      	ble.n	8009cb4 <_strtod_l+0x7b4>
 8009ca2:	4641      	mov	r1, r8
 8009ca4:	463a      	mov	r2, r7
 8009ca6:	9805      	ldr	r0, [sp, #20]
 8009ca8:	f7ff f9b6 	bl	8009018 <__lshift>
 8009cac:	4680      	mov	r8, r0
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	f43f ae41 	beq.w	8009936 <_strtod_l+0x436>
 8009cb4:	464a      	mov	r2, r9
 8009cb6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009cb8:	9805      	ldr	r0, [sp, #20]
 8009cba:	f7ff fa35 	bl	8009128 <__mdiff>
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	f43f ae38 	beq.w	8009936 <_strtod_l+0x436>
 8009cc6:	68c3      	ldr	r3, [r0, #12]
 8009cc8:	4641      	mov	r1, r8
 8009cca:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ccc:	2300      	movs	r3, #0
 8009cce:	60c3      	str	r3, [r0, #12]
 8009cd0:	f7ff fa0e 	bl	80090f0 <__mcmp>
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	da45      	bge.n	8009d64 <_strtod_l+0x864>
 8009cd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cda:	ea53 030a 	orrs.w	r3, r3, sl
 8009cde:	d16b      	bne.n	8009db8 <_strtod_l+0x8b8>
 8009ce0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d167      	bne.n	8009db8 <_strtod_l+0x8b8>
 8009ce8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009cec:	0d1b      	lsrs	r3, r3, #20
 8009cee:	051b      	lsls	r3, r3, #20
 8009cf0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009cf4:	d960      	bls.n	8009db8 <_strtod_l+0x8b8>
 8009cf6:	6963      	ldr	r3, [r4, #20]
 8009cf8:	b913      	cbnz	r3, 8009d00 <_strtod_l+0x800>
 8009cfa:	6923      	ldr	r3, [r4, #16]
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	dd5b      	ble.n	8009db8 <_strtod_l+0x8b8>
 8009d00:	4621      	mov	r1, r4
 8009d02:	2201      	movs	r2, #1
 8009d04:	9805      	ldr	r0, [sp, #20]
 8009d06:	f7ff f987 	bl	8009018 <__lshift>
 8009d0a:	4641      	mov	r1, r8
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	f7ff f9ef 	bl	80090f0 <__mcmp>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	dd50      	ble.n	8009db8 <_strtod_l+0x8b8>
 8009d16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d1a:	9a08      	ldr	r2, [sp, #32]
 8009d1c:	0d1b      	lsrs	r3, r3, #20
 8009d1e:	051b      	lsls	r3, r3, #20
 8009d20:	2a00      	cmp	r2, #0
 8009d22:	d06a      	beq.n	8009dfa <_strtod_l+0x8fa>
 8009d24:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d28:	d867      	bhi.n	8009dfa <_strtod_l+0x8fa>
 8009d2a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009d2e:	f67f ae98 	bls.w	8009a62 <_strtod_l+0x562>
 8009d32:	4650      	mov	r0, sl
 8009d34:	4659      	mov	r1, fp
 8009d36:	4b09      	ldr	r3, [pc, #36]	@ (8009d5c <_strtod_l+0x85c>)
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f7f6 fbcd 	bl	80004d8 <__aeabi_dmul>
 8009d3e:	4b08      	ldr	r3, [pc, #32]	@ (8009d60 <_strtod_l+0x860>)
 8009d40:	4682      	mov	sl, r0
 8009d42:	400b      	ands	r3, r1
 8009d44:	468b      	mov	fp, r1
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	f47f ae00 	bne.w	800994c <_strtod_l+0x44c>
 8009d4c:	2322      	movs	r3, #34	@ 0x22
 8009d4e:	9a05      	ldr	r2, [sp, #20]
 8009d50:	6013      	str	r3, [r2, #0]
 8009d52:	e5fb      	b.n	800994c <_strtod_l+0x44c>
 8009d54:	0800c428 	.word	0x0800c428
 8009d58:	fffffc02 	.word	0xfffffc02
 8009d5c:	39500000 	.word	0x39500000
 8009d60:	7ff00000 	.word	0x7ff00000
 8009d64:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009d68:	d165      	bne.n	8009e36 <_strtod_l+0x936>
 8009d6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d70:	b35a      	cbz	r2, 8009dca <_strtod_l+0x8ca>
 8009d72:	4a99      	ldr	r2, [pc, #612]	@ (8009fd8 <_strtod_l+0xad8>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d12b      	bne.n	8009dd0 <_strtod_l+0x8d0>
 8009d78:	9b08      	ldr	r3, [sp, #32]
 8009d7a:	4651      	mov	r1, sl
 8009d7c:	b303      	cbz	r3, 8009dc0 <_strtod_l+0x8c0>
 8009d7e:	465a      	mov	r2, fp
 8009d80:	4b96      	ldr	r3, [pc, #600]	@ (8009fdc <_strtod_l+0xadc>)
 8009d82:	4013      	ands	r3, r2
 8009d84:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009d88:	f04f 32ff 	mov.w	r2, #4294967295
 8009d8c:	d81b      	bhi.n	8009dc6 <_strtod_l+0x8c6>
 8009d8e:	0d1b      	lsrs	r3, r3, #20
 8009d90:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009d94:	fa02 f303 	lsl.w	r3, r2, r3
 8009d98:	4299      	cmp	r1, r3
 8009d9a:	d119      	bne.n	8009dd0 <_strtod_l+0x8d0>
 8009d9c:	4b90      	ldr	r3, [pc, #576]	@ (8009fe0 <_strtod_l+0xae0>)
 8009d9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d102      	bne.n	8009daa <_strtod_l+0x8aa>
 8009da4:	3101      	adds	r1, #1
 8009da6:	f43f adc6 	beq.w	8009936 <_strtod_l+0x436>
 8009daa:	f04f 0a00 	mov.w	sl, #0
 8009dae:	4b8b      	ldr	r3, [pc, #556]	@ (8009fdc <_strtod_l+0xadc>)
 8009db0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009db2:	401a      	ands	r2, r3
 8009db4:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009db8:	9b08      	ldr	r3, [sp, #32]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1b9      	bne.n	8009d32 <_strtod_l+0x832>
 8009dbe:	e5c5      	b.n	800994c <_strtod_l+0x44c>
 8009dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc4:	e7e8      	b.n	8009d98 <_strtod_l+0x898>
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	e7e6      	b.n	8009d98 <_strtod_l+0x898>
 8009dca:	ea53 030a 	orrs.w	r3, r3, sl
 8009dce:	d0a2      	beq.n	8009d16 <_strtod_l+0x816>
 8009dd0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009dd2:	b1db      	cbz	r3, 8009e0c <_strtod_l+0x90c>
 8009dd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dd6:	4213      	tst	r3, r2
 8009dd8:	d0ee      	beq.n	8009db8 <_strtod_l+0x8b8>
 8009dda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ddc:	4650      	mov	r0, sl
 8009dde:	4659      	mov	r1, fp
 8009de0:	9a08      	ldr	r2, [sp, #32]
 8009de2:	b1bb      	cbz	r3, 8009e14 <_strtod_l+0x914>
 8009de4:	f7ff fb68 	bl	80094b8 <sulp>
 8009de8:	4602      	mov	r2, r0
 8009dea:	460b      	mov	r3, r1
 8009dec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009df0:	f7f6 f9bc 	bl	800016c <__adddf3>
 8009df4:	4682      	mov	sl, r0
 8009df6:	468b      	mov	fp, r1
 8009df8:	e7de      	b.n	8009db8 <_strtod_l+0x8b8>
 8009dfa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009dfe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009e02:	f04f 3aff 	mov.w	sl, #4294967295
 8009e06:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009e0a:	e7d5      	b.n	8009db8 <_strtod_l+0x8b8>
 8009e0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e0e:	ea13 0f0a 	tst.w	r3, sl
 8009e12:	e7e1      	b.n	8009dd8 <_strtod_l+0x8d8>
 8009e14:	f7ff fb50 	bl	80094b8 <sulp>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e20:	f7f6 f9a2 	bl	8000168 <__aeabi_dsub>
 8009e24:	2200      	movs	r2, #0
 8009e26:	2300      	movs	r3, #0
 8009e28:	4682      	mov	sl, r0
 8009e2a:	468b      	mov	fp, r1
 8009e2c:	f7f6 fdbc 	bl	80009a8 <__aeabi_dcmpeq>
 8009e30:	2800      	cmp	r0, #0
 8009e32:	d0c1      	beq.n	8009db8 <_strtod_l+0x8b8>
 8009e34:	e615      	b.n	8009a62 <_strtod_l+0x562>
 8009e36:	4641      	mov	r1, r8
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f7ff fac9 	bl	80093d0 <__ratio>
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009e44:	4606      	mov	r6, r0
 8009e46:	460f      	mov	r7, r1
 8009e48:	f7f6 fdc2 	bl	80009d0 <__aeabi_dcmple>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d06d      	beq.n	8009f2c <_strtod_l+0xa2c>
 8009e50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d178      	bne.n	8009f48 <_strtod_l+0xa48>
 8009e56:	f1ba 0f00 	cmp.w	sl, #0
 8009e5a:	d156      	bne.n	8009f0a <_strtod_l+0xa0a>
 8009e5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d158      	bne.n	8009f18 <_strtod_l+0xa18>
 8009e66:	2200      	movs	r2, #0
 8009e68:	4630      	mov	r0, r6
 8009e6a:	4639      	mov	r1, r7
 8009e6c:	4b5d      	ldr	r3, [pc, #372]	@ (8009fe4 <_strtod_l+0xae4>)
 8009e6e:	f7f6 fda5 	bl	80009bc <__aeabi_dcmplt>
 8009e72:	2800      	cmp	r0, #0
 8009e74:	d157      	bne.n	8009f26 <_strtod_l+0xa26>
 8009e76:	4630      	mov	r0, r6
 8009e78:	4639      	mov	r1, r7
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	4b5a      	ldr	r3, [pc, #360]	@ (8009fe8 <_strtod_l+0xae8>)
 8009e7e:	f7f6 fb2b 	bl	80004d8 <__aeabi_dmul>
 8009e82:	4606      	mov	r6, r0
 8009e84:	460f      	mov	r7, r1
 8009e86:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009e8a:	9606      	str	r6, [sp, #24]
 8009e8c:	9307      	str	r3, [sp, #28]
 8009e8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e92:	4d52      	ldr	r5, [pc, #328]	@ (8009fdc <_strtod_l+0xadc>)
 8009e94:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009e98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e9a:	401d      	ands	r5, r3
 8009e9c:	4b53      	ldr	r3, [pc, #332]	@ (8009fec <_strtod_l+0xaec>)
 8009e9e:	429d      	cmp	r5, r3
 8009ea0:	f040 80aa 	bne.w	8009ff8 <_strtod_l+0xaf8>
 8009ea4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ea6:	4650      	mov	r0, sl
 8009ea8:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009eac:	4659      	mov	r1, fp
 8009eae:	f7ff f9cf 	bl	8009250 <__ulp>
 8009eb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eb6:	f7f6 fb0f 	bl	80004d8 <__aeabi_dmul>
 8009eba:	4652      	mov	r2, sl
 8009ebc:	465b      	mov	r3, fp
 8009ebe:	f7f6 f955 	bl	800016c <__adddf3>
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4945      	ldr	r1, [pc, #276]	@ (8009fdc <_strtod_l+0xadc>)
 8009ec6:	4a4a      	ldr	r2, [pc, #296]	@ (8009ff0 <_strtod_l+0xaf0>)
 8009ec8:	4019      	ands	r1, r3
 8009eca:	4291      	cmp	r1, r2
 8009ecc:	4682      	mov	sl, r0
 8009ece:	d942      	bls.n	8009f56 <_strtod_l+0xa56>
 8009ed0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ed2:	4b43      	ldr	r3, [pc, #268]	@ (8009fe0 <_strtod_l+0xae0>)
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d103      	bne.n	8009ee0 <_strtod_l+0x9e0>
 8009ed8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eda:	3301      	adds	r3, #1
 8009edc:	f43f ad2b 	beq.w	8009936 <_strtod_l+0x436>
 8009ee0:	f04f 3aff 	mov.w	sl, #4294967295
 8009ee4:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8009fe0 <_strtod_l+0xae0>
 8009ee8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009eea:	9805      	ldr	r0, [sp, #20]
 8009eec:	f7fe fe7e 	bl	8008bec <_Bfree>
 8009ef0:	4649      	mov	r1, r9
 8009ef2:	9805      	ldr	r0, [sp, #20]
 8009ef4:	f7fe fe7a 	bl	8008bec <_Bfree>
 8009ef8:	4641      	mov	r1, r8
 8009efa:	9805      	ldr	r0, [sp, #20]
 8009efc:	f7fe fe76 	bl	8008bec <_Bfree>
 8009f00:	4621      	mov	r1, r4
 8009f02:	9805      	ldr	r0, [sp, #20]
 8009f04:	f7fe fe72 	bl	8008bec <_Bfree>
 8009f08:	e618      	b.n	8009b3c <_strtod_l+0x63c>
 8009f0a:	f1ba 0f01 	cmp.w	sl, #1
 8009f0e:	d103      	bne.n	8009f18 <_strtod_l+0xa18>
 8009f10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f43f ada5 	beq.w	8009a62 <_strtod_l+0x562>
 8009f18:	2200      	movs	r2, #0
 8009f1a:	4b36      	ldr	r3, [pc, #216]	@ (8009ff4 <_strtod_l+0xaf4>)
 8009f1c:	2600      	movs	r6, #0
 8009f1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009f22:	4f30      	ldr	r7, [pc, #192]	@ (8009fe4 <_strtod_l+0xae4>)
 8009f24:	e7b3      	b.n	8009e8e <_strtod_l+0x98e>
 8009f26:	2600      	movs	r6, #0
 8009f28:	4f2f      	ldr	r7, [pc, #188]	@ (8009fe8 <_strtod_l+0xae8>)
 8009f2a:	e7ac      	b.n	8009e86 <_strtod_l+0x986>
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	4639      	mov	r1, r7
 8009f30:	4b2d      	ldr	r3, [pc, #180]	@ (8009fe8 <_strtod_l+0xae8>)
 8009f32:	2200      	movs	r2, #0
 8009f34:	f7f6 fad0 	bl	80004d8 <__aeabi_dmul>
 8009f38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f3a:	4606      	mov	r6, r0
 8009f3c:	460f      	mov	r7, r1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d0a1      	beq.n	8009e86 <_strtod_l+0x986>
 8009f42:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009f46:	e7a2      	b.n	8009e8e <_strtod_l+0x98e>
 8009f48:	2200      	movs	r2, #0
 8009f4a:	4b26      	ldr	r3, [pc, #152]	@ (8009fe4 <_strtod_l+0xae4>)
 8009f4c:	4616      	mov	r6, r2
 8009f4e:	461f      	mov	r7, r3
 8009f50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009f54:	e79b      	b.n	8009e8e <_strtod_l+0x98e>
 8009f56:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009f5a:	9b08      	ldr	r3, [sp, #32]
 8009f5c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d1c1      	bne.n	8009ee8 <_strtod_l+0x9e8>
 8009f64:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f68:	0d1b      	lsrs	r3, r3, #20
 8009f6a:	051b      	lsls	r3, r3, #20
 8009f6c:	429d      	cmp	r5, r3
 8009f6e:	d1bb      	bne.n	8009ee8 <_strtod_l+0x9e8>
 8009f70:	4630      	mov	r0, r6
 8009f72:	4639      	mov	r1, r7
 8009f74:	f7f7 f8ec 	bl	8001150 <__aeabi_d2lz>
 8009f78:	f7f6 fa80 	bl	800047c <__aeabi_l2d>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	460b      	mov	r3, r1
 8009f80:	4630      	mov	r0, r6
 8009f82:	4639      	mov	r1, r7
 8009f84:	f7f6 f8f0 	bl	8000168 <__aeabi_dsub>
 8009f88:	460b      	mov	r3, r1
 8009f8a:	4602      	mov	r2, r0
 8009f8c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009f90:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009f94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f96:	ea46 060a 	orr.w	r6, r6, sl
 8009f9a:	431e      	orrs	r6, r3
 8009f9c:	d069      	beq.n	800a072 <_strtod_l+0xb72>
 8009f9e:	a30a      	add	r3, pc, #40	@ (adr r3, 8009fc8 <_strtod_l+0xac8>)
 8009fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa4:	f7f6 fd0a 	bl	80009bc <__aeabi_dcmplt>
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	f47f accf 	bne.w	800994c <_strtod_l+0x44c>
 8009fae:	a308      	add	r3, pc, #32	@ (adr r3, 8009fd0 <_strtod_l+0xad0>)
 8009fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fb8:	f7f6 fd1e 	bl	80009f8 <__aeabi_dcmpgt>
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	d093      	beq.n	8009ee8 <_strtod_l+0x9e8>
 8009fc0:	e4c4      	b.n	800994c <_strtod_l+0x44c>
 8009fc2:	bf00      	nop
 8009fc4:	f3af 8000 	nop.w
 8009fc8:	94a03595 	.word	0x94a03595
 8009fcc:	3fdfffff 	.word	0x3fdfffff
 8009fd0:	35afe535 	.word	0x35afe535
 8009fd4:	3fe00000 	.word	0x3fe00000
 8009fd8:	000fffff 	.word	0x000fffff
 8009fdc:	7ff00000 	.word	0x7ff00000
 8009fe0:	7fefffff 	.word	0x7fefffff
 8009fe4:	3ff00000 	.word	0x3ff00000
 8009fe8:	3fe00000 	.word	0x3fe00000
 8009fec:	7fe00000 	.word	0x7fe00000
 8009ff0:	7c9fffff 	.word	0x7c9fffff
 8009ff4:	bff00000 	.word	0xbff00000
 8009ff8:	9b08      	ldr	r3, [sp, #32]
 8009ffa:	b323      	cbz	r3, 800a046 <_strtod_l+0xb46>
 8009ffc:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a000:	d821      	bhi.n	800a046 <_strtod_l+0xb46>
 800a002:	a327      	add	r3, pc, #156	@ (adr r3, 800a0a0 <_strtod_l+0xba0>)
 800a004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a008:	4630      	mov	r0, r6
 800a00a:	4639      	mov	r1, r7
 800a00c:	f7f6 fce0 	bl	80009d0 <__aeabi_dcmple>
 800a010:	b1a0      	cbz	r0, 800a03c <_strtod_l+0xb3c>
 800a012:	4639      	mov	r1, r7
 800a014:	4630      	mov	r0, r6
 800a016:	f7f6 fd37 	bl	8000a88 <__aeabi_d2uiz>
 800a01a:	2801      	cmp	r0, #1
 800a01c:	bf38      	it	cc
 800a01e:	2001      	movcc	r0, #1
 800a020:	f7f6 f9e0 	bl	80003e4 <__aeabi_ui2d>
 800a024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a026:	4606      	mov	r6, r0
 800a028:	460f      	mov	r7, r1
 800a02a:	b9fb      	cbnz	r3, 800a06c <_strtod_l+0xb6c>
 800a02c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a030:	9014      	str	r0, [sp, #80]	@ 0x50
 800a032:	9315      	str	r3, [sp, #84]	@ 0x54
 800a034:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a038:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a03c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a03e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a042:	1b5b      	subs	r3, r3, r5
 800a044:	9311      	str	r3, [sp, #68]	@ 0x44
 800a046:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a04a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a04e:	f7ff f8ff 	bl	8009250 <__ulp>
 800a052:	4602      	mov	r2, r0
 800a054:	460b      	mov	r3, r1
 800a056:	4650      	mov	r0, sl
 800a058:	4659      	mov	r1, fp
 800a05a:	f7f6 fa3d 	bl	80004d8 <__aeabi_dmul>
 800a05e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a062:	f7f6 f883 	bl	800016c <__adddf3>
 800a066:	4682      	mov	sl, r0
 800a068:	468b      	mov	fp, r1
 800a06a:	e776      	b.n	8009f5a <_strtod_l+0xa5a>
 800a06c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a070:	e7e0      	b.n	800a034 <_strtod_l+0xb34>
 800a072:	a30d      	add	r3, pc, #52	@ (adr r3, 800a0a8 <_strtod_l+0xba8>)
 800a074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a078:	f7f6 fca0 	bl	80009bc <__aeabi_dcmplt>
 800a07c:	e79e      	b.n	8009fbc <_strtod_l+0xabc>
 800a07e:	2300      	movs	r3, #0
 800a080:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a082:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a084:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a086:	6013      	str	r3, [r2, #0]
 800a088:	f7ff ba77 	b.w	800957a <_strtod_l+0x7a>
 800a08c:	2a65      	cmp	r2, #101	@ 0x65
 800a08e:	f43f ab6e 	beq.w	800976e <_strtod_l+0x26e>
 800a092:	2a45      	cmp	r2, #69	@ 0x45
 800a094:	f43f ab6b 	beq.w	800976e <_strtod_l+0x26e>
 800a098:	2301      	movs	r3, #1
 800a09a:	f7ff bba6 	b.w	80097ea <_strtod_l+0x2ea>
 800a09e:	bf00      	nop
 800a0a0:	ffc00000 	.word	0xffc00000
 800a0a4:	41dfffff 	.word	0x41dfffff
 800a0a8:	94a03595 	.word	0x94a03595
 800a0ac:	3fcfffff 	.word	0x3fcfffff

0800a0b0 <_strtod_r>:
 800a0b0:	4b01      	ldr	r3, [pc, #4]	@ (800a0b8 <_strtod_r+0x8>)
 800a0b2:	f7ff ba25 	b.w	8009500 <_strtod_l>
 800a0b6:	bf00      	nop
 800a0b8:	20000068 	.word	0x20000068

0800a0bc <_strtol_l.constprop.0>:
 800a0bc:	2b24      	cmp	r3, #36	@ 0x24
 800a0be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0c2:	4686      	mov	lr, r0
 800a0c4:	4690      	mov	r8, r2
 800a0c6:	d801      	bhi.n	800a0cc <_strtol_l.constprop.0+0x10>
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d106      	bne.n	800a0da <_strtol_l.constprop.0+0x1e>
 800a0cc:	f7fd fdbe 	bl	8007c4c <__errno>
 800a0d0:	2316      	movs	r3, #22
 800a0d2:	6003      	str	r3, [r0, #0]
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0da:	460d      	mov	r5, r1
 800a0dc:	4833      	ldr	r0, [pc, #204]	@ (800a1ac <_strtol_l.constprop.0+0xf0>)
 800a0de:	462a      	mov	r2, r5
 800a0e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0e4:	5d06      	ldrb	r6, [r0, r4]
 800a0e6:	f016 0608 	ands.w	r6, r6, #8
 800a0ea:	d1f8      	bne.n	800a0de <_strtol_l.constprop.0+0x22>
 800a0ec:	2c2d      	cmp	r4, #45	@ 0x2d
 800a0ee:	d12d      	bne.n	800a14c <_strtol_l.constprop.0+0x90>
 800a0f0:	2601      	movs	r6, #1
 800a0f2:	782c      	ldrb	r4, [r5, #0]
 800a0f4:	1c95      	adds	r5, r2, #2
 800a0f6:	f033 0210 	bics.w	r2, r3, #16
 800a0fa:	d109      	bne.n	800a110 <_strtol_l.constprop.0+0x54>
 800a0fc:	2c30      	cmp	r4, #48	@ 0x30
 800a0fe:	d12a      	bne.n	800a156 <_strtol_l.constprop.0+0x9a>
 800a100:	782a      	ldrb	r2, [r5, #0]
 800a102:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a106:	2a58      	cmp	r2, #88	@ 0x58
 800a108:	d125      	bne.n	800a156 <_strtol_l.constprop.0+0x9a>
 800a10a:	2310      	movs	r3, #16
 800a10c:	786c      	ldrb	r4, [r5, #1]
 800a10e:	3502      	adds	r5, #2
 800a110:	2200      	movs	r2, #0
 800a112:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a116:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a11a:	fbbc f9f3 	udiv	r9, ip, r3
 800a11e:	4610      	mov	r0, r2
 800a120:	fb03 ca19 	mls	sl, r3, r9, ip
 800a124:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a128:	2f09      	cmp	r7, #9
 800a12a:	d81b      	bhi.n	800a164 <_strtol_l.constprop.0+0xa8>
 800a12c:	463c      	mov	r4, r7
 800a12e:	42a3      	cmp	r3, r4
 800a130:	dd27      	ble.n	800a182 <_strtol_l.constprop.0+0xc6>
 800a132:	1c57      	adds	r7, r2, #1
 800a134:	d007      	beq.n	800a146 <_strtol_l.constprop.0+0x8a>
 800a136:	4581      	cmp	r9, r0
 800a138:	d320      	bcc.n	800a17c <_strtol_l.constprop.0+0xc0>
 800a13a:	d101      	bne.n	800a140 <_strtol_l.constprop.0+0x84>
 800a13c:	45a2      	cmp	sl, r4
 800a13e:	db1d      	blt.n	800a17c <_strtol_l.constprop.0+0xc0>
 800a140:	2201      	movs	r2, #1
 800a142:	fb00 4003 	mla	r0, r0, r3, r4
 800a146:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a14a:	e7eb      	b.n	800a124 <_strtol_l.constprop.0+0x68>
 800a14c:	2c2b      	cmp	r4, #43	@ 0x2b
 800a14e:	bf04      	itt	eq
 800a150:	782c      	ldrbeq	r4, [r5, #0]
 800a152:	1c95      	addeq	r5, r2, #2
 800a154:	e7cf      	b.n	800a0f6 <_strtol_l.constprop.0+0x3a>
 800a156:	2b00      	cmp	r3, #0
 800a158:	d1da      	bne.n	800a110 <_strtol_l.constprop.0+0x54>
 800a15a:	2c30      	cmp	r4, #48	@ 0x30
 800a15c:	bf0c      	ite	eq
 800a15e:	2308      	moveq	r3, #8
 800a160:	230a      	movne	r3, #10
 800a162:	e7d5      	b.n	800a110 <_strtol_l.constprop.0+0x54>
 800a164:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a168:	2f19      	cmp	r7, #25
 800a16a:	d801      	bhi.n	800a170 <_strtol_l.constprop.0+0xb4>
 800a16c:	3c37      	subs	r4, #55	@ 0x37
 800a16e:	e7de      	b.n	800a12e <_strtol_l.constprop.0+0x72>
 800a170:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a174:	2f19      	cmp	r7, #25
 800a176:	d804      	bhi.n	800a182 <_strtol_l.constprop.0+0xc6>
 800a178:	3c57      	subs	r4, #87	@ 0x57
 800a17a:	e7d8      	b.n	800a12e <_strtol_l.constprop.0+0x72>
 800a17c:	f04f 32ff 	mov.w	r2, #4294967295
 800a180:	e7e1      	b.n	800a146 <_strtol_l.constprop.0+0x8a>
 800a182:	1c53      	adds	r3, r2, #1
 800a184:	d108      	bne.n	800a198 <_strtol_l.constprop.0+0xdc>
 800a186:	2322      	movs	r3, #34	@ 0x22
 800a188:	4660      	mov	r0, ip
 800a18a:	f8ce 3000 	str.w	r3, [lr]
 800a18e:	f1b8 0f00 	cmp.w	r8, #0
 800a192:	d0a0      	beq.n	800a0d6 <_strtol_l.constprop.0+0x1a>
 800a194:	1e69      	subs	r1, r5, #1
 800a196:	e006      	b.n	800a1a6 <_strtol_l.constprop.0+0xea>
 800a198:	b106      	cbz	r6, 800a19c <_strtol_l.constprop.0+0xe0>
 800a19a:	4240      	negs	r0, r0
 800a19c:	f1b8 0f00 	cmp.w	r8, #0
 800a1a0:	d099      	beq.n	800a0d6 <_strtol_l.constprop.0+0x1a>
 800a1a2:	2a00      	cmp	r2, #0
 800a1a4:	d1f6      	bne.n	800a194 <_strtol_l.constprop.0+0xd8>
 800a1a6:	f8c8 1000 	str.w	r1, [r8]
 800a1aa:	e794      	b.n	800a0d6 <_strtol_l.constprop.0+0x1a>
 800a1ac:	0800c451 	.word	0x0800c451

0800a1b0 <_strtol_r>:
 800a1b0:	f7ff bf84 	b.w	800a0bc <_strtol_l.constprop.0>

0800a1b4 <__ssputs_r>:
 800a1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b8:	461f      	mov	r7, r3
 800a1ba:	688e      	ldr	r6, [r1, #8]
 800a1bc:	4682      	mov	sl, r0
 800a1be:	42be      	cmp	r6, r7
 800a1c0:	460c      	mov	r4, r1
 800a1c2:	4690      	mov	r8, r2
 800a1c4:	680b      	ldr	r3, [r1, #0]
 800a1c6:	d82d      	bhi.n	800a224 <__ssputs_r+0x70>
 800a1c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a1d0:	d026      	beq.n	800a220 <__ssputs_r+0x6c>
 800a1d2:	6965      	ldr	r5, [r4, #20]
 800a1d4:	6909      	ldr	r1, [r1, #16]
 800a1d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1da:	eba3 0901 	sub.w	r9, r3, r1
 800a1de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1e2:	1c7b      	adds	r3, r7, #1
 800a1e4:	444b      	add	r3, r9
 800a1e6:	106d      	asrs	r5, r5, #1
 800a1e8:	429d      	cmp	r5, r3
 800a1ea:	bf38      	it	cc
 800a1ec:	461d      	movcc	r5, r3
 800a1ee:	0553      	lsls	r3, r2, #21
 800a1f0:	d527      	bpl.n	800a242 <__ssputs_r+0x8e>
 800a1f2:	4629      	mov	r1, r5
 800a1f4:	f7fe fc2e 	bl	8008a54 <_malloc_r>
 800a1f8:	4606      	mov	r6, r0
 800a1fa:	b360      	cbz	r0, 800a256 <__ssputs_r+0xa2>
 800a1fc:	464a      	mov	r2, r9
 800a1fe:	6921      	ldr	r1, [r4, #16]
 800a200:	f000 fa14 	bl	800a62c <memcpy>
 800a204:	89a3      	ldrh	r3, [r4, #12]
 800a206:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a20a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a20e:	81a3      	strh	r3, [r4, #12]
 800a210:	6126      	str	r6, [r4, #16]
 800a212:	444e      	add	r6, r9
 800a214:	6026      	str	r6, [r4, #0]
 800a216:	463e      	mov	r6, r7
 800a218:	6165      	str	r5, [r4, #20]
 800a21a:	eba5 0509 	sub.w	r5, r5, r9
 800a21e:	60a5      	str	r5, [r4, #8]
 800a220:	42be      	cmp	r6, r7
 800a222:	d900      	bls.n	800a226 <__ssputs_r+0x72>
 800a224:	463e      	mov	r6, r7
 800a226:	4632      	mov	r2, r6
 800a228:	4641      	mov	r1, r8
 800a22a:	6820      	ldr	r0, [r4, #0]
 800a22c:	f000 f9c2 	bl	800a5b4 <memmove>
 800a230:	2000      	movs	r0, #0
 800a232:	68a3      	ldr	r3, [r4, #8]
 800a234:	1b9b      	subs	r3, r3, r6
 800a236:	60a3      	str	r3, [r4, #8]
 800a238:	6823      	ldr	r3, [r4, #0]
 800a23a:	4433      	add	r3, r6
 800a23c:	6023      	str	r3, [r4, #0]
 800a23e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a242:	462a      	mov	r2, r5
 800a244:	f000 fd83 	bl	800ad4e <_realloc_r>
 800a248:	4606      	mov	r6, r0
 800a24a:	2800      	cmp	r0, #0
 800a24c:	d1e0      	bne.n	800a210 <__ssputs_r+0x5c>
 800a24e:	4650      	mov	r0, sl
 800a250:	6921      	ldr	r1, [r4, #16]
 800a252:	f7fe fb8d 	bl	8008970 <_free_r>
 800a256:	230c      	movs	r3, #12
 800a258:	f8ca 3000 	str.w	r3, [sl]
 800a25c:	89a3      	ldrh	r3, [r4, #12]
 800a25e:	f04f 30ff 	mov.w	r0, #4294967295
 800a262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a266:	81a3      	strh	r3, [r4, #12]
 800a268:	e7e9      	b.n	800a23e <__ssputs_r+0x8a>
	...

0800a26c <_svfiprintf_r>:
 800a26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a270:	4698      	mov	r8, r3
 800a272:	898b      	ldrh	r3, [r1, #12]
 800a274:	4607      	mov	r7, r0
 800a276:	061b      	lsls	r3, r3, #24
 800a278:	460d      	mov	r5, r1
 800a27a:	4614      	mov	r4, r2
 800a27c:	b09d      	sub	sp, #116	@ 0x74
 800a27e:	d510      	bpl.n	800a2a2 <_svfiprintf_r+0x36>
 800a280:	690b      	ldr	r3, [r1, #16]
 800a282:	b973      	cbnz	r3, 800a2a2 <_svfiprintf_r+0x36>
 800a284:	2140      	movs	r1, #64	@ 0x40
 800a286:	f7fe fbe5 	bl	8008a54 <_malloc_r>
 800a28a:	6028      	str	r0, [r5, #0]
 800a28c:	6128      	str	r0, [r5, #16]
 800a28e:	b930      	cbnz	r0, 800a29e <_svfiprintf_r+0x32>
 800a290:	230c      	movs	r3, #12
 800a292:	603b      	str	r3, [r7, #0]
 800a294:	f04f 30ff 	mov.w	r0, #4294967295
 800a298:	b01d      	add	sp, #116	@ 0x74
 800a29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29e:	2340      	movs	r3, #64	@ 0x40
 800a2a0:	616b      	str	r3, [r5, #20]
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2a6:	2320      	movs	r3, #32
 800a2a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2ac:	2330      	movs	r3, #48	@ 0x30
 800a2ae:	f04f 0901 	mov.w	r9, #1
 800a2b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2b6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a450 <_svfiprintf_r+0x1e4>
 800a2ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2be:	4623      	mov	r3, r4
 800a2c0:	469a      	mov	sl, r3
 800a2c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2c6:	b10a      	cbz	r2, 800a2cc <_svfiprintf_r+0x60>
 800a2c8:	2a25      	cmp	r2, #37	@ 0x25
 800a2ca:	d1f9      	bne.n	800a2c0 <_svfiprintf_r+0x54>
 800a2cc:	ebba 0b04 	subs.w	fp, sl, r4
 800a2d0:	d00b      	beq.n	800a2ea <_svfiprintf_r+0x7e>
 800a2d2:	465b      	mov	r3, fp
 800a2d4:	4622      	mov	r2, r4
 800a2d6:	4629      	mov	r1, r5
 800a2d8:	4638      	mov	r0, r7
 800a2da:	f7ff ff6b 	bl	800a1b4 <__ssputs_r>
 800a2de:	3001      	adds	r0, #1
 800a2e0:	f000 80a7 	beq.w	800a432 <_svfiprintf_r+0x1c6>
 800a2e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2e6:	445a      	add	r2, fp
 800a2e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	f000 809f 	beq.w	800a432 <_svfiprintf_r+0x1c6>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2fe:	f10a 0a01 	add.w	sl, sl, #1
 800a302:	9304      	str	r3, [sp, #16]
 800a304:	9307      	str	r3, [sp, #28]
 800a306:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a30a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a30c:	4654      	mov	r4, sl
 800a30e:	2205      	movs	r2, #5
 800a310:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a314:	484e      	ldr	r0, [pc, #312]	@ (800a450 <_svfiprintf_r+0x1e4>)
 800a316:	f7fd fcc6 	bl	8007ca6 <memchr>
 800a31a:	9a04      	ldr	r2, [sp, #16]
 800a31c:	b9d8      	cbnz	r0, 800a356 <_svfiprintf_r+0xea>
 800a31e:	06d0      	lsls	r0, r2, #27
 800a320:	bf44      	itt	mi
 800a322:	2320      	movmi	r3, #32
 800a324:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a328:	0711      	lsls	r1, r2, #28
 800a32a:	bf44      	itt	mi
 800a32c:	232b      	movmi	r3, #43	@ 0x2b
 800a32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a332:	f89a 3000 	ldrb.w	r3, [sl]
 800a336:	2b2a      	cmp	r3, #42	@ 0x2a
 800a338:	d015      	beq.n	800a366 <_svfiprintf_r+0xfa>
 800a33a:	4654      	mov	r4, sl
 800a33c:	2000      	movs	r0, #0
 800a33e:	f04f 0c0a 	mov.w	ip, #10
 800a342:	9a07      	ldr	r2, [sp, #28]
 800a344:	4621      	mov	r1, r4
 800a346:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a34a:	3b30      	subs	r3, #48	@ 0x30
 800a34c:	2b09      	cmp	r3, #9
 800a34e:	d94b      	bls.n	800a3e8 <_svfiprintf_r+0x17c>
 800a350:	b1b0      	cbz	r0, 800a380 <_svfiprintf_r+0x114>
 800a352:	9207      	str	r2, [sp, #28]
 800a354:	e014      	b.n	800a380 <_svfiprintf_r+0x114>
 800a356:	eba0 0308 	sub.w	r3, r0, r8
 800a35a:	fa09 f303 	lsl.w	r3, r9, r3
 800a35e:	4313      	orrs	r3, r2
 800a360:	46a2      	mov	sl, r4
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	e7d2      	b.n	800a30c <_svfiprintf_r+0xa0>
 800a366:	9b03      	ldr	r3, [sp, #12]
 800a368:	1d19      	adds	r1, r3, #4
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	9103      	str	r1, [sp, #12]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	bfbb      	ittet	lt
 800a372:	425b      	neglt	r3, r3
 800a374:	f042 0202 	orrlt.w	r2, r2, #2
 800a378:	9307      	strge	r3, [sp, #28]
 800a37a:	9307      	strlt	r3, [sp, #28]
 800a37c:	bfb8      	it	lt
 800a37e:	9204      	strlt	r2, [sp, #16]
 800a380:	7823      	ldrb	r3, [r4, #0]
 800a382:	2b2e      	cmp	r3, #46	@ 0x2e
 800a384:	d10a      	bne.n	800a39c <_svfiprintf_r+0x130>
 800a386:	7863      	ldrb	r3, [r4, #1]
 800a388:	2b2a      	cmp	r3, #42	@ 0x2a
 800a38a:	d132      	bne.n	800a3f2 <_svfiprintf_r+0x186>
 800a38c:	9b03      	ldr	r3, [sp, #12]
 800a38e:	3402      	adds	r4, #2
 800a390:	1d1a      	adds	r2, r3, #4
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	9203      	str	r2, [sp, #12]
 800a396:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a39a:	9305      	str	r3, [sp, #20]
 800a39c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a454 <_svfiprintf_r+0x1e8>
 800a3a0:	2203      	movs	r2, #3
 800a3a2:	4650      	mov	r0, sl
 800a3a4:	7821      	ldrb	r1, [r4, #0]
 800a3a6:	f7fd fc7e 	bl	8007ca6 <memchr>
 800a3aa:	b138      	cbz	r0, 800a3bc <_svfiprintf_r+0x150>
 800a3ac:	2240      	movs	r2, #64	@ 0x40
 800a3ae:	9b04      	ldr	r3, [sp, #16]
 800a3b0:	eba0 000a 	sub.w	r0, r0, sl
 800a3b4:	4082      	lsls	r2, r0
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	3401      	adds	r4, #1
 800a3ba:	9304      	str	r3, [sp, #16]
 800a3bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3c0:	2206      	movs	r2, #6
 800a3c2:	4825      	ldr	r0, [pc, #148]	@ (800a458 <_svfiprintf_r+0x1ec>)
 800a3c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3c8:	f7fd fc6d 	bl	8007ca6 <memchr>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d036      	beq.n	800a43e <_svfiprintf_r+0x1d2>
 800a3d0:	4b22      	ldr	r3, [pc, #136]	@ (800a45c <_svfiprintf_r+0x1f0>)
 800a3d2:	bb1b      	cbnz	r3, 800a41c <_svfiprintf_r+0x1b0>
 800a3d4:	9b03      	ldr	r3, [sp, #12]
 800a3d6:	3307      	adds	r3, #7
 800a3d8:	f023 0307 	bic.w	r3, r3, #7
 800a3dc:	3308      	adds	r3, #8
 800a3de:	9303      	str	r3, [sp, #12]
 800a3e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3e2:	4433      	add	r3, r6
 800a3e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3e6:	e76a      	b.n	800a2be <_svfiprintf_r+0x52>
 800a3e8:	460c      	mov	r4, r1
 800a3ea:	2001      	movs	r0, #1
 800a3ec:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3f0:	e7a8      	b.n	800a344 <_svfiprintf_r+0xd8>
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	f04f 0c0a 	mov.w	ip, #10
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	3401      	adds	r4, #1
 800a3fc:	9305      	str	r3, [sp, #20]
 800a3fe:	4620      	mov	r0, r4
 800a400:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a404:	3a30      	subs	r2, #48	@ 0x30
 800a406:	2a09      	cmp	r2, #9
 800a408:	d903      	bls.n	800a412 <_svfiprintf_r+0x1a6>
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d0c6      	beq.n	800a39c <_svfiprintf_r+0x130>
 800a40e:	9105      	str	r1, [sp, #20]
 800a410:	e7c4      	b.n	800a39c <_svfiprintf_r+0x130>
 800a412:	4604      	mov	r4, r0
 800a414:	2301      	movs	r3, #1
 800a416:	fb0c 2101 	mla	r1, ip, r1, r2
 800a41a:	e7f0      	b.n	800a3fe <_svfiprintf_r+0x192>
 800a41c:	ab03      	add	r3, sp, #12
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	462a      	mov	r2, r5
 800a422:	4638      	mov	r0, r7
 800a424:	4b0e      	ldr	r3, [pc, #56]	@ (800a460 <_svfiprintf_r+0x1f4>)
 800a426:	a904      	add	r1, sp, #16
 800a428:	f7fc fcca 	bl	8006dc0 <_printf_float>
 800a42c:	1c42      	adds	r2, r0, #1
 800a42e:	4606      	mov	r6, r0
 800a430:	d1d6      	bne.n	800a3e0 <_svfiprintf_r+0x174>
 800a432:	89ab      	ldrh	r3, [r5, #12]
 800a434:	065b      	lsls	r3, r3, #25
 800a436:	f53f af2d 	bmi.w	800a294 <_svfiprintf_r+0x28>
 800a43a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a43c:	e72c      	b.n	800a298 <_svfiprintf_r+0x2c>
 800a43e:	ab03      	add	r3, sp, #12
 800a440:	9300      	str	r3, [sp, #0]
 800a442:	462a      	mov	r2, r5
 800a444:	4638      	mov	r0, r7
 800a446:	4b06      	ldr	r3, [pc, #24]	@ (800a460 <_svfiprintf_r+0x1f4>)
 800a448:	a904      	add	r1, sp, #16
 800a44a:	f7fc ff57 	bl	80072fc <_printf_i>
 800a44e:	e7ed      	b.n	800a42c <_svfiprintf_r+0x1c0>
 800a450:	0800c551 	.word	0x0800c551
 800a454:	0800c557 	.word	0x0800c557
 800a458:	0800c55b 	.word	0x0800c55b
 800a45c:	08006dc1 	.word	0x08006dc1
 800a460:	0800a1b5 	.word	0x0800a1b5

0800a464 <__sflush_r>:
 800a464:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a46a:	0716      	lsls	r6, r2, #28
 800a46c:	4605      	mov	r5, r0
 800a46e:	460c      	mov	r4, r1
 800a470:	d454      	bmi.n	800a51c <__sflush_r+0xb8>
 800a472:	684b      	ldr	r3, [r1, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	dc02      	bgt.n	800a47e <__sflush_r+0x1a>
 800a478:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	dd48      	ble.n	800a510 <__sflush_r+0xac>
 800a47e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a480:	2e00      	cmp	r6, #0
 800a482:	d045      	beq.n	800a510 <__sflush_r+0xac>
 800a484:	2300      	movs	r3, #0
 800a486:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a48a:	682f      	ldr	r7, [r5, #0]
 800a48c:	6a21      	ldr	r1, [r4, #32]
 800a48e:	602b      	str	r3, [r5, #0]
 800a490:	d030      	beq.n	800a4f4 <__sflush_r+0x90>
 800a492:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a494:	89a3      	ldrh	r3, [r4, #12]
 800a496:	0759      	lsls	r1, r3, #29
 800a498:	d505      	bpl.n	800a4a6 <__sflush_r+0x42>
 800a49a:	6863      	ldr	r3, [r4, #4]
 800a49c:	1ad2      	subs	r2, r2, r3
 800a49e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4a0:	b10b      	cbz	r3, 800a4a6 <__sflush_r+0x42>
 800a4a2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4a4:	1ad2      	subs	r2, r2, r3
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4ac:	6a21      	ldr	r1, [r4, #32]
 800a4ae:	47b0      	blx	r6
 800a4b0:	1c43      	adds	r3, r0, #1
 800a4b2:	89a3      	ldrh	r3, [r4, #12]
 800a4b4:	d106      	bne.n	800a4c4 <__sflush_r+0x60>
 800a4b6:	6829      	ldr	r1, [r5, #0]
 800a4b8:	291d      	cmp	r1, #29
 800a4ba:	d82b      	bhi.n	800a514 <__sflush_r+0xb0>
 800a4bc:	4a28      	ldr	r2, [pc, #160]	@ (800a560 <__sflush_r+0xfc>)
 800a4be:	410a      	asrs	r2, r1
 800a4c0:	07d6      	lsls	r6, r2, #31
 800a4c2:	d427      	bmi.n	800a514 <__sflush_r+0xb0>
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	6062      	str	r2, [r4, #4]
 800a4c8:	6922      	ldr	r2, [r4, #16]
 800a4ca:	04d9      	lsls	r1, r3, #19
 800a4cc:	6022      	str	r2, [r4, #0]
 800a4ce:	d504      	bpl.n	800a4da <__sflush_r+0x76>
 800a4d0:	1c42      	adds	r2, r0, #1
 800a4d2:	d101      	bne.n	800a4d8 <__sflush_r+0x74>
 800a4d4:	682b      	ldr	r3, [r5, #0]
 800a4d6:	b903      	cbnz	r3, 800a4da <__sflush_r+0x76>
 800a4d8:	6560      	str	r0, [r4, #84]	@ 0x54
 800a4da:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4dc:	602f      	str	r7, [r5, #0]
 800a4de:	b1b9      	cbz	r1, 800a510 <__sflush_r+0xac>
 800a4e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4e4:	4299      	cmp	r1, r3
 800a4e6:	d002      	beq.n	800a4ee <__sflush_r+0x8a>
 800a4e8:	4628      	mov	r0, r5
 800a4ea:	f7fe fa41 	bl	8008970 <_free_r>
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4f2:	e00d      	b.n	800a510 <__sflush_r+0xac>
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	4628      	mov	r0, r5
 800a4f8:	47b0      	blx	r6
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	1c50      	adds	r0, r2, #1
 800a4fe:	d1c9      	bne.n	800a494 <__sflush_r+0x30>
 800a500:	682b      	ldr	r3, [r5, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d0c6      	beq.n	800a494 <__sflush_r+0x30>
 800a506:	2b1d      	cmp	r3, #29
 800a508:	d001      	beq.n	800a50e <__sflush_r+0xaa>
 800a50a:	2b16      	cmp	r3, #22
 800a50c:	d11d      	bne.n	800a54a <__sflush_r+0xe6>
 800a50e:	602f      	str	r7, [r5, #0]
 800a510:	2000      	movs	r0, #0
 800a512:	e021      	b.n	800a558 <__sflush_r+0xf4>
 800a514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a518:	b21b      	sxth	r3, r3
 800a51a:	e01a      	b.n	800a552 <__sflush_r+0xee>
 800a51c:	690f      	ldr	r7, [r1, #16]
 800a51e:	2f00      	cmp	r7, #0
 800a520:	d0f6      	beq.n	800a510 <__sflush_r+0xac>
 800a522:	0793      	lsls	r3, r2, #30
 800a524:	bf18      	it	ne
 800a526:	2300      	movne	r3, #0
 800a528:	680e      	ldr	r6, [r1, #0]
 800a52a:	bf08      	it	eq
 800a52c:	694b      	ldreq	r3, [r1, #20]
 800a52e:	1bf6      	subs	r6, r6, r7
 800a530:	600f      	str	r7, [r1, #0]
 800a532:	608b      	str	r3, [r1, #8]
 800a534:	2e00      	cmp	r6, #0
 800a536:	ddeb      	ble.n	800a510 <__sflush_r+0xac>
 800a538:	4633      	mov	r3, r6
 800a53a:	463a      	mov	r2, r7
 800a53c:	4628      	mov	r0, r5
 800a53e:	6a21      	ldr	r1, [r4, #32]
 800a540:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a544:	47e0      	blx	ip
 800a546:	2800      	cmp	r0, #0
 800a548:	dc07      	bgt.n	800a55a <__sflush_r+0xf6>
 800a54a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a54e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a552:	f04f 30ff 	mov.w	r0, #4294967295
 800a556:	81a3      	strh	r3, [r4, #12]
 800a558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a55a:	4407      	add	r7, r0
 800a55c:	1a36      	subs	r6, r6, r0
 800a55e:	e7e9      	b.n	800a534 <__sflush_r+0xd0>
 800a560:	dfbffffe 	.word	0xdfbffffe

0800a564 <_fflush_r>:
 800a564:	b538      	push	{r3, r4, r5, lr}
 800a566:	690b      	ldr	r3, [r1, #16]
 800a568:	4605      	mov	r5, r0
 800a56a:	460c      	mov	r4, r1
 800a56c:	b913      	cbnz	r3, 800a574 <_fflush_r+0x10>
 800a56e:	2500      	movs	r5, #0
 800a570:	4628      	mov	r0, r5
 800a572:	bd38      	pop	{r3, r4, r5, pc}
 800a574:	b118      	cbz	r0, 800a57e <_fflush_r+0x1a>
 800a576:	6a03      	ldr	r3, [r0, #32]
 800a578:	b90b      	cbnz	r3, 800a57e <_fflush_r+0x1a>
 800a57a:	f7fd fa7b 	bl	8007a74 <__sinit>
 800a57e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d0f3      	beq.n	800a56e <_fflush_r+0xa>
 800a586:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a588:	07d0      	lsls	r0, r2, #31
 800a58a:	d404      	bmi.n	800a596 <_fflush_r+0x32>
 800a58c:	0599      	lsls	r1, r3, #22
 800a58e:	d402      	bmi.n	800a596 <_fflush_r+0x32>
 800a590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a592:	f7fd fb86 	bl	8007ca2 <__retarget_lock_acquire_recursive>
 800a596:	4628      	mov	r0, r5
 800a598:	4621      	mov	r1, r4
 800a59a:	f7ff ff63 	bl	800a464 <__sflush_r>
 800a59e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5a0:	4605      	mov	r5, r0
 800a5a2:	07da      	lsls	r2, r3, #31
 800a5a4:	d4e4      	bmi.n	800a570 <_fflush_r+0xc>
 800a5a6:	89a3      	ldrh	r3, [r4, #12]
 800a5a8:	059b      	lsls	r3, r3, #22
 800a5aa:	d4e1      	bmi.n	800a570 <_fflush_r+0xc>
 800a5ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5ae:	f7fd fb79 	bl	8007ca4 <__retarget_lock_release_recursive>
 800a5b2:	e7dd      	b.n	800a570 <_fflush_r+0xc>

0800a5b4 <memmove>:
 800a5b4:	4288      	cmp	r0, r1
 800a5b6:	b510      	push	{r4, lr}
 800a5b8:	eb01 0402 	add.w	r4, r1, r2
 800a5bc:	d902      	bls.n	800a5c4 <memmove+0x10>
 800a5be:	4284      	cmp	r4, r0
 800a5c0:	4623      	mov	r3, r4
 800a5c2:	d807      	bhi.n	800a5d4 <memmove+0x20>
 800a5c4:	1e43      	subs	r3, r0, #1
 800a5c6:	42a1      	cmp	r1, r4
 800a5c8:	d008      	beq.n	800a5dc <memmove+0x28>
 800a5ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5d2:	e7f8      	b.n	800a5c6 <memmove+0x12>
 800a5d4:	4601      	mov	r1, r0
 800a5d6:	4402      	add	r2, r0
 800a5d8:	428a      	cmp	r2, r1
 800a5da:	d100      	bne.n	800a5de <memmove+0x2a>
 800a5dc:	bd10      	pop	{r4, pc}
 800a5de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5e6:	e7f7      	b.n	800a5d8 <memmove+0x24>

0800a5e8 <strncmp>:
 800a5e8:	b510      	push	{r4, lr}
 800a5ea:	b16a      	cbz	r2, 800a608 <strncmp+0x20>
 800a5ec:	3901      	subs	r1, #1
 800a5ee:	1884      	adds	r4, r0, r2
 800a5f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	d103      	bne.n	800a604 <strncmp+0x1c>
 800a5fc:	42a0      	cmp	r0, r4
 800a5fe:	d001      	beq.n	800a604 <strncmp+0x1c>
 800a600:	2a00      	cmp	r2, #0
 800a602:	d1f5      	bne.n	800a5f0 <strncmp+0x8>
 800a604:	1ad0      	subs	r0, r2, r3
 800a606:	bd10      	pop	{r4, pc}
 800a608:	4610      	mov	r0, r2
 800a60a:	e7fc      	b.n	800a606 <strncmp+0x1e>

0800a60c <_sbrk_r>:
 800a60c:	b538      	push	{r3, r4, r5, lr}
 800a60e:	2300      	movs	r3, #0
 800a610:	4d05      	ldr	r5, [pc, #20]	@ (800a628 <_sbrk_r+0x1c>)
 800a612:	4604      	mov	r4, r0
 800a614:	4608      	mov	r0, r1
 800a616:	602b      	str	r3, [r5, #0]
 800a618:	f7f7 ff56 	bl	80024c8 <_sbrk>
 800a61c:	1c43      	adds	r3, r0, #1
 800a61e:	d102      	bne.n	800a626 <_sbrk_r+0x1a>
 800a620:	682b      	ldr	r3, [r5, #0]
 800a622:	b103      	cbz	r3, 800a626 <_sbrk_r+0x1a>
 800a624:	6023      	str	r3, [r4, #0]
 800a626:	bd38      	pop	{r3, r4, r5, pc}
 800a628:	20000914 	.word	0x20000914

0800a62c <memcpy>:
 800a62c:	440a      	add	r2, r1
 800a62e:	4291      	cmp	r1, r2
 800a630:	f100 33ff 	add.w	r3, r0, #4294967295
 800a634:	d100      	bne.n	800a638 <memcpy+0xc>
 800a636:	4770      	bx	lr
 800a638:	b510      	push	{r4, lr}
 800a63a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a63e:	4291      	cmp	r1, r2
 800a640:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a644:	d1f9      	bne.n	800a63a <memcpy+0xe>
 800a646:	bd10      	pop	{r4, pc}

0800a648 <nan>:
 800a648:	2000      	movs	r0, #0
 800a64a:	4901      	ldr	r1, [pc, #4]	@ (800a650 <nan+0x8>)
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	7ff80000 	.word	0x7ff80000

0800a654 <__assert_func>:
 800a654:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a656:	4614      	mov	r4, r2
 800a658:	461a      	mov	r2, r3
 800a65a:	4b09      	ldr	r3, [pc, #36]	@ (800a680 <__assert_func+0x2c>)
 800a65c:	4605      	mov	r5, r0
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	68d8      	ldr	r0, [r3, #12]
 800a662:	b954      	cbnz	r4, 800a67a <__assert_func+0x26>
 800a664:	4b07      	ldr	r3, [pc, #28]	@ (800a684 <__assert_func+0x30>)
 800a666:	461c      	mov	r4, r3
 800a668:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a66c:	9100      	str	r1, [sp, #0]
 800a66e:	462b      	mov	r3, r5
 800a670:	4905      	ldr	r1, [pc, #20]	@ (800a688 <__assert_func+0x34>)
 800a672:	f000 fba7 	bl	800adc4 <fiprintf>
 800a676:	f000 fbb7 	bl	800ade8 <abort>
 800a67a:	4b04      	ldr	r3, [pc, #16]	@ (800a68c <__assert_func+0x38>)
 800a67c:	e7f4      	b.n	800a668 <__assert_func+0x14>
 800a67e:	bf00      	nop
 800a680:	20000018 	.word	0x20000018
 800a684:	0800c5a5 	.word	0x0800c5a5
 800a688:	0800c577 	.word	0x0800c577
 800a68c:	0800c56a 	.word	0x0800c56a

0800a690 <_calloc_r>:
 800a690:	b570      	push	{r4, r5, r6, lr}
 800a692:	fba1 5402 	umull	r5, r4, r1, r2
 800a696:	b93c      	cbnz	r4, 800a6a8 <_calloc_r+0x18>
 800a698:	4629      	mov	r1, r5
 800a69a:	f7fe f9db 	bl	8008a54 <_malloc_r>
 800a69e:	4606      	mov	r6, r0
 800a6a0:	b928      	cbnz	r0, 800a6ae <_calloc_r+0x1e>
 800a6a2:	2600      	movs	r6, #0
 800a6a4:	4630      	mov	r0, r6
 800a6a6:	bd70      	pop	{r4, r5, r6, pc}
 800a6a8:	220c      	movs	r2, #12
 800a6aa:	6002      	str	r2, [r0, #0]
 800a6ac:	e7f9      	b.n	800a6a2 <_calloc_r+0x12>
 800a6ae:	462a      	mov	r2, r5
 800a6b0:	4621      	mov	r1, r4
 800a6b2:	f7fd fa78 	bl	8007ba6 <memset>
 800a6b6:	e7f5      	b.n	800a6a4 <_calloc_r+0x14>

0800a6b8 <rshift>:
 800a6b8:	6903      	ldr	r3, [r0, #16]
 800a6ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a6c2:	f100 0414 	add.w	r4, r0, #20
 800a6c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a6ca:	dd46      	ble.n	800a75a <rshift+0xa2>
 800a6cc:	f011 011f 	ands.w	r1, r1, #31
 800a6d0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a6d4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a6d8:	d10c      	bne.n	800a6f4 <rshift+0x3c>
 800a6da:	4629      	mov	r1, r5
 800a6dc:	f100 0710 	add.w	r7, r0, #16
 800a6e0:	42b1      	cmp	r1, r6
 800a6e2:	d335      	bcc.n	800a750 <rshift+0x98>
 800a6e4:	1a9b      	subs	r3, r3, r2
 800a6e6:	009b      	lsls	r3, r3, #2
 800a6e8:	1eea      	subs	r2, r5, #3
 800a6ea:	4296      	cmp	r6, r2
 800a6ec:	bf38      	it	cc
 800a6ee:	2300      	movcc	r3, #0
 800a6f0:	4423      	add	r3, r4
 800a6f2:	e015      	b.n	800a720 <rshift+0x68>
 800a6f4:	46a1      	mov	r9, r4
 800a6f6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a6fa:	f1c1 0820 	rsb	r8, r1, #32
 800a6fe:	40cf      	lsrs	r7, r1
 800a700:	f105 0e04 	add.w	lr, r5, #4
 800a704:	4576      	cmp	r6, lr
 800a706:	46f4      	mov	ip, lr
 800a708:	d816      	bhi.n	800a738 <rshift+0x80>
 800a70a:	1a9a      	subs	r2, r3, r2
 800a70c:	0092      	lsls	r2, r2, #2
 800a70e:	3a04      	subs	r2, #4
 800a710:	3501      	adds	r5, #1
 800a712:	42ae      	cmp	r6, r5
 800a714:	bf38      	it	cc
 800a716:	2200      	movcc	r2, #0
 800a718:	18a3      	adds	r3, r4, r2
 800a71a:	50a7      	str	r7, [r4, r2]
 800a71c:	b107      	cbz	r7, 800a720 <rshift+0x68>
 800a71e:	3304      	adds	r3, #4
 800a720:	42a3      	cmp	r3, r4
 800a722:	eba3 0204 	sub.w	r2, r3, r4
 800a726:	bf08      	it	eq
 800a728:	2300      	moveq	r3, #0
 800a72a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a72e:	6102      	str	r2, [r0, #16]
 800a730:	bf08      	it	eq
 800a732:	6143      	streq	r3, [r0, #20]
 800a734:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a738:	f8dc c000 	ldr.w	ip, [ip]
 800a73c:	fa0c fc08 	lsl.w	ip, ip, r8
 800a740:	ea4c 0707 	orr.w	r7, ip, r7
 800a744:	f849 7b04 	str.w	r7, [r9], #4
 800a748:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a74c:	40cf      	lsrs	r7, r1
 800a74e:	e7d9      	b.n	800a704 <rshift+0x4c>
 800a750:	f851 cb04 	ldr.w	ip, [r1], #4
 800a754:	f847 cf04 	str.w	ip, [r7, #4]!
 800a758:	e7c2      	b.n	800a6e0 <rshift+0x28>
 800a75a:	4623      	mov	r3, r4
 800a75c:	e7e0      	b.n	800a720 <rshift+0x68>

0800a75e <__hexdig_fun>:
 800a75e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a762:	2b09      	cmp	r3, #9
 800a764:	d802      	bhi.n	800a76c <__hexdig_fun+0xe>
 800a766:	3820      	subs	r0, #32
 800a768:	b2c0      	uxtb	r0, r0
 800a76a:	4770      	bx	lr
 800a76c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a770:	2b05      	cmp	r3, #5
 800a772:	d801      	bhi.n	800a778 <__hexdig_fun+0x1a>
 800a774:	3847      	subs	r0, #71	@ 0x47
 800a776:	e7f7      	b.n	800a768 <__hexdig_fun+0xa>
 800a778:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a77c:	2b05      	cmp	r3, #5
 800a77e:	d801      	bhi.n	800a784 <__hexdig_fun+0x26>
 800a780:	3827      	subs	r0, #39	@ 0x27
 800a782:	e7f1      	b.n	800a768 <__hexdig_fun+0xa>
 800a784:	2000      	movs	r0, #0
 800a786:	4770      	bx	lr

0800a788 <__gethex>:
 800a788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a78c:	468a      	mov	sl, r1
 800a78e:	4690      	mov	r8, r2
 800a790:	b085      	sub	sp, #20
 800a792:	9302      	str	r3, [sp, #8]
 800a794:	680b      	ldr	r3, [r1, #0]
 800a796:	9001      	str	r0, [sp, #4]
 800a798:	1c9c      	adds	r4, r3, #2
 800a79a:	46a1      	mov	r9, r4
 800a79c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a7a0:	2830      	cmp	r0, #48	@ 0x30
 800a7a2:	d0fa      	beq.n	800a79a <__gethex+0x12>
 800a7a4:	eba9 0303 	sub.w	r3, r9, r3
 800a7a8:	f1a3 0b02 	sub.w	fp, r3, #2
 800a7ac:	f7ff ffd7 	bl	800a75e <__hexdig_fun>
 800a7b0:	4605      	mov	r5, r0
 800a7b2:	2800      	cmp	r0, #0
 800a7b4:	d168      	bne.n	800a888 <__gethex+0x100>
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	4648      	mov	r0, r9
 800a7ba:	499f      	ldr	r1, [pc, #636]	@ (800aa38 <__gethex+0x2b0>)
 800a7bc:	f7ff ff14 	bl	800a5e8 <strncmp>
 800a7c0:	4607      	mov	r7, r0
 800a7c2:	2800      	cmp	r0, #0
 800a7c4:	d167      	bne.n	800a896 <__gethex+0x10e>
 800a7c6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a7ca:	4626      	mov	r6, r4
 800a7cc:	f7ff ffc7 	bl	800a75e <__hexdig_fun>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d062      	beq.n	800a89a <__gethex+0x112>
 800a7d4:	4623      	mov	r3, r4
 800a7d6:	7818      	ldrb	r0, [r3, #0]
 800a7d8:	4699      	mov	r9, r3
 800a7da:	2830      	cmp	r0, #48	@ 0x30
 800a7dc:	f103 0301 	add.w	r3, r3, #1
 800a7e0:	d0f9      	beq.n	800a7d6 <__gethex+0x4e>
 800a7e2:	f7ff ffbc 	bl	800a75e <__hexdig_fun>
 800a7e6:	fab0 f580 	clz	r5, r0
 800a7ea:	f04f 0b01 	mov.w	fp, #1
 800a7ee:	096d      	lsrs	r5, r5, #5
 800a7f0:	464a      	mov	r2, r9
 800a7f2:	4616      	mov	r6, r2
 800a7f4:	7830      	ldrb	r0, [r6, #0]
 800a7f6:	3201      	adds	r2, #1
 800a7f8:	f7ff ffb1 	bl	800a75e <__hexdig_fun>
 800a7fc:	2800      	cmp	r0, #0
 800a7fe:	d1f8      	bne.n	800a7f2 <__gethex+0x6a>
 800a800:	2201      	movs	r2, #1
 800a802:	4630      	mov	r0, r6
 800a804:	498c      	ldr	r1, [pc, #560]	@ (800aa38 <__gethex+0x2b0>)
 800a806:	f7ff feef 	bl	800a5e8 <strncmp>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d13f      	bne.n	800a88e <__gethex+0x106>
 800a80e:	b944      	cbnz	r4, 800a822 <__gethex+0x9a>
 800a810:	1c74      	adds	r4, r6, #1
 800a812:	4622      	mov	r2, r4
 800a814:	4616      	mov	r6, r2
 800a816:	7830      	ldrb	r0, [r6, #0]
 800a818:	3201      	adds	r2, #1
 800a81a:	f7ff ffa0 	bl	800a75e <__hexdig_fun>
 800a81e:	2800      	cmp	r0, #0
 800a820:	d1f8      	bne.n	800a814 <__gethex+0x8c>
 800a822:	1ba4      	subs	r4, r4, r6
 800a824:	00a7      	lsls	r7, r4, #2
 800a826:	7833      	ldrb	r3, [r6, #0]
 800a828:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a82c:	2b50      	cmp	r3, #80	@ 0x50
 800a82e:	d13e      	bne.n	800a8ae <__gethex+0x126>
 800a830:	7873      	ldrb	r3, [r6, #1]
 800a832:	2b2b      	cmp	r3, #43	@ 0x2b
 800a834:	d033      	beq.n	800a89e <__gethex+0x116>
 800a836:	2b2d      	cmp	r3, #45	@ 0x2d
 800a838:	d034      	beq.n	800a8a4 <__gethex+0x11c>
 800a83a:	2400      	movs	r4, #0
 800a83c:	1c71      	adds	r1, r6, #1
 800a83e:	7808      	ldrb	r0, [r1, #0]
 800a840:	f7ff ff8d 	bl	800a75e <__hexdig_fun>
 800a844:	1e43      	subs	r3, r0, #1
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b18      	cmp	r3, #24
 800a84a:	d830      	bhi.n	800a8ae <__gethex+0x126>
 800a84c:	f1a0 0210 	sub.w	r2, r0, #16
 800a850:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a854:	f7ff ff83 	bl	800a75e <__hexdig_fun>
 800a858:	f100 3cff 	add.w	ip, r0, #4294967295
 800a85c:	fa5f fc8c 	uxtb.w	ip, ip
 800a860:	f1bc 0f18 	cmp.w	ip, #24
 800a864:	f04f 030a 	mov.w	r3, #10
 800a868:	d91e      	bls.n	800a8a8 <__gethex+0x120>
 800a86a:	b104      	cbz	r4, 800a86e <__gethex+0xe6>
 800a86c:	4252      	negs	r2, r2
 800a86e:	4417      	add	r7, r2
 800a870:	f8ca 1000 	str.w	r1, [sl]
 800a874:	b1ed      	cbz	r5, 800a8b2 <__gethex+0x12a>
 800a876:	f1bb 0f00 	cmp.w	fp, #0
 800a87a:	bf0c      	ite	eq
 800a87c:	2506      	moveq	r5, #6
 800a87e:	2500      	movne	r5, #0
 800a880:	4628      	mov	r0, r5
 800a882:	b005      	add	sp, #20
 800a884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a888:	2500      	movs	r5, #0
 800a88a:	462c      	mov	r4, r5
 800a88c:	e7b0      	b.n	800a7f0 <__gethex+0x68>
 800a88e:	2c00      	cmp	r4, #0
 800a890:	d1c7      	bne.n	800a822 <__gethex+0x9a>
 800a892:	4627      	mov	r7, r4
 800a894:	e7c7      	b.n	800a826 <__gethex+0x9e>
 800a896:	464e      	mov	r6, r9
 800a898:	462f      	mov	r7, r5
 800a89a:	2501      	movs	r5, #1
 800a89c:	e7c3      	b.n	800a826 <__gethex+0x9e>
 800a89e:	2400      	movs	r4, #0
 800a8a0:	1cb1      	adds	r1, r6, #2
 800a8a2:	e7cc      	b.n	800a83e <__gethex+0xb6>
 800a8a4:	2401      	movs	r4, #1
 800a8a6:	e7fb      	b.n	800a8a0 <__gethex+0x118>
 800a8a8:	fb03 0002 	mla	r0, r3, r2, r0
 800a8ac:	e7ce      	b.n	800a84c <__gethex+0xc4>
 800a8ae:	4631      	mov	r1, r6
 800a8b0:	e7de      	b.n	800a870 <__gethex+0xe8>
 800a8b2:	4629      	mov	r1, r5
 800a8b4:	eba6 0309 	sub.w	r3, r6, r9
 800a8b8:	3b01      	subs	r3, #1
 800a8ba:	2b07      	cmp	r3, #7
 800a8bc:	dc0a      	bgt.n	800a8d4 <__gethex+0x14c>
 800a8be:	9801      	ldr	r0, [sp, #4]
 800a8c0:	f7fe f954 	bl	8008b6c <_Balloc>
 800a8c4:	4604      	mov	r4, r0
 800a8c6:	b940      	cbnz	r0, 800a8da <__gethex+0x152>
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	21e4      	movs	r1, #228	@ 0xe4
 800a8cc:	4b5b      	ldr	r3, [pc, #364]	@ (800aa3c <__gethex+0x2b4>)
 800a8ce:	485c      	ldr	r0, [pc, #368]	@ (800aa40 <__gethex+0x2b8>)
 800a8d0:	f7ff fec0 	bl	800a654 <__assert_func>
 800a8d4:	3101      	adds	r1, #1
 800a8d6:	105b      	asrs	r3, r3, #1
 800a8d8:	e7ef      	b.n	800a8ba <__gethex+0x132>
 800a8da:	2300      	movs	r3, #0
 800a8dc:	f100 0a14 	add.w	sl, r0, #20
 800a8e0:	4655      	mov	r5, sl
 800a8e2:	469b      	mov	fp, r3
 800a8e4:	45b1      	cmp	r9, r6
 800a8e6:	d337      	bcc.n	800a958 <__gethex+0x1d0>
 800a8e8:	f845 bb04 	str.w	fp, [r5], #4
 800a8ec:	eba5 050a 	sub.w	r5, r5, sl
 800a8f0:	10ad      	asrs	r5, r5, #2
 800a8f2:	6125      	str	r5, [r4, #16]
 800a8f4:	4658      	mov	r0, fp
 800a8f6:	f7fe fa2b 	bl	8008d50 <__hi0bits>
 800a8fa:	016d      	lsls	r5, r5, #5
 800a8fc:	f8d8 6000 	ldr.w	r6, [r8]
 800a900:	1a2d      	subs	r5, r5, r0
 800a902:	42b5      	cmp	r5, r6
 800a904:	dd54      	ble.n	800a9b0 <__gethex+0x228>
 800a906:	1bad      	subs	r5, r5, r6
 800a908:	4629      	mov	r1, r5
 800a90a:	4620      	mov	r0, r4
 800a90c:	f7fe fdb3 	bl	8009476 <__any_on>
 800a910:	4681      	mov	r9, r0
 800a912:	b178      	cbz	r0, 800a934 <__gethex+0x1ac>
 800a914:	f04f 0901 	mov.w	r9, #1
 800a918:	1e6b      	subs	r3, r5, #1
 800a91a:	1159      	asrs	r1, r3, #5
 800a91c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a920:	f003 021f 	and.w	r2, r3, #31
 800a924:	fa09 f202 	lsl.w	r2, r9, r2
 800a928:	420a      	tst	r2, r1
 800a92a:	d003      	beq.n	800a934 <__gethex+0x1ac>
 800a92c:	454b      	cmp	r3, r9
 800a92e:	dc36      	bgt.n	800a99e <__gethex+0x216>
 800a930:	f04f 0902 	mov.w	r9, #2
 800a934:	4629      	mov	r1, r5
 800a936:	4620      	mov	r0, r4
 800a938:	f7ff febe 	bl	800a6b8 <rshift>
 800a93c:	442f      	add	r7, r5
 800a93e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a942:	42bb      	cmp	r3, r7
 800a944:	da42      	bge.n	800a9cc <__gethex+0x244>
 800a946:	4621      	mov	r1, r4
 800a948:	9801      	ldr	r0, [sp, #4]
 800a94a:	f7fe f94f 	bl	8008bec <_Bfree>
 800a94e:	2300      	movs	r3, #0
 800a950:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a952:	25a3      	movs	r5, #163	@ 0xa3
 800a954:	6013      	str	r3, [r2, #0]
 800a956:	e793      	b.n	800a880 <__gethex+0xf8>
 800a958:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a95c:	2a2e      	cmp	r2, #46	@ 0x2e
 800a95e:	d012      	beq.n	800a986 <__gethex+0x1fe>
 800a960:	2b20      	cmp	r3, #32
 800a962:	d104      	bne.n	800a96e <__gethex+0x1e6>
 800a964:	f845 bb04 	str.w	fp, [r5], #4
 800a968:	f04f 0b00 	mov.w	fp, #0
 800a96c:	465b      	mov	r3, fp
 800a96e:	7830      	ldrb	r0, [r6, #0]
 800a970:	9303      	str	r3, [sp, #12]
 800a972:	f7ff fef4 	bl	800a75e <__hexdig_fun>
 800a976:	9b03      	ldr	r3, [sp, #12]
 800a978:	f000 000f 	and.w	r0, r0, #15
 800a97c:	4098      	lsls	r0, r3
 800a97e:	ea4b 0b00 	orr.w	fp, fp, r0
 800a982:	3304      	adds	r3, #4
 800a984:	e7ae      	b.n	800a8e4 <__gethex+0x15c>
 800a986:	45b1      	cmp	r9, r6
 800a988:	d8ea      	bhi.n	800a960 <__gethex+0x1d8>
 800a98a:	2201      	movs	r2, #1
 800a98c:	4630      	mov	r0, r6
 800a98e:	492a      	ldr	r1, [pc, #168]	@ (800aa38 <__gethex+0x2b0>)
 800a990:	9303      	str	r3, [sp, #12]
 800a992:	f7ff fe29 	bl	800a5e8 <strncmp>
 800a996:	9b03      	ldr	r3, [sp, #12]
 800a998:	2800      	cmp	r0, #0
 800a99a:	d1e1      	bne.n	800a960 <__gethex+0x1d8>
 800a99c:	e7a2      	b.n	800a8e4 <__gethex+0x15c>
 800a99e:	4620      	mov	r0, r4
 800a9a0:	1ea9      	subs	r1, r5, #2
 800a9a2:	f7fe fd68 	bl	8009476 <__any_on>
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	d0c2      	beq.n	800a930 <__gethex+0x1a8>
 800a9aa:	f04f 0903 	mov.w	r9, #3
 800a9ae:	e7c1      	b.n	800a934 <__gethex+0x1ac>
 800a9b0:	da09      	bge.n	800a9c6 <__gethex+0x23e>
 800a9b2:	1b75      	subs	r5, r6, r5
 800a9b4:	4621      	mov	r1, r4
 800a9b6:	462a      	mov	r2, r5
 800a9b8:	9801      	ldr	r0, [sp, #4]
 800a9ba:	f7fe fb2d 	bl	8009018 <__lshift>
 800a9be:	4604      	mov	r4, r0
 800a9c0:	1b7f      	subs	r7, r7, r5
 800a9c2:	f100 0a14 	add.w	sl, r0, #20
 800a9c6:	f04f 0900 	mov.w	r9, #0
 800a9ca:	e7b8      	b.n	800a93e <__gethex+0x1b6>
 800a9cc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a9d0:	42bd      	cmp	r5, r7
 800a9d2:	dd6f      	ble.n	800aab4 <__gethex+0x32c>
 800a9d4:	1bed      	subs	r5, r5, r7
 800a9d6:	42ae      	cmp	r6, r5
 800a9d8:	dc34      	bgt.n	800aa44 <__gethex+0x2bc>
 800a9da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a9de:	2b02      	cmp	r3, #2
 800a9e0:	d022      	beq.n	800aa28 <__gethex+0x2a0>
 800a9e2:	2b03      	cmp	r3, #3
 800a9e4:	d024      	beq.n	800aa30 <__gethex+0x2a8>
 800a9e6:	2b01      	cmp	r3, #1
 800a9e8:	d115      	bne.n	800aa16 <__gethex+0x28e>
 800a9ea:	42ae      	cmp	r6, r5
 800a9ec:	d113      	bne.n	800aa16 <__gethex+0x28e>
 800a9ee:	2e01      	cmp	r6, #1
 800a9f0:	d10b      	bne.n	800aa0a <__gethex+0x282>
 800a9f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a9f6:	9a02      	ldr	r2, [sp, #8]
 800a9f8:	2562      	movs	r5, #98	@ 0x62
 800a9fa:	6013      	str	r3, [r2, #0]
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	6123      	str	r3, [r4, #16]
 800aa00:	f8ca 3000 	str.w	r3, [sl]
 800aa04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa06:	601c      	str	r4, [r3, #0]
 800aa08:	e73a      	b.n	800a880 <__gethex+0xf8>
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	1e71      	subs	r1, r6, #1
 800aa0e:	f7fe fd32 	bl	8009476 <__any_on>
 800aa12:	2800      	cmp	r0, #0
 800aa14:	d1ed      	bne.n	800a9f2 <__gethex+0x26a>
 800aa16:	4621      	mov	r1, r4
 800aa18:	9801      	ldr	r0, [sp, #4]
 800aa1a:	f7fe f8e7 	bl	8008bec <_Bfree>
 800aa1e:	2300      	movs	r3, #0
 800aa20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa22:	2550      	movs	r5, #80	@ 0x50
 800aa24:	6013      	str	r3, [r2, #0]
 800aa26:	e72b      	b.n	800a880 <__gethex+0xf8>
 800aa28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1f3      	bne.n	800aa16 <__gethex+0x28e>
 800aa2e:	e7e0      	b.n	800a9f2 <__gethex+0x26a>
 800aa30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d1dd      	bne.n	800a9f2 <__gethex+0x26a>
 800aa36:	e7ee      	b.n	800aa16 <__gethex+0x28e>
 800aa38:	0800c3f8 	.word	0x0800c3f8
 800aa3c:	0800c28b 	.word	0x0800c28b
 800aa40:	0800c5a6 	.word	0x0800c5a6
 800aa44:	1e6f      	subs	r7, r5, #1
 800aa46:	f1b9 0f00 	cmp.w	r9, #0
 800aa4a:	d130      	bne.n	800aaae <__gethex+0x326>
 800aa4c:	b127      	cbz	r7, 800aa58 <__gethex+0x2d0>
 800aa4e:	4639      	mov	r1, r7
 800aa50:	4620      	mov	r0, r4
 800aa52:	f7fe fd10 	bl	8009476 <__any_on>
 800aa56:	4681      	mov	r9, r0
 800aa58:	2301      	movs	r3, #1
 800aa5a:	4629      	mov	r1, r5
 800aa5c:	1b76      	subs	r6, r6, r5
 800aa5e:	2502      	movs	r5, #2
 800aa60:	117a      	asrs	r2, r7, #5
 800aa62:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aa66:	f007 071f 	and.w	r7, r7, #31
 800aa6a:	40bb      	lsls	r3, r7
 800aa6c:	4213      	tst	r3, r2
 800aa6e:	4620      	mov	r0, r4
 800aa70:	bf18      	it	ne
 800aa72:	f049 0902 	orrne.w	r9, r9, #2
 800aa76:	f7ff fe1f 	bl	800a6b8 <rshift>
 800aa7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aa7e:	f1b9 0f00 	cmp.w	r9, #0
 800aa82:	d047      	beq.n	800ab14 <__gethex+0x38c>
 800aa84:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa88:	2b02      	cmp	r3, #2
 800aa8a:	d015      	beq.n	800aab8 <__gethex+0x330>
 800aa8c:	2b03      	cmp	r3, #3
 800aa8e:	d017      	beq.n	800aac0 <__gethex+0x338>
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d109      	bne.n	800aaa8 <__gethex+0x320>
 800aa94:	f019 0f02 	tst.w	r9, #2
 800aa98:	d006      	beq.n	800aaa8 <__gethex+0x320>
 800aa9a:	f8da 3000 	ldr.w	r3, [sl]
 800aa9e:	ea49 0903 	orr.w	r9, r9, r3
 800aaa2:	f019 0f01 	tst.w	r9, #1
 800aaa6:	d10e      	bne.n	800aac6 <__gethex+0x33e>
 800aaa8:	f045 0510 	orr.w	r5, r5, #16
 800aaac:	e032      	b.n	800ab14 <__gethex+0x38c>
 800aaae:	f04f 0901 	mov.w	r9, #1
 800aab2:	e7d1      	b.n	800aa58 <__gethex+0x2d0>
 800aab4:	2501      	movs	r5, #1
 800aab6:	e7e2      	b.n	800aa7e <__gethex+0x2f6>
 800aab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaba:	f1c3 0301 	rsb	r3, r3, #1
 800aabe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aac0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d0f0      	beq.n	800aaa8 <__gethex+0x320>
 800aac6:	f04f 0c00 	mov.w	ip, #0
 800aaca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aace:	f104 0314 	add.w	r3, r4, #20
 800aad2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aad6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aada:	4618      	mov	r0, r3
 800aadc:	f853 2b04 	ldr.w	r2, [r3], #4
 800aae0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aae4:	d01b      	beq.n	800ab1e <__gethex+0x396>
 800aae6:	3201      	adds	r2, #1
 800aae8:	6002      	str	r2, [r0, #0]
 800aaea:	2d02      	cmp	r5, #2
 800aaec:	f104 0314 	add.w	r3, r4, #20
 800aaf0:	d13c      	bne.n	800ab6c <__gethex+0x3e4>
 800aaf2:	f8d8 2000 	ldr.w	r2, [r8]
 800aaf6:	3a01      	subs	r2, #1
 800aaf8:	42b2      	cmp	r2, r6
 800aafa:	d109      	bne.n	800ab10 <__gethex+0x388>
 800aafc:	2201      	movs	r2, #1
 800aafe:	1171      	asrs	r1, r6, #5
 800ab00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab04:	f006 061f 	and.w	r6, r6, #31
 800ab08:	fa02 f606 	lsl.w	r6, r2, r6
 800ab0c:	421e      	tst	r6, r3
 800ab0e:	d13a      	bne.n	800ab86 <__gethex+0x3fe>
 800ab10:	f045 0520 	orr.w	r5, r5, #32
 800ab14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab16:	601c      	str	r4, [r3, #0]
 800ab18:	9b02      	ldr	r3, [sp, #8]
 800ab1a:	601f      	str	r7, [r3, #0]
 800ab1c:	e6b0      	b.n	800a880 <__gethex+0xf8>
 800ab1e:	4299      	cmp	r1, r3
 800ab20:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab24:	d8d9      	bhi.n	800aada <__gethex+0x352>
 800ab26:	68a3      	ldr	r3, [r4, #8]
 800ab28:	459b      	cmp	fp, r3
 800ab2a:	db17      	blt.n	800ab5c <__gethex+0x3d4>
 800ab2c:	6861      	ldr	r1, [r4, #4]
 800ab2e:	9801      	ldr	r0, [sp, #4]
 800ab30:	3101      	adds	r1, #1
 800ab32:	f7fe f81b 	bl	8008b6c <_Balloc>
 800ab36:	4681      	mov	r9, r0
 800ab38:	b918      	cbnz	r0, 800ab42 <__gethex+0x3ba>
 800ab3a:	4602      	mov	r2, r0
 800ab3c:	2184      	movs	r1, #132	@ 0x84
 800ab3e:	4b19      	ldr	r3, [pc, #100]	@ (800aba4 <__gethex+0x41c>)
 800ab40:	e6c5      	b.n	800a8ce <__gethex+0x146>
 800ab42:	6922      	ldr	r2, [r4, #16]
 800ab44:	f104 010c 	add.w	r1, r4, #12
 800ab48:	3202      	adds	r2, #2
 800ab4a:	0092      	lsls	r2, r2, #2
 800ab4c:	300c      	adds	r0, #12
 800ab4e:	f7ff fd6d 	bl	800a62c <memcpy>
 800ab52:	4621      	mov	r1, r4
 800ab54:	9801      	ldr	r0, [sp, #4]
 800ab56:	f7fe f849 	bl	8008bec <_Bfree>
 800ab5a:	464c      	mov	r4, r9
 800ab5c:	6923      	ldr	r3, [r4, #16]
 800ab5e:	1c5a      	adds	r2, r3, #1
 800ab60:	6122      	str	r2, [r4, #16]
 800ab62:	2201      	movs	r2, #1
 800ab64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab68:	615a      	str	r2, [r3, #20]
 800ab6a:	e7be      	b.n	800aaea <__gethex+0x362>
 800ab6c:	6922      	ldr	r2, [r4, #16]
 800ab6e:	455a      	cmp	r2, fp
 800ab70:	dd0b      	ble.n	800ab8a <__gethex+0x402>
 800ab72:	2101      	movs	r1, #1
 800ab74:	4620      	mov	r0, r4
 800ab76:	f7ff fd9f 	bl	800a6b8 <rshift>
 800ab7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab7e:	3701      	adds	r7, #1
 800ab80:	42bb      	cmp	r3, r7
 800ab82:	f6ff aee0 	blt.w	800a946 <__gethex+0x1be>
 800ab86:	2501      	movs	r5, #1
 800ab88:	e7c2      	b.n	800ab10 <__gethex+0x388>
 800ab8a:	f016 061f 	ands.w	r6, r6, #31
 800ab8e:	d0fa      	beq.n	800ab86 <__gethex+0x3fe>
 800ab90:	4453      	add	r3, sl
 800ab92:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ab96:	f7fe f8db 	bl	8008d50 <__hi0bits>
 800ab9a:	f1c6 0620 	rsb	r6, r6, #32
 800ab9e:	42b0      	cmp	r0, r6
 800aba0:	dbe7      	blt.n	800ab72 <__gethex+0x3ea>
 800aba2:	e7f0      	b.n	800ab86 <__gethex+0x3fe>
 800aba4:	0800c28b 	.word	0x0800c28b

0800aba8 <L_shift>:
 800aba8:	f1c2 0208 	rsb	r2, r2, #8
 800abac:	0092      	lsls	r2, r2, #2
 800abae:	b570      	push	{r4, r5, r6, lr}
 800abb0:	f1c2 0620 	rsb	r6, r2, #32
 800abb4:	6843      	ldr	r3, [r0, #4]
 800abb6:	6804      	ldr	r4, [r0, #0]
 800abb8:	fa03 f506 	lsl.w	r5, r3, r6
 800abbc:	432c      	orrs	r4, r5
 800abbe:	40d3      	lsrs	r3, r2
 800abc0:	6004      	str	r4, [r0, #0]
 800abc2:	f840 3f04 	str.w	r3, [r0, #4]!
 800abc6:	4288      	cmp	r0, r1
 800abc8:	d3f4      	bcc.n	800abb4 <L_shift+0xc>
 800abca:	bd70      	pop	{r4, r5, r6, pc}

0800abcc <__match>:
 800abcc:	b530      	push	{r4, r5, lr}
 800abce:	6803      	ldr	r3, [r0, #0]
 800abd0:	3301      	adds	r3, #1
 800abd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abd6:	b914      	cbnz	r4, 800abde <__match+0x12>
 800abd8:	6003      	str	r3, [r0, #0]
 800abda:	2001      	movs	r0, #1
 800abdc:	bd30      	pop	{r4, r5, pc}
 800abde:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abe2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800abe6:	2d19      	cmp	r5, #25
 800abe8:	bf98      	it	ls
 800abea:	3220      	addls	r2, #32
 800abec:	42a2      	cmp	r2, r4
 800abee:	d0f0      	beq.n	800abd2 <__match+0x6>
 800abf0:	2000      	movs	r0, #0
 800abf2:	e7f3      	b.n	800abdc <__match+0x10>

0800abf4 <__hexnan>:
 800abf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf8:	2500      	movs	r5, #0
 800abfa:	680b      	ldr	r3, [r1, #0]
 800abfc:	4682      	mov	sl, r0
 800abfe:	115e      	asrs	r6, r3, #5
 800ac00:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ac04:	f013 031f 	ands.w	r3, r3, #31
 800ac08:	bf18      	it	ne
 800ac0a:	3604      	addne	r6, #4
 800ac0c:	1f37      	subs	r7, r6, #4
 800ac0e:	4690      	mov	r8, r2
 800ac10:	46b9      	mov	r9, r7
 800ac12:	463c      	mov	r4, r7
 800ac14:	46ab      	mov	fp, r5
 800ac16:	b087      	sub	sp, #28
 800ac18:	6801      	ldr	r1, [r0, #0]
 800ac1a:	9301      	str	r3, [sp, #4]
 800ac1c:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac20:	9502      	str	r5, [sp, #8]
 800ac22:	784a      	ldrb	r2, [r1, #1]
 800ac24:	1c4b      	adds	r3, r1, #1
 800ac26:	9303      	str	r3, [sp, #12]
 800ac28:	b342      	cbz	r2, 800ac7c <__hexnan+0x88>
 800ac2a:	4610      	mov	r0, r2
 800ac2c:	9105      	str	r1, [sp, #20]
 800ac2e:	9204      	str	r2, [sp, #16]
 800ac30:	f7ff fd95 	bl	800a75e <__hexdig_fun>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d151      	bne.n	800acdc <__hexnan+0xe8>
 800ac38:	9a04      	ldr	r2, [sp, #16]
 800ac3a:	9905      	ldr	r1, [sp, #20]
 800ac3c:	2a20      	cmp	r2, #32
 800ac3e:	d818      	bhi.n	800ac72 <__hexnan+0x7e>
 800ac40:	9b02      	ldr	r3, [sp, #8]
 800ac42:	459b      	cmp	fp, r3
 800ac44:	dd13      	ble.n	800ac6e <__hexnan+0x7a>
 800ac46:	454c      	cmp	r4, r9
 800ac48:	d206      	bcs.n	800ac58 <__hexnan+0x64>
 800ac4a:	2d07      	cmp	r5, #7
 800ac4c:	dc04      	bgt.n	800ac58 <__hexnan+0x64>
 800ac4e:	462a      	mov	r2, r5
 800ac50:	4649      	mov	r1, r9
 800ac52:	4620      	mov	r0, r4
 800ac54:	f7ff ffa8 	bl	800aba8 <L_shift>
 800ac58:	4544      	cmp	r4, r8
 800ac5a:	d952      	bls.n	800ad02 <__hexnan+0x10e>
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	f1a4 0904 	sub.w	r9, r4, #4
 800ac62:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac66:	461d      	mov	r5, r3
 800ac68:	464c      	mov	r4, r9
 800ac6a:	f8cd b008 	str.w	fp, [sp, #8]
 800ac6e:	9903      	ldr	r1, [sp, #12]
 800ac70:	e7d7      	b.n	800ac22 <__hexnan+0x2e>
 800ac72:	2a29      	cmp	r2, #41	@ 0x29
 800ac74:	d157      	bne.n	800ad26 <__hexnan+0x132>
 800ac76:	3102      	adds	r1, #2
 800ac78:	f8ca 1000 	str.w	r1, [sl]
 800ac7c:	f1bb 0f00 	cmp.w	fp, #0
 800ac80:	d051      	beq.n	800ad26 <__hexnan+0x132>
 800ac82:	454c      	cmp	r4, r9
 800ac84:	d206      	bcs.n	800ac94 <__hexnan+0xa0>
 800ac86:	2d07      	cmp	r5, #7
 800ac88:	dc04      	bgt.n	800ac94 <__hexnan+0xa0>
 800ac8a:	462a      	mov	r2, r5
 800ac8c:	4649      	mov	r1, r9
 800ac8e:	4620      	mov	r0, r4
 800ac90:	f7ff ff8a 	bl	800aba8 <L_shift>
 800ac94:	4544      	cmp	r4, r8
 800ac96:	d936      	bls.n	800ad06 <__hexnan+0x112>
 800ac98:	4623      	mov	r3, r4
 800ac9a:	f1a8 0204 	sub.w	r2, r8, #4
 800ac9e:	f853 1b04 	ldr.w	r1, [r3], #4
 800aca2:	429f      	cmp	r7, r3
 800aca4:	f842 1f04 	str.w	r1, [r2, #4]!
 800aca8:	d2f9      	bcs.n	800ac9e <__hexnan+0xaa>
 800acaa:	1b3b      	subs	r3, r7, r4
 800acac:	f023 0303 	bic.w	r3, r3, #3
 800acb0:	3304      	adds	r3, #4
 800acb2:	3401      	adds	r4, #1
 800acb4:	3e03      	subs	r6, #3
 800acb6:	42b4      	cmp	r4, r6
 800acb8:	bf88      	it	hi
 800acba:	2304      	movhi	r3, #4
 800acbc:	2200      	movs	r2, #0
 800acbe:	4443      	add	r3, r8
 800acc0:	f843 2b04 	str.w	r2, [r3], #4
 800acc4:	429f      	cmp	r7, r3
 800acc6:	d2fb      	bcs.n	800acc0 <__hexnan+0xcc>
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	b91b      	cbnz	r3, 800acd4 <__hexnan+0xe0>
 800accc:	4547      	cmp	r7, r8
 800acce:	d128      	bne.n	800ad22 <__hexnan+0x12e>
 800acd0:	2301      	movs	r3, #1
 800acd2:	603b      	str	r3, [r7, #0]
 800acd4:	2005      	movs	r0, #5
 800acd6:	b007      	add	sp, #28
 800acd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acdc:	3501      	adds	r5, #1
 800acde:	2d08      	cmp	r5, #8
 800ace0:	f10b 0b01 	add.w	fp, fp, #1
 800ace4:	dd06      	ble.n	800acf4 <__hexnan+0x100>
 800ace6:	4544      	cmp	r4, r8
 800ace8:	d9c1      	bls.n	800ac6e <__hexnan+0x7a>
 800acea:	2300      	movs	r3, #0
 800acec:	2501      	movs	r5, #1
 800acee:	f844 3c04 	str.w	r3, [r4, #-4]
 800acf2:	3c04      	subs	r4, #4
 800acf4:	6822      	ldr	r2, [r4, #0]
 800acf6:	f000 000f 	and.w	r0, r0, #15
 800acfa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800acfe:	6020      	str	r0, [r4, #0]
 800ad00:	e7b5      	b.n	800ac6e <__hexnan+0x7a>
 800ad02:	2508      	movs	r5, #8
 800ad04:	e7b3      	b.n	800ac6e <__hexnan+0x7a>
 800ad06:	9b01      	ldr	r3, [sp, #4]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d0dd      	beq.n	800acc8 <__hexnan+0xd4>
 800ad0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad10:	f1c3 0320 	rsb	r3, r3, #32
 800ad14:	40da      	lsrs	r2, r3
 800ad16:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ad1a:	4013      	ands	r3, r2
 800ad1c:	f846 3c04 	str.w	r3, [r6, #-4]
 800ad20:	e7d2      	b.n	800acc8 <__hexnan+0xd4>
 800ad22:	3f04      	subs	r7, #4
 800ad24:	e7d0      	b.n	800acc8 <__hexnan+0xd4>
 800ad26:	2004      	movs	r0, #4
 800ad28:	e7d5      	b.n	800acd6 <__hexnan+0xe2>

0800ad2a <__ascii_mbtowc>:
 800ad2a:	b082      	sub	sp, #8
 800ad2c:	b901      	cbnz	r1, 800ad30 <__ascii_mbtowc+0x6>
 800ad2e:	a901      	add	r1, sp, #4
 800ad30:	b142      	cbz	r2, 800ad44 <__ascii_mbtowc+0x1a>
 800ad32:	b14b      	cbz	r3, 800ad48 <__ascii_mbtowc+0x1e>
 800ad34:	7813      	ldrb	r3, [r2, #0]
 800ad36:	600b      	str	r3, [r1, #0]
 800ad38:	7812      	ldrb	r2, [r2, #0]
 800ad3a:	1e10      	subs	r0, r2, #0
 800ad3c:	bf18      	it	ne
 800ad3e:	2001      	movne	r0, #1
 800ad40:	b002      	add	sp, #8
 800ad42:	4770      	bx	lr
 800ad44:	4610      	mov	r0, r2
 800ad46:	e7fb      	b.n	800ad40 <__ascii_mbtowc+0x16>
 800ad48:	f06f 0001 	mvn.w	r0, #1
 800ad4c:	e7f8      	b.n	800ad40 <__ascii_mbtowc+0x16>

0800ad4e <_realloc_r>:
 800ad4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad52:	4680      	mov	r8, r0
 800ad54:	4615      	mov	r5, r2
 800ad56:	460c      	mov	r4, r1
 800ad58:	b921      	cbnz	r1, 800ad64 <_realloc_r+0x16>
 800ad5a:	4611      	mov	r1, r2
 800ad5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad60:	f7fd be78 	b.w	8008a54 <_malloc_r>
 800ad64:	b92a      	cbnz	r2, 800ad72 <_realloc_r+0x24>
 800ad66:	f7fd fe03 	bl	8008970 <_free_r>
 800ad6a:	2400      	movs	r4, #0
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad72:	f000 f840 	bl	800adf6 <_malloc_usable_size_r>
 800ad76:	4285      	cmp	r5, r0
 800ad78:	4606      	mov	r6, r0
 800ad7a:	d802      	bhi.n	800ad82 <_realloc_r+0x34>
 800ad7c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ad80:	d8f4      	bhi.n	800ad6c <_realloc_r+0x1e>
 800ad82:	4629      	mov	r1, r5
 800ad84:	4640      	mov	r0, r8
 800ad86:	f7fd fe65 	bl	8008a54 <_malloc_r>
 800ad8a:	4607      	mov	r7, r0
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	d0ec      	beq.n	800ad6a <_realloc_r+0x1c>
 800ad90:	42b5      	cmp	r5, r6
 800ad92:	462a      	mov	r2, r5
 800ad94:	4621      	mov	r1, r4
 800ad96:	bf28      	it	cs
 800ad98:	4632      	movcs	r2, r6
 800ad9a:	f7ff fc47 	bl	800a62c <memcpy>
 800ad9e:	4621      	mov	r1, r4
 800ada0:	4640      	mov	r0, r8
 800ada2:	f7fd fde5 	bl	8008970 <_free_r>
 800ada6:	463c      	mov	r4, r7
 800ada8:	e7e0      	b.n	800ad6c <_realloc_r+0x1e>

0800adaa <__ascii_wctomb>:
 800adaa:	4603      	mov	r3, r0
 800adac:	4608      	mov	r0, r1
 800adae:	b141      	cbz	r1, 800adc2 <__ascii_wctomb+0x18>
 800adb0:	2aff      	cmp	r2, #255	@ 0xff
 800adb2:	d904      	bls.n	800adbe <__ascii_wctomb+0x14>
 800adb4:	228a      	movs	r2, #138	@ 0x8a
 800adb6:	f04f 30ff 	mov.w	r0, #4294967295
 800adba:	601a      	str	r2, [r3, #0]
 800adbc:	4770      	bx	lr
 800adbe:	2001      	movs	r0, #1
 800adc0:	700a      	strb	r2, [r1, #0]
 800adc2:	4770      	bx	lr

0800adc4 <fiprintf>:
 800adc4:	b40e      	push	{r1, r2, r3}
 800adc6:	b503      	push	{r0, r1, lr}
 800adc8:	4601      	mov	r1, r0
 800adca:	ab03      	add	r3, sp, #12
 800adcc:	4805      	ldr	r0, [pc, #20]	@ (800ade4 <fiprintf+0x20>)
 800adce:	f853 2b04 	ldr.w	r2, [r3], #4
 800add2:	6800      	ldr	r0, [r0, #0]
 800add4:	9301      	str	r3, [sp, #4]
 800add6:	f000 f83d 	bl	800ae54 <_vfiprintf_r>
 800adda:	b002      	add	sp, #8
 800addc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ade0:	b003      	add	sp, #12
 800ade2:	4770      	bx	lr
 800ade4:	20000018 	.word	0x20000018

0800ade8 <abort>:
 800ade8:	2006      	movs	r0, #6
 800adea:	b508      	push	{r3, lr}
 800adec:	f000 fa06 	bl	800b1fc <raise>
 800adf0:	2001      	movs	r0, #1
 800adf2:	f7f7 faf4 	bl	80023de <_exit>

0800adf6 <_malloc_usable_size_r>:
 800adf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adfa:	1f18      	subs	r0, r3, #4
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	bfbc      	itt	lt
 800ae00:	580b      	ldrlt	r3, [r1, r0]
 800ae02:	18c0      	addlt	r0, r0, r3
 800ae04:	4770      	bx	lr

0800ae06 <__sfputc_r>:
 800ae06:	6893      	ldr	r3, [r2, #8]
 800ae08:	b410      	push	{r4}
 800ae0a:	3b01      	subs	r3, #1
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	6093      	str	r3, [r2, #8]
 800ae10:	da07      	bge.n	800ae22 <__sfputc_r+0x1c>
 800ae12:	6994      	ldr	r4, [r2, #24]
 800ae14:	42a3      	cmp	r3, r4
 800ae16:	db01      	blt.n	800ae1c <__sfputc_r+0x16>
 800ae18:	290a      	cmp	r1, #10
 800ae1a:	d102      	bne.n	800ae22 <__sfputc_r+0x1c>
 800ae1c:	bc10      	pop	{r4}
 800ae1e:	f000 b931 	b.w	800b084 <__swbuf_r>
 800ae22:	6813      	ldr	r3, [r2, #0]
 800ae24:	1c58      	adds	r0, r3, #1
 800ae26:	6010      	str	r0, [r2, #0]
 800ae28:	7019      	strb	r1, [r3, #0]
 800ae2a:	4608      	mov	r0, r1
 800ae2c:	bc10      	pop	{r4}
 800ae2e:	4770      	bx	lr

0800ae30 <__sfputs_r>:
 800ae30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae32:	4606      	mov	r6, r0
 800ae34:	460f      	mov	r7, r1
 800ae36:	4614      	mov	r4, r2
 800ae38:	18d5      	adds	r5, r2, r3
 800ae3a:	42ac      	cmp	r4, r5
 800ae3c:	d101      	bne.n	800ae42 <__sfputs_r+0x12>
 800ae3e:	2000      	movs	r0, #0
 800ae40:	e007      	b.n	800ae52 <__sfputs_r+0x22>
 800ae42:	463a      	mov	r2, r7
 800ae44:	4630      	mov	r0, r6
 800ae46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae4a:	f7ff ffdc 	bl	800ae06 <__sfputc_r>
 800ae4e:	1c43      	adds	r3, r0, #1
 800ae50:	d1f3      	bne.n	800ae3a <__sfputs_r+0xa>
 800ae52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae54 <_vfiprintf_r>:
 800ae54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae58:	460d      	mov	r5, r1
 800ae5a:	4614      	mov	r4, r2
 800ae5c:	4698      	mov	r8, r3
 800ae5e:	4606      	mov	r6, r0
 800ae60:	b09d      	sub	sp, #116	@ 0x74
 800ae62:	b118      	cbz	r0, 800ae6c <_vfiprintf_r+0x18>
 800ae64:	6a03      	ldr	r3, [r0, #32]
 800ae66:	b90b      	cbnz	r3, 800ae6c <_vfiprintf_r+0x18>
 800ae68:	f7fc fe04 	bl	8007a74 <__sinit>
 800ae6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae6e:	07d9      	lsls	r1, r3, #31
 800ae70:	d405      	bmi.n	800ae7e <_vfiprintf_r+0x2a>
 800ae72:	89ab      	ldrh	r3, [r5, #12]
 800ae74:	059a      	lsls	r2, r3, #22
 800ae76:	d402      	bmi.n	800ae7e <_vfiprintf_r+0x2a>
 800ae78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae7a:	f7fc ff12 	bl	8007ca2 <__retarget_lock_acquire_recursive>
 800ae7e:	89ab      	ldrh	r3, [r5, #12]
 800ae80:	071b      	lsls	r3, r3, #28
 800ae82:	d501      	bpl.n	800ae88 <_vfiprintf_r+0x34>
 800ae84:	692b      	ldr	r3, [r5, #16]
 800ae86:	b99b      	cbnz	r3, 800aeb0 <_vfiprintf_r+0x5c>
 800ae88:	4629      	mov	r1, r5
 800ae8a:	4630      	mov	r0, r6
 800ae8c:	f000 f938 	bl	800b100 <__swsetup_r>
 800ae90:	b170      	cbz	r0, 800aeb0 <_vfiprintf_r+0x5c>
 800ae92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae94:	07dc      	lsls	r4, r3, #31
 800ae96:	d504      	bpl.n	800aea2 <_vfiprintf_r+0x4e>
 800ae98:	f04f 30ff 	mov.w	r0, #4294967295
 800ae9c:	b01d      	add	sp, #116	@ 0x74
 800ae9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea2:	89ab      	ldrh	r3, [r5, #12]
 800aea4:	0598      	lsls	r0, r3, #22
 800aea6:	d4f7      	bmi.n	800ae98 <_vfiprintf_r+0x44>
 800aea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aeaa:	f7fc fefb 	bl	8007ca4 <__retarget_lock_release_recursive>
 800aeae:	e7f3      	b.n	800ae98 <_vfiprintf_r+0x44>
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeb4:	2320      	movs	r3, #32
 800aeb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aeba:	2330      	movs	r3, #48	@ 0x30
 800aebc:	f04f 0901 	mov.w	r9, #1
 800aec0:	f8cd 800c 	str.w	r8, [sp, #12]
 800aec4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800b070 <_vfiprintf_r+0x21c>
 800aec8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aecc:	4623      	mov	r3, r4
 800aece:	469a      	mov	sl, r3
 800aed0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aed4:	b10a      	cbz	r2, 800aeda <_vfiprintf_r+0x86>
 800aed6:	2a25      	cmp	r2, #37	@ 0x25
 800aed8:	d1f9      	bne.n	800aece <_vfiprintf_r+0x7a>
 800aeda:	ebba 0b04 	subs.w	fp, sl, r4
 800aede:	d00b      	beq.n	800aef8 <_vfiprintf_r+0xa4>
 800aee0:	465b      	mov	r3, fp
 800aee2:	4622      	mov	r2, r4
 800aee4:	4629      	mov	r1, r5
 800aee6:	4630      	mov	r0, r6
 800aee8:	f7ff ffa2 	bl	800ae30 <__sfputs_r>
 800aeec:	3001      	adds	r0, #1
 800aeee:	f000 80a7 	beq.w	800b040 <_vfiprintf_r+0x1ec>
 800aef2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aef4:	445a      	add	r2, fp
 800aef6:	9209      	str	r2, [sp, #36]	@ 0x24
 800aef8:	f89a 3000 	ldrb.w	r3, [sl]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	f000 809f 	beq.w	800b040 <_vfiprintf_r+0x1ec>
 800af02:	2300      	movs	r3, #0
 800af04:	f04f 32ff 	mov.w	r2, #4294967295
 800af08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af0c:	f10a 0a01 	add.w	sl, sl, #1
 800af10:	9304      	str	r3, [sp, #16]
 800af12:	9307      	str	r3, [sp, #28]
 800af14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af18:	931a      	str	r3, [sp, #104]	@ 0x68
 800af1a:	4654      	mov	r4, sl
 800af1c:	2205      	movs	r2, #5
 800af1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af22:	4853      	ldr	r0, [pc, #332]	@ (800b070 <_vfiprintf_r+0x21c>)
 800af24:	f7fc febf 	bl	8007ca6 <memchr>
 800af28:	9a04      	ldr	r2, [sp, #16]
 800af2a:	b9d8      	cbnz	r0, 800af64 <_vfiprintf_r+0x110>
 800af2c:	06d1      	lsls	r1, r2, #27
 800af2e:	bf44      	itt	mi
 800af30:	2320      	movmi	r3, #32
 800af32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af36:	0713      	lsls	r3, r2, #28
 800af38:	bf44      	itt	mi
 800af3a:	232b      	movmi	r3, #43	@ 0x2b
 800af3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af40:	f89a 3000 	ldrb.w	r3, [sl]
 800af44:	2b2a      	cmp	r3, #42	@ 0x2a
 800af46:	d015      	beq.n	800af74 <_vfiprintf_r+0x120>
 800af48:	4654      	mov	r4, sl
 800af4a:	2000      	movs	r0, #0
 800af4c:	f04f 0c0a 	mov.w	ip, #10
 800af50:	9a07      	ldr	r2, [sp, #28]
 800af52:	4621      	mov	r1, r4
 800af54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af58:	3b30      	subs	r3, #48	@ 0x30
 800af5a:	2b09      	cmp	r3, #9
 800af5c:	d94b      	bls.n	800aff6 <_vfiprintf_r+0x1a2>
 800af5e:	b1b0      	cbz	r0, 800af8e <_vfiprintf_r+0x13a>
 800af60:	9207      	str	r2, [sp, #28]
 800af62:	e014      	b.n	800af8e <_vfiprintf_r+0x13a>
 800af64:	eba0 0308 	sub.w	r3, r0, r8
 800af68:	fa09 f303 	lsl.w	r3, r9, r3
 800af6c:	4313      	orrs	r3, r2
 800af6e:	46a2      	mov	sl, r4
 800af70:	9304      	str	r3, [sp, #16]
 800af72:	e7d2      	b.n	800af1a <_vfiprintf_r+0xc6>
 800af74:	9b03      	ldr	r3, [sp, #12]
 800af76:	1d19      	adds	r1, r3, #4
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	9103      	str	r1, [sp, #12]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	bfbb      	ittet	lt
 800af80:	425b      	neglt	r3, r3
 800af82:	f042 0202 	orrlt.w	r2, r2, #2
 800af86:	9307      	strge	r3, [sp, #28]
 800af88:	9307      	strlt	r3, [sp, #28]
 800af8a:	bfb8      	it	lt
 800af8c:	9204      	strlt	r2, [sp, #16]
 800af8e:	7823      	ldrb	r3, [r4, #0]
 800af90:	2b2e      	cmp	r3, #46	@ 0x2e
 800af92:	d10a      	bne.n	800afaa <_vfiprintf_r+0x156>
 800af94:	7863      	ldrb	r3, [r4, #1]
 800af96:	2b2a      	cmp	r3, #42	@ 0x2a
 800af98:	d132      	bne.n	800b000 <_vfiprintf_r+0x1ac>
 800af9a:	9b03      	ldr	r3, [sp, #12]
 800af9c:	3402      	adds	r4, #2
 800af9e:	1d1a      	adds	r2, r3, #4
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	9203      	str	r2, [sp, #12]
 800afa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800afa8:	9305      	str	r3, [sp, #20]
 800afaa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800b074 <_vfiprintf_r+0x220>
 800afae:	2203      	movs	r2, #3
 800afb0:	4650      	mov	r0, sl
 800afb2:	7821      	ldrb	r1, [r4, #0]
 800afb4:	f7fc fe77 	bl	8007ca6 <memchr>
 800afb8:	b138      	cbz	r0, 800afca <_vfiprintf_r+0x176>
 800afba:	2240      	movs	r2, #64	@ 0x40
 800afbc:	9b04      	ldr	r3, [sp, #16]
 800afbe:	eba0 000a 	sub.w	r0, r0, sl
 800afc2:	4082      	lsls	r2, r0
 800afc4:	4313      	orrs	r3, r2
 800afc6:	3401      	adds	r4, #1
 800afc8:	9304      	str	r3, [sp, #16]
 800afca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afce:	2206      	movs	r2, #6
 800afd0:	4829      	ldr	r0, [pc, #164]	@ (800b078 <_vfiprintf_r+0x224>)
 800afd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800afd6:	f7fc fe66 	bl	8007ca6 <memchr>
 800afda:	2800      	cmp	r0, #0
 800afdc:	d03f      	beq.n	800b05e <_vfiprintf_r+0x20a>
 800afde:	4b27      	ldr	r3, [pc, #156]	@ (800b07c <_vfiprintf_r+0x228>)
 800afe0:	bb1b      	cbnz	r3, 800b02a <_vfiprintf_r+0x1d6>
 800afe2:	9b03      	ldr	r3, [sp, #12]
 800afe4:	3307      	adds	r3, #7
 800afe6:	f023 0307 	bic.w	r3, r3, #7
 800afea:	3308      	adds	r3, #8
 800afec:	9303      	str	r3, [sp, #12]
 800afee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aff0:	443b      	add	r3, r7
 800aff2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aff4:	e76a      	b.n	800aecc <_vfiprintf_r+0x78>
 800aff6:	460c      	mov	r4, r1
 800aff8:	2001      	movs	r0, #1
 800affa:	fb0c 3202 	mla	r2, ip, r2, r3
 800affe:	e7a8      	b.n	800af52 <_vfiprintf_r+0xfe>
 800b000:	2300      	movs	r3, #0
 800b002:	f04f 0c0a 	mov.w	ip, #10
 800b006:	4619      	mov	r1, r3
 800b008:	3401      	adds	r4, #1
 800b00a:	9305      	str	r3, [sp, #20]
 800b00c:	4620      	mov	r0, r4
 800b00e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b012:	3a30      	subs	r2, #48	@ 0x30
 800b014:	2a09      	cmp	r2, #9
 800b016:	d903      	bls.n	800b020 <_vfiprintf_r+0x1cc>
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d0c6      	beq.n	800afaa <_vfiprintf_r+0x156>
 800b01c:	9105      	str	r1, [sp, #20]
 800b01e:	e7c4      	b.n	800afaa <_vfiprintf_r+0x156>
 800b020:	4604      	mov	r4, r0
 800b022:	2301      	movs	r3, #1
 800b024:	fb0c 2101 	mla	r1, ip, r1, r2
 800b028:	e7f0      	b.n	800b00c <_vfiprintf_r+0x1b8>
 800b02a:	ab03      	add	r3, sp, #12
 800b02c:	9300      	str	r3, [sp, #0]
 800b02e:	462a      	mov	r2, r5
 800b030:	4630      	mov	r0, r6
 800b032:	4b13      	ldr	r3, [pc, #76]	@ (800b080 <_vfiprintf_r+0x22c>)
 800b034:	a904      	add	r1, sp, #16
 800b036:	f7fb fec3 	bl	8006dc0 <_printf_float>
 800b03a:	4607      	mov	r7, r0
 800b03c:	1c78      	adds	r0, r7, #1
 800b03e:	d1d6      	bne.n	800afee <_vfiprintf_r+0x19a>
 800b040:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b042:	07d9      	lsls	r1, r3, #31
 800b044:	d405      	bmi.n	800b052 <_vfiprintf_r+0x1fe>
 800b046:	89ab      	ldrh	r3, [r5, #12]
 800b048:	059a      	lsls	r2, r3, #22
 800b04a:	d402      	bmi.n	800b052 <_vfiprintf_r+0x1fe>
 800b04c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b04e:	f7fc fe29 	bl	8007ca4 <__retarget_lock_release_recursive>
 800b052:	89ab      	ldrh	r3, [r5, #12]
 800b054:	065b      	lsls	r3, r3, #25
 800b056:	f53f af1f 	bmi.w	800ae98 <_vfiprintf_r+0x44>
 800b05a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b05c:	e71e      	b.n	800ae9c <_vfiprintf_r+0x48>
 800b05e:	ab03      	add	r3, sp, #12
 800b060:	9300      	str	r3, [sp, #0]
 800b062:	462a      	mov	r2, r5
 800b064:	4630      	mov	r0, r6
 800b066:	4b06      	ldr	r3, [pc, #24]	@ (800b080 <_vfiprintf_r+0x22c>)
 800b068:	a904      	add	r1, sp, #16
 800b06a:	f7fc f947 	bl	80072fc <_printf_i>
 800b06e:	e7e4      	b.n	800b03a <_vfiprintf_r+0x1e6>
 800b070:	0800c551 	.word	0x0800c551
 800b074:	0800c557 	.word	0x0800c557
 800b078:	0800c55b 	.word	0x0800c55b
 800b07c:	08006dc1 	.word	0x08006dc1
 800b080:	0800ae31 	.word	0x0800ae31

0800b084 <__swbuf_r>:
 800b084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b086:	460e      	mov	r6, r1
 800b088:	4614      	mov	r4, r2
 800b08a:	4605      	mov	r5, r0
 800b08c:	b118      	cbz	r0, 800b096 <__swbuf_r+0x12>
 800b08e:	6a03      	ldr	r3, [r0, #32]
 800b090:	b90b      	cbnz	r3, 800b096 <__swbuf_r+0x12>
 800b092:	f7fc fcef 	bl	8007a74 <__sinit>
 800b096:	69a3      	ldr	r3, [r4, #24]
 800b098:	60a3      	str	r3, [r4, #8]
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	071a      	lsls	r2, r3, #28
 800b09e:	d501      	bpl.n	800b0a4 <__swbuf_r+0x20>
 800b0a0:	6923      	ldr	r3, [r4, #16]
 800b0a2:	b943      	cbnz	r3, 800b0b6 <__swbuf_r+0x32>
 800b0a4:	4621      	mov	r1, r4
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	f000 f82a 	bl	800b100 <__swsetup_r>
 800b0ac:	b118      	cbz	r0, 800b0b6 <__swbuf_r+0x32>
 800b0ae:	f04f 37ff 	mov.w	r7, #4294967295
 800b0b2:	4638      	mov	r0, r7
 800b0b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0b6:	6823      	ldr	r3, [r4, #0]
 800b0b8:	6922      	ldr	r2, [r4, #16]
 800b0ba:	b2f6      	uxtb	r6, r6
 800b0bc:	1a98      	subs	r0, r3, r2
 800b0be:	6963      	ldr	r3, [r4, #20]
 800b0c0:	4637      	mov	r7, r6
 800b0c2:	4283      	cmp	r3, r0
 800b0c4:	dc05      	bgt.n	800b0d2 <__swbuf_r+0x4e>
 800b0c6:	4621      	mov	r1, r4
 800b0c8:	4628      	mov	r0, r5
 800b0ca:	f7ff fa4b 	bl	800a564 <_fflush_r>
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	d1ed      	bne.n	800b0ae <__swbuf_r+0x2a>
 800b0d2:	68a3      	ldr	r3, [r4, #8]
 800b0d4:	3b01      	subs	r3, #1
 800b0d6:	60a3      	str	r3, [r4, #8]
 800b0d8:	6823      	ldr	r3, [r4, #0]
 800b0da:	1c5a      	adds	r2, r3, #1
 800b0dc:	6022      	str	r2, [r4, #0]
 800b0de:	701e      	strb	r6, [r3, #0]
 800b0e0:	6962      	ldr	r2, [r4, #20]
 800b0e2:	1c43      	adds	r3, r0, #1
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	d004      	beq.n	800b0f2 <__swbuf_r+0x6e>
 800b0e8:	89a3      	ldrh	r3, [r4, #12]
 800b0ea:	07db      	lsls	r3, r3, #31
 800b0ec:	d5e1      	bpl.n	800b0b2 <__swbuf_r+0x2e>
 800b0ee:	2e0a      	cmp	r6, #10
 800b0f0:	d1df      	bne.n	800b0b2 <__swbuf_r+0x2e>
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	f7ff fa35 	bl	800a564 <_fflush_r>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d0d9      	beq.n	800b0b2 <__swbuf_r+0x2e>
 800b0fe:	e7d6      	b.n	800b0ae <__swbuf_r+0x2a>

0800b100 <__swsetup_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4b29      	ldr	r3, [pc, #164]	@ (800b1a8 <__swsetup_r+0xa8>)
 800b104:	4605      	mov	r5, r0
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	460c      	mov	r4, r1
 800b10a:	b118      	cbz	r0, 800b114 <__swsetup_r+0x14>
 800b10c:	6a03      	ldr	r3, [r0, #32]
 800b10e:	b90b      	cbnz	r3, 800b114 <__swsetup_r+0x14>
 800b110:	f7fc fcb0 	bl	8007a74 <__sinit>
 800b114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b118:	0719      	lsls	r1, r3, #28
 800b11a:	d422      	bmi.n	800b162 <__swsetup_r+0x62>
 800b11c:	06da      	lsls	r2, r3, #27
 800b11e:	d407      	bmi.n	800b130 <__swsetup_r+0x30>
 800b120:	2209      	movs	r2, #9
 800b122:	602a      	str	r2, [r5, #0]
 800b124:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b128:	f04f 30ff 	mov.w	r0, #4294967295
 800b12c:	81a3      	strh	r3, [r4, #12]
 800b12e:	e033      	b.n	800b198 <__swsetup_r+0x98>
 800b130:	0758      	lsls	r0, r3, #29
 800b132:	d512      	bpl.n	800b15a <__swsetup_r+0x5a>
 800b134:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b136:	b141      	cbz	r1, 800b14a <__swsetup_r+0x4a>
 800b138:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b13c:	4299      	cmp	r1, r3
 800b13e:	d002      	beq.n	800b146 <__swsetup_r+0x46>
 800b140:	4628      	mov	r0, r5
 800b142:	f7fd fc15 	bl	8008970 <_free_r>
 800b146:	2300      	movs	r3, #0
 800b148:	6363      	str	r3, [r4, #52]	@ 0x34
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b150:	81a3      	strh	r3, [r4, #12]
 800b152:	2300      	movs	r3, #0
 800b154:	6063      	str	r3, [r4, #4]
 800b156:	6923      	ldr	r3, [r4, #16]
 800b158:	6023      	str	r3, [r4, #0]
 800b15a:	89a3      	ldrh	r3, [r4, #12]
 800b15c:	f043 0308 	orr.w	r3, r3, #8
 800b160:	81a3      	strh	r3, [r4, #12]
 800b162:	6923      	ldr	r3, [r4, #16]
 800b164:	b94b      	cbnz	r3, 800b17a <__swsetup_r+0x7a>
 800b166:	89a3      	ldrh	r3, [r4, #12]
 800b168:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b16c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b170:	d003      	beq.n	800b17a <__swsetup_r+0x7a>
 800b172:	4621      	mov	r1, r4
 800b174:	4628      	mov	r0, r5
 800b176:	f000 f882 	bl	800b27e <__smakebuf_r>
 800b17a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b17e:	f013 0201 	ands.w	r2, r3, #1
 800b182:	d00a      	beq.n	800b19a <__swsetup_r+0x9a>
 800b184:	2200      	movs	r2, #0
 800b186:	60a2      	str	r2, [r4, #8]
 800b188:	6962      	ldr	r2, [r4, #20]
 800b18a:	4252      	negs	r2, r2
 800b18c:	61a2      	str	r2, [r4, #24]
 800b18e:	6922      	ldr	r2, [r4, #16]
 800b190:	b942      	cbnz	r2, 800b1a4 <__swsetup_r+0xa4>
 800b192:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b196:	d1c5      	bne.n	800b124 <__swsetup_r+0x24>
 800b198:	bd38      	pop	{r3, r4, r5, pc}
 800b19a:	0799      	lsls	r1, r3, #30
 800b19c:	bf58      	it	pl
 800b19e:	6962      	ldrpl	r2, [r4, #20]
 800b1a0:	60a2      	str	r2, [r4, #8]
 800b1a2:	e7f4      	b.n	800b18e <__swsetup_r+0x8e>
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	e7f7      	b.n	800b198 <__swsetup_r+0x98>
 800b1a8:	20000018 	.word	0x20000018

0800b1ac <_raise_r>:
 800b1ac:	291f      	cmp	r1, #31
 800b1ae:	b538      	push	{r3, r4, r5, lr}
 800b1b0:	4605      	mov	r5, r0
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	d904      	bls.n	800b1c0 <_raise_r+0x14>
 800b1b6:	2316      	movs	r3, #22
 800b1b8:	6003      	str	r3, [r0, #0]
 800b1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b1be:	bd38      	pop	{r3, r4, r5, pc}
 800b1c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b1c2:	b112      	cbz	r2, 800b1ca <_raise_r+0x1e>
 800b1c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1c8:	b94b      	cbnz	r3, 800b1de <_raise_r+0x32>
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	f000 f830 	bl	800b230 <_getpid_r>
 800b1d0:	4622      	mov	r2, r4
 800b1d2:	4601      	mov	r1, r0
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1da:	f000 b817 	b.w	800b20c <_kill_r>
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d00a      	beq.n	800b1f8 <_raise_r+0x4c>
 800b1e2:	1c59      	adds	r1, r3, #1
 800b1e4:	d103      	bne.n	800b1ee <_raise_r+0x42>
 800b1e6:	2316      	movs	r3, #22
 800b1e8:	6003      	str	r3, [r0, #0]
 800b1ea:	2001      	movs	r0, #1
 800b1ec:	e7e7      	b.n	800b1be <_raise_r+0x12>
 800b1ee:	2100      	movs	r1, #0
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b1f6:	4798      	blx	r3
 800b1f8:	2000      	movs	r0, #0
 800b1fa:	e7e0      	b.n	800b1be <_raise_r+0x12>

0800b1fc <raise>:
 800b1fc:	4b02      	ldr	r3, [pc, #8]	@ (800b208 <raise+0xc>)
 800b1fe:	4601      	mov	r1, r0
 800b200:	6818      	ldr	r0, [r3, #0]
 800b202:	f7ff bfd3 	b.w	800b1ac <_raise_r>
 800b206:	bf00      	nop
 800b208:	20000018 	.word	0x20000018

0800b20c <_kill_r>:
 800b20c:	b538      	push	{r3, r4, r5, lr}
 800b20e:	2300      	movs	r3, #0
 800b210:	4d06      	ldr	r5, [pc, #24]	@ (800b22c <_kill_r+0x20>)
 800b212:	4604      	mov	r4, r0
 800b214:	4608      	mov	r0, r1
 800b216:	4611      	mov	r1, r2
 800b218:	602b      	str	r3, [r5, #0]
 800b21a:	f7f7 f8d0 	bl	80023be <_kill>
 800b21e:	1c43      	adds	r3, r0, #1
 800b220:	d102      	bne.n	800b228 <_kill_r+0x1c>
 800b222:	682b      	ldr	r3, [r5, #0]
 800b224:	b103      	cbz	r3, 800b228 <_kill_r+0x1c>
 800b226:	6023      	str	r3, [r4, #0]
 800b228:	bd38      	pop	{r3, r4, r5, pc}
 800b22a:	bf00      	nop
 800b22c:	20000914 	.word	0x20000914

0800b230 <_getpid_r>:
 800b230:	f7f7 b8be 	b.w	80023b0 <_getpid>

0800b234 <__swhatbuf_r>:
 800b234:	b570      	push	{r4, r5, r6, lr}
 800b236:	460c      	mov	r4, r1
 800b238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b23c:	4615      	mov	r5, r2
 800b23e:	2900      	cmp	r1, #0
 800b240:	461e      	mov	r6, r3
 800b242:	b096      	sub	sp, #88	@ 0x58
 800b244:	da0c      	bge.n	800b260 <__swhatbuf_r+0x2c>
 800b246:	89a3      	ldrh	r3, [r4, #12]
 800b248:	2100      	movs	r1, #0
 800b24a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b24e:	bf14      	ite	ne
 800b250:	2340      	movne	r3, #64	@ 0x40
 800b252:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b256:	2000      	movs	r0, #0
 800b258:	6031      	str	r1, [r6, #0]
 800b25a:	602b      	str	r3, [r5, #0]
 800b25c:	b016      	add	sp, #88	@ 0x58
 800b25e:	bd70      	pop	{r4, r5, r6, pc}
 800b260:	466a      	mov	r2, sp
 800b262:	f000 f849 	bl	800b2f8 <_fstat_r>
 800b266:	2800      	cmp	r0, #0
 800b268:	dbed      	blt.n	800b246 <__swhatbuf_r+0x12>
 800b26a:	9901      	ldr	r1, [sp, #4]
 800b26c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b270:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b274:	4259      	negs	r1, r3
 800b276:	4159      	adcs	r1, r3
 800b278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b27c:	e7eb      	b.n	800b256 <__swhatbuf_r+0x22>

0800b27e <__smakebuf_r>:
 800b27e:	898b      	ldrh	r3, [r1, #12]
 800b280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b282:	079d      	lsls	r5, r3, #30
 800b284:	4606      	mov	r6, r0
 800b286:	460c      	mov	r4, r1
 800b288:	d507      	bpl.n	800b29a <__smakebuf_r+0x1c>
 800b28a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b28e:	6023      	str	r3, [r4, #0]
 800b290:	6123      	str	r3, [r4, #16]
 800b292:	2301      	movs	r3, #1
 800b294:	6163      	str	r3, [r4, #20]
 800b296:	b003      	add	sp, #12
 800b298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b29a:	466a      	mov	r2, sp
 800b29c:	ab01      	add	r3, sp, #4
 800b29e:	f7ff ffc9 	bl	800b234 <__swhatbuf_r>
 800b2a2:	9f00      	ldr	r7, [sp, #0]
 800b2a4:	4605      	mov	r5, r0
 800b2a6:	4639      	mov	r1, r7
 800b2a8:	4630      	mov	r0, r6
 800b2aa:	f7fd fbd3 	bl	8008a54 <_malloc_r>
 800b2ae:	b948      	cbnz	r0, 800b2c4 <__smakebuf_r+0x46>
 800b2b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2b4:	059a      	lsls	r2, r3, #22
 800b2b6:	d4ee      	bmi.n	800b296 <__smakebuf_r+0x18>
 800b2b8:	f023 0303 	bic.w	r3, r3, #3
 800b2bc:	f043 0302 	orr.w	r3, r3, #2
 800b2c0:	81a3      	strh	r3, [r4, #12]
 800b2c2:	e7e2      	b.n	800b28a <__smakebuf_r+0xc>
 800b2c4:	89a3      	ldrh	r3, [r4, #12]
 800b2c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b2ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2ce:	81a3      	strh	r3, [r4, #12]
 800b2d0:	9b01      	ldr	r3, [sp, #4]
 800b2d2:	6020      	str	r0, [r4, #0]
 800b2d4:	b15b      	cbz	r3, 800b2ee <__smakebuf_r+0x70>
 800b2d6:	4630      	mov	r0, r6
 800b2d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2dc:	f000 f81e 	bl	800b31c <_isatty_r>
 800b2e0:	b128      	cbz	r0, 800b2ee <__smakebuf_r+0x70>
 800b2e2:	89a3      	ldrh	r3, [r4, #12]
 800b2e4:	f023 0303 	bic.w	r3, r3, #3
 800b2e8:	f043 0301 	orr.w	r3, r3, #1
 800b2ec:	81a3      	strh	r3, [r4, #12]
 800b2ee:	89a3      	ldrh	r3, [r4, #12]
 800b2f0:	431d      	orrs	r5, r3
 800b2f2:	81a5      	strh	r5, [r4, #12]
 800b2f4:	e7cf      	b.n	800b296 <__smakebuf_r+0x18>
	...

0800b2f8 <_fstat_r>:
 800b2f8:	b538      	push	{r3, r4, r5, lr}
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	4d06      	ldr	r5, [pc, #24]	@ (800b318 <_fstat_r+0x20>)
 800b2fe:	4604      	mov	r4, r0
 800b300:	4608      	mov	r0, r1
 800b302:	4611      	mov	r1, r2
 800b304:	602b      	str	r3, [r5, #0]
 800b306:	f7f7 f8b9 	bl	800247c <_fstat>
 800b30a:	1c43      	adds	r3, r0, #1
 800b30c:	d102      	bne.n	800b314 <_fstat_r+0x1c>
 800b30e:	682b      	ldr	r3, [r5, #0]
 800b310:	b103      	cbz	r3, 800b314 <_fstat_r+0x1c>
 800b312:	6023      	str	r3, [r4, #0]
 800b314:	bd38      	pop	{r3, r4, r5, pc}
 800b316:	bf00      	nop
 800b318:	20000914 	.word	0x20000914

0800b31c <_isatty_r>:
 800b31c:	b538      	push	{r3, r4, r5, lr}
 800b31e:	2300      	movs	r3, #0
 800b320:	4d05      	ldr	r5, [pc, #20]	@ (800b338 <_isatty_r+0x1c>)
 800b322:	4604      	mov	r4, r0
 800b324:	4608      	mov	r0, r1
 800b326:	602b      	str	r3, [r5, #0]
 800b328:	f7f7 f8b7 	bl	800249a <_isatty>
 800b32c:	1c43      	adds	r3, r0, #1
 800b32e:	d102      	bne.n	800b336 <_isatty_r+0x1a>
 800b330:	682b      	ldr	r3, [r5, #0]
 800b332:	b103      	cbz	r3, 800b336 <_isatty_r+0x1a>
 800b334:	6023      	str	r3, [r4, #0]
 800b336:	bd38      	pop	{r3, r4, r5, pc}
 800b338:	20000914 	.word	0x20000914

0800b33c <pow>:
 800b33c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b340:	4614      	mov	r4, r2
 800b342:	461d      	mov	r5, r3
 800b344:	4680      	mov	r8, r0
 800b346:	4689      	mov	r9, r1
 800b348:	f000 f866 	bl	800b418 <__ieee754_pow>
 800b34c:	4622      	mov	r2, r4
 800b34e:	4606      	mov	r6, r0
 800b350:	460f      	mov	r7, r1
 800b352:	462b      	mov	r3, r5
 800b354:	4620      	mov	r0, r4
 800b356:	4629      	mov	r1, r5
 800b358:	f7f5 fb58 	bl	8000a0c <__aeabi_dcmpun>
 800b35c:	bbc8      	cbnz	r0, 800b3d2 <pow+0x96>
 800b35e:	2200      	movs	r2, #0
 800b360:	2300      	movs	r3, #0
 800b362:	4640      	mov	r0, r8
 800b364:	4649      	mov	r1, r9
 800b366:	f7f5 fb1f 	bl	80009a8 <__aeabi_dcmpeq>
 800b36a:	b1b8      	cbz	r0, 800b39c <pow+0x60>
 800b36c:	2200      	movs	r2, #0
 800b36e:	2300      	movs	r3, #0
 800b370:	4620      	mov	r0, r4
 800b372:	4629      	mov	r1, r5
 800b374:	f7f5 fb18 	bl	80009a8 <__aeabi_dcmpeq>
 800b378:	2800      	cmp	r0, #0
 800b37a:	d141      	bne.n	800b400 <pow+0xc4>
 800b37c:	4620      	mov	r0, r4
 800b37e:	4629      	mov	r1, r5
 800b380:	f000 f844 	bl	800b40c <finite>
 800b384:	b328      	cbz	r0, 800b3d2 <pow+0x96>
 800b386:	2200      	movs	r2, #0
 800b388:	2300      	movs	r3, #0
 800b38a:	4620      	mov	r0, r4
 800b38c:	4629      	mov	r1, r5
 800b38e:	f7f5 fb15 	bl	80009bc <__aeabi_dcmplt>
 800b392:	b1f0      	cbz	r0, 800b3d2 <pow+0x96>
 800b394:	f7fc fc5a 	bl	8007c4c <__errno>
 800b398:	2322      	movs	r3, #34	@ 0x22
 800b39a:	e019      	b.n	800b3d0 <pow+0x94>
 800b39c:	4630      	mov	r0, r6
 800b39e:	4639      	mov	r1, r7
 800b3a0:	f000 f834 	bl	800b40c <finite>
 800b3a4:	b9c8      	cbnz	r0, 800b3da <pow+0x9e>
 800b3a6:	4640      	mov	r0, r8
 800b3a8:	4649      	mov	r1, r9
 800b3aa:	f000 f82f 	bl	800b40c <finite>
 800b3ae:	b1a0      	cbz	r0, 800b3da <pow+0x9e>
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	4629      	mov	r1, r5
 800b3b4:	f000 f82a 	bl	800b40c <finite>
 800b3b8:	b178      	cbz	r0, 800b3da <pow+0x9e>
 800b3ba:	4632      	mov	r2, r6
 800b3bc:	463b      	mov	r3, r7
 800b3be:	4630      	mov	r0, r6
 800b3c0:	4639      	mov	r1, r7
 800b3c2:	f7f5 fb23 	bl	8000a0c <__aeabi_dcmpun>
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	d0e4      	beq.n	800b394 <pow+0x58>
 800b3ca:	f7fc fc3f 	bl	8007c4c <__errno>
 800b3ce:	2321      	movs	r3, #33	@ 0x21
 800b3d0:	6003      	str	r3, [r0, #0]
 800b3d2:	4630      	mov	r0, r6
 800b3d4:	4639      	mov	r1, r7
 800b3d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3da:	2200      	movs	r2, #0
 800b3dc:	2300      	movs	r3, #0
 800b3de:	4630      	mov	r0, r6
 800b3e0:	4639      	mov	r1, r7
 800b3e2:	f7f5 fae1 	bl	80009a8 <__aeabi_dcmpeq>
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d0f3      	beq.n	800b3d2 <pow+0x96>
 800b3ea:	4640      	mov	r0, r8
 800b3ec:	4649      	mov	r1, r9
 800b3ee:	f000 f80d 	bl	800b40c <finite>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	d0ed      	beq.n	800b3d2 <pow+0x96>
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	4629      	mov	r1, r5
 800b3fa:	f000 f807 	bl	800b40c <finite>
 800b3fe:	e7c8      	b.n	800b392 <pow+0x56>
 800b400:	2600      	movs	r6, #0
 800b402:	4f01      	ldr	r7, [pc, #4]	@ (800b408 <pow+0xcc>)
 800b404:	e7e5      	b.n	800b3d2 <pow+0x96>
 800b406:	bf00      	nop
 800b408:	3ff00000 	.word	0x3ff00000

0800b40c <finite>:
 800b40c:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 800b410:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b414:	0fc0      	lsrs	r0, r0, #31
 800b416:	4770      	bx	lr

0800b418 <__ieee754_pow>:
 800b418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b41c:	b091      	sub	sp, #68	@ 0x44
 800b41e:	e9cd 2300 	strd	r2, r3, [sp]
 800b422:	468b      	mov	fp, r1
 800b424:	e9dd 1800 	ldrd	r1, r8, [sp]
 800b428:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800b42c:	4682      	mov	sl, r0
 800b42e:	ea57 0001 	orrs.w	r0, r7, r1
 800b432:	d112      	bne.n	800b45a <__ieee754_pow+0x42>
 800b434:	4653      	mov	r3, sl
 800b436:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800b43a:	18db      	adds	r3, r3, r3
 800b43c:	4152      	adcs	r2, r2
 800b43e:	4298      	cmp	r0, r3
 800b440:	4b91      	ldr	r3, [pc, #580]	@ (800b688 <__ieee754_pow+0x270>)
 800b442:	4193      	sbcs	r3, r2
 800b444:	f080 84ce 	bcs.w	800bde4 <__ieee754_pow+0x9cc>
 800b448:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b44c:	4650      	mov	r0, sl
 800b44e:	4659      	mov	r1, fp
 800b450:	f7f4 fe8c 	bl	800016c <__adddf3>
 800b454:	b011      	add	sp, #68	@ 0x44
 800b456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b45a:	4b8c      	ldr	r3, [pc, #560]	@ (800b68c <__ieee754_pow+0x274>)
 800b45c:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 800b460:	429e      	cmp	r6, r3
 800b462:	465d      	mov	r5, fp
 800b464:	46d1      	mov	r9, sl
 800b466:	d807      	bhi.n	800b478 <__ieee754_pow+0x60>
 800b468:	d102      	bne.n	800b470 <__ieee754_pow+0x58>
 800b46a:	f1ba 0f00 	cmp.w	sl, #0
 800b46e:	d1eb      	bne.n	800b448 <__ieee754_pow+0x30>
 800b470:	429f      	cmp	r7, r3
 800b472:	d801      	bhi.n	800b478 <__ieee754_pow+0x60>
 800b474:	d10f      	bne.n	800b496 <__ieee754_pow+0x7e>
 800b476:	b171      	cbz	r1, 800b496 <__ieee754_pow+0x7e>
 800b478:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b47c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b480:	ea55 0509 	orrs.w	r5, r5, r9
 800b484:	d1e0      	bne.n	800b448 <__ieee754_pow+0x30>
 800b486:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b48a:	18db      	adds	r3, r3, r3
 800b48c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b490:	4152      	adcs	r2, r2
 800b492:	429d      	cmp	r5, r3
 800b494:	e7d4      	b.n	800b440 <__ieee754_pow+0x28>
 800b496:	2d00      	cmp	r5, #0
 800b498:	4633      	mov	r3, r6
 800b49a:	da39      	bge.n	800b510 <__ieee754_pow+0xf8>
 800b49c:	4a7c      	ldr	r2, [pc, #496]	@ (800b690 <__ieee754_pow+0x278>)
 800b49e:	4297      	cmp	r7, r2
 800b4a0:	d84e      	bhi.n	800b540 <__ieee754_pow+0x128>
 800b4a2:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b4a6:	4297      	cmp	r7, r2
 800b4a8:	f240 84ab 	bls.w	800be02 <__ieee754_pow+0x9ea>
 800b4ac:	153a      	asrs	r2, r7, #20
 800b4ae:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b4b2:	2a14      	cmp	r2, #20
 800b4b4:	dd0f      	ble.n	800b4d6 <__ieee754_pow+0xbe>
 800b4b6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b4ba:	fa21 f402 	lsr.w	r4, r1, r2
 800b4be:	fa04 f202 	lsl.w	r2, r4, r2
 800b4c2:	428a      	cmp	r2, r1
 800b4c4:	f040 849d 	bne.w	800be02 <__ieee754_pow+0x9ea>
 800b4c8:	f004 0401 	and.w	r4, r4, #1
 800b4cc:	f1c4 0402 	rsb	r4, r4, #2
 800b4d0:	2900      	cmp	r1, #0
 800b4d2:	d15a      	bne.n	800b58a <__ieee754_pow+0x172>
 800b4d4:	e00e      	b.n	800b4f4 <__ieee754_pow+0xdc>
 800b4d6:	2900      	cmp	r1, #0
 800b4d8:	d156      	bne.n	800b588 <__ieee754_pow+0x170>
 800b4da:	f1c2 0214 	rsb	r2, r2, #20
 800b4de:	fa47 f402 	asr.w	r4, r7, r2
 800b4e2:	fa04 f202 	lsl.w	r2, r4, r2
 800b4e6:	42ba      	cmp	r2, r7
 800b4e8:	f040 8488 	bne.w	800bdfc <__ieee754_pow+0x9e4>
 800b4ec:	f004 0401 	and.w	r4, r4, #1
 800b4f0:	f1c4 0402 	rsb	r4, r4, #2
 800b4f4:	4a67      	ldr	r2, [pc, #412]	@ (800b694 <__ieee754_pow+0x27c>)
 800b4f6:	4297      	cmp	r7, r2
 800b4f8:	d130      	bne.n	800b55c <__ieee754_pow+0x144>
 800b4fa:	f1b8 0f00 	cmp.w	r8, #0
 800b4fe:	f280 8479 	bge.w	800bdf4 <__ieee754_pow+0x9dc>
 800b502:	4652      	mov	r2, sl
 800b504:	465b      	mov	r3, fp
 800b506:	2000      	movs	r0, #0
 800b508:	4962      	ldr	r1, [pc, #392]	@ (800b694 <__ieee754_pow+0x27c>)
 800b50a:	f7f5 f90f 	bl	800072c <__aeabi_ddiv>
 800b50e:	e7a1      	b.n	800b454 <__ieee754_pow+0x3c>
 800b510:	2400      	movs	r4, #0
 800b512:	2900      	cmp	r1, #0
 800b514:	d139      	bne.n	800b58a <__ieee754_pow+0x172>
 800b516:	4a5d      	ldr	r2, [pc, #372]	@ (800b68c <__ieee754_pow+0x274>)
 800b518:	4297      	cmp	r7, r2
 800b51a:	d1eb      	bne.n	800b4f4 <__ieee754_pow+0xdc>
 800b51c:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 800b520:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800b524:	ea53 0309 	orrs.w	r3, r3, r9
 800b528:	f000 845c 	beq.w	800bde4 <__ieee754_pow+0x9cc>
 800b52c:	4b5a      	ldr	r3, [pc, #360]	@ (800b698 <__ieee754_pow+0x280>)
 800b52e:	429e      	cmp	r6, r3
 800b530:	d908      	bls.n	800b544 <__ieee754_pow+0x12c>
 800b532:	f1b8 0f00 	cmp.w	r8, #0
 800b536:	f2c0 8459 	blt.w	800bdec <__ieee754_pow+0x9d4>
 800b53a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b53e:	e789      	b.n	800b454 <__ieee754_pow+0x3c>
 800b540:	2402      	movs	r4, #2
 800b542:	e7e6      	b.n	800b512 <__ieee754_pow+0xfa>
 800b544:	f1b8 0f00 	cmp.w	r8, #0
 800b548:	f04f 0000 	mov.w	r0, #0
 800b54c:	f04f 0100 	mov.w	r1, #0
 800b550:	da80      	bge.n	800b454 <__ieee754_pow+0x3c>
 800b552:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b556:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b55a:	e77b      	b.n	800b454 <__ieee754_pow+0x3c>
 800b55c:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 800b560:	d106      	bne.n	800b570 <__ieee754_pow+0x158>
 800b562:	4652      	mov	r2, sl
 800b564:	465b      	mov	r3, fp
 800b566:	4650      	mov	r0, sl
 800b568:	4659      	mov	r1, fp
 800b56a:	f7f4 ffb5 	bl	80004d8 <__aeabi_dmul>
 800b56e:	e771      	b.n	800b454 <__ieee754_pow+0x3c>
 800b570:	4a4a      	ldr	r2, [pc, #296]	@ (800b69c <__ieee754_pow+0x284>)
 800b572:	4590      	cmp	r8, r2
 800b574:	d109      	bne.n	800b58a <__ieee754_pow+0x172>
 800b576:	2d00      	cmp	r5, #0
 800b578:	db07      	blt.n	800b58a <__ieee754_pow+0x172>
 800b57a:	4650      	mov	r0, sl
 800b57c:	4659      	mov	r1, fp
 800b57e:	b011      	add	sp, #68	@ 0x44
 800b580:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b584:	f000 bd12 	b.w	800bfac <__ieee754_sqrt>
 800b588:	2400      	movs	r4, #0
 800b58a:	4650      	mov	r0, sl
 800b58c:	4659      	mov	r1, fp
 800b58e:	9302      	str	r3, [sp, #8]
 800b590:	f000 fc6a 	bl	800be68 <fabs>
 800b594:	9b02      	ldr	r3, [sp, #8]
 800b596:	f1b9 0f00 	cmp.w	r9, #0
 800b59a:	d127      	bne.n	800b5ec <__ieee754_pow+0x1d4>
 800b59c:	4a3d      	ldr	r2, [pc, #244]	@ (800b694 <__ieee754_pow+0x27c>)
 800b59e:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 800b5a2:	4594      	cmp	ip, r2
 800b5a4:	d000      	beq.n	800b5a8 <__ieee754_pow+0x190>
 800b5a6:	bb0e      	cbnz	r6, 800b5ec <__ieee754_pow+0x1d4>
 800b5a8:	f1b8 0f00 	cmp.w	r8, #0
 800b5ac:	da05      	bge.n	800b5ba <__ieee754_pow+0x1a2>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	460b      	mov	r3, r1
 800b5b2:	2000      	movs	r0, #0
 800b5b4:	4937      	ldr	r1, [pc, #220]	@ (800b694 <__ieee754_pow+0x27c>)
 800b5b6:	f7f5 f8b9 	bl	800072c <__aeabi_ddiv>
 800b5ba:	2d00      	cmp	r5, #0
 800b5bc:	f6bf af4a 	bge.w	800b454 <__ieee754_pow+0x3c>
 800b5c0:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800b5c4:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800b5c8:	4326      	orrs	r6, r4
 800b5ca:	d108      	bne.n	800b5de <__ieee754_pow+0x1c6>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	4610      	mov	r0, r2
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	f7f4 fdc8 	bl	8000168 <__aeabi_dsub>
 800b5d8:	4602      	mov	r2, r0
 800b5da:	460b      	mov	r3, r1
 800b5dc:	e795      	b.n	800b50a <__ieee754_pow+0xf2>
 800b5de:	2c01      	cmp	r4, #1
 800b5e0:	f47f af38 	bne.w	800b454 <__ieee754_pow+0x3c>
 800b5e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b5e8:	4619      	mov	r1, r3
 800b5ea:	e733      	b.n	800b454 <__ieee754_pow+0x3c>
 800b5ec:	0fea      	lsrs	r2, r5, #31
 800b5ee:	3a01      	subs	r2, #1
 800b5f0:	ea52 0c04 	orrs.w	ip, r2, r4
 800b5f4:	d102      	bne.n	800b5fc <__ieee754_pow+0x1e4>
 800b5f6:	4652      	mov	r2, sl
 800b5f8:	465b      	mov	r3, fp
 800b5fa:	e7e9      	b.n	800b5d0 <__ieee754_pow+0x1b8>
 800b5fc:	f04f 0900 	mov.w	r9, #0
 800b600:	3c01      	subs	r4, #1
 800b602:	4314      	orrs	r4, r2
 800b604:	bf14      	ite	ne
 800b606:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800b694 <__ieee754_pow+0x27c>
 800b60a:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 800b6a0 <__ieee754_pow+0x288>
 800b60e:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800b612:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800b616:	f240 8107 	bls.w	800b828 <__ieee754_pow+0x410>
 800b61a:	4b22      	ldr	r3, [pc, #136]	@ (800b6a4 <__ieee754_pow+0x28c>)
 800b61c:	429f      	cmp	r7, r3
 800b61e:	4b1e      	ldr	r3, [pc, #120]	@ (800b698 <__ieee754_pow+0x280>)
 800b620:	d913      	bls.n	800b64a <__ieee754_pow+0x232>
 800b622:	429e      	cmp	r6, r3
 800b624:	d808      	bhi.n	800b638 <__ieee754_pow+0x220>
 800b626:	f1b8 0f00 	cmp.w	r8, #0
 800b62a:	da08      	bge.n	800b63e <__ieee754_pow+0x226>
 800b62c:	2000      	movs	r0, #0
 800b62e:	b011      	add	sp, #68	@ 0x44
 800b630:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b634:	f000 bcb4 	b.w	800bfa0 <__math_oflow>
 800b638:	f1b8 0f00 	cmp.w	r8, #0
 800b63c:	dcf6      	bgt.n	800b62c <__ieee754_pow+0x214>
 800b63e:	2000      	movs	r0, #0
 800b640:	b011      	add	sp, #68	@ 0x44
 800b642:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b646:	f000 bca6 	b.w	800bf96 <__math_uflow>
 800b64a:	429e      	cmp	r6, r3
 800b64c:	d20c      	bcs.n	800b668 <__ieee754_pow+0x250>
 800b64e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b652:	2200      	movs	r2, #0
 800b654:	2300      	movs	r3, #0
 800b656:	f7f5 f9b1 	bl	80009bc <__aeabi_dcmplt>
 800b65a:	3800      	subs	r0, #0
 800b65c:	bf18      	it	ne
 800b65e:	2001      	movne	r0, #1
 800b660:	f1b8 0f00 	cmp.w	r8, #0
 800b664:	daec      	bge.n	800b640 <__ieee754_pow+0x228>
 800b666:	e7e2      	b.n	800b62e <__ieee754_pow+0x216>
 800b668:	4b0a      	ldr	r3, [pc, #40]	@ (800b694 <__ieee754_pow+0x27c>)
 800b66a:	2200      	movs	r2, #0
 800b66c:	429e      	cmp	r6, r3
 800b66e:	d91b      	bls.n	800b6a8 <__ieee754_pow+0x290>
 800b670:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b674:	2300      	movs	r3, #0
 800b676:	f7f5 f9a1 	bl	80009bc <__aeabi_dcmplt>
 800b67a:	3800      	subs	r0, #0
 800b67c:	bf18      	it	ne
 800b67e:	2001      	movne	r0, #1
 800b680:	f1b8 0f00 	cmp.w	r8, #0
 800b684:	dcd3      	bgt.n	800b62e <__ieee754_pow+0x216>
 800b686:	e7db      	b.n	800b640 <__ieee754_pow+0x228>
 800b688:	fff00000 	.word	0xfff00000
 800b68c:	7ff00000 	.word	0x7ff00000
 800b690:	433fffff 	.word	0x433fffff
 800b694:	3ff00000 	.word	0x3ff00000
 800b698:	3fefffff 	.word	0x3fefffff
 800b69c:	3fe00000 	.word	0x3fe00000
 800b6a0:	bff00000 	.word	0xbff00000
 800b6a4:	43f00000 	.word	0x43f00000
 800b6a8:	4b5b      	ldr	r3, [pc, #364]	@ (800b818 <__ieee754_pow+0x400>)
 800b6aa:	f7f4 fd5d 	bl	8000168 <__aeabi_dsub>
 800b6ae:	a352      	add	r3, pc, #328	@ (adr r3, 800b7f8 <__ieee754_pow+0x3e0>)
 800b6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	460d      	mov	r5, r1
 800b6b8:	f7f4 ff0e 	bl	80004d8 <__aeabi_dmul>
 800b6bc:	a350      	add	r3, pc, #320	@ (adr r3, 800b800 <__ieee754_pow+0x3e8>)
 800b6be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c2:	4606      	mov	r6, r0
 800b6c4:	460f      	mov	r7, r1
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	f7f4 ff05 	bl	80004d8 <__aeabi_dmul>
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	4682      	mov	sl, r0
 800b6d2:	468b      	mov	fp, r1
 800b6d4:	4620      	mov	r0, r4
 800b6d6:	4629      	mov	r1, r5
 800b6d8:	4b50      	ldr	r3, [pc, #320]	@ (800b81c <__ieee754_pow+0x404>)
 800b6da:	f7f4 fefd 	bl	80004d8 <__aeabi_dmul>
 800b6de:	4602      	mov	r2, r0
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	a149      	add	r1, pc, #292	@ (adr r1, 800b808 <__ieee754_pow+0x3f0>)
 800b6e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6e8:	f7f4 fd3e 	bl	8000168 <__aeabi_dsub>
 800b6ec:	4622      	mov	r2, r4
 800b6ee:	462b      	mov	r3, r5
 800b6f0:	f7f4 fef2 	bl	80004d8 <__aeabi_dmul>
 800b6f4:	4602      	mov	r2, r0
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	2000      	movs	r0, #0
 800b6fa:	4949      	ldr	r1, [pc, #292]	@ (800b820 <__ieee754_pow+0x408>)
 800b6fc:	f7f4 fd34 	bl	8000168 <__aeabi_dsub>
 800b700:	4622      	mov	r2, r4
 800b702:	4680      	mov	r8, r0
 800b704:	4689      	mov	r9, r1
 800b706:	462b      	mov	r3, r5
 800b708:	4620      	mov	r0, r4
 800b70a:	4629      	mov	r1, r5
 800b70c:	f7f4 fee4 	bl	80004d8 <__aeabi_dmul>
 800b710:	4602      	mov	r2, r0
 800b712:	460b      	mov	r3, r1
 800b714:	4640      	mov	r0, r8
 800b716:	4649      	mov	r1, r9
 800b718:	f7f4 fede 	bl	80004d8 <__aeabi_dmul>
 800b71c:	a33c      	add	r3, pc, #240	@ (adr r3, 800b810 <__ieee754_pow+0x3f8>)
 800b71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b722:	f7f4 fed9 	bl	80004d8 <__aeabi_dmul>
 800b726:	4602      	mov	r2, r0
 800b728:	460b      	mov	r3, r1
 800b72a:	4650      	mov	r0, sl
 800b72c:	4659      	mov	r1, fp
 800b72e:	f7f4 fd1b 	bl	8000168 <__aeabi_dsub>
 800b732:	2400      	movs	r4, #0
 800b734:	4602      	mov	r2, r0
 800b736:	460b      	mov	r3, r1
 800b738:	4680      	mov	r8, r0
 800b73a:	4689      	mov	r9, r1
 800b73c:	4630      	mov	r0, r6
 800b73e:	4639      	mov	r1, r7
 800b740:	f7f4 fd14 	bl	800016c <__adddf3>
 800b744:	4632      	mov	r2, r6
 800b746:	463b      	mov	r3, r7
 800b748:	4620      	mov	r0, r4
 800b74a:	460d      	mov	r5, r1
 800b74c:	f7f4 fd0c 	bl	8000168 <__aeabi_dsub>
 800b750:	4602      	mov	r2, r0
 800b752:	460b      	mov	r3, r1
 800b754:	4640      	mov	r0, r8
 800b756:	4649      	mov	r1, r9
 800b758:	f7f4 fd06 	bl	8000168 <__aeabi_dsub>
 800b75c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b760:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b764:	2300      	movs	r3, #0
 800b766:	9304      	str	r3, [sp, #16]
 800b768:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b76c:	4606      	mov	r6, r0
 800b76e:	460f      	mov	r7, r1
 800b770:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b774:	4652      	mov	r2, sl
 800b776:	465b      	mov	r3, fp
 800b778:	f7f4 fcf6 	bl	8000168 <__aeabi_dsub>
 800b77c:	4622      	mov	r2, r4
 800b77e:	462b      	mov	r3, r5
 800b780:	f7f4 feaa 	bl	80004d8 <__aeabi_dmul>
 800b784:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b788:	4680      	mov	r8, r0
 800b78a:	4689      	mov	r9, r1
 800b78c:	4630      	mov	r0, r6
 800b78e:	4639      	mov	r1, r7
 800b790:	f7f4 fea2 	bl	80004d8 <__aeabi_dmul>
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	4640      	mov	r0, r8
 800b79a:	4649      	mov	r1, r9
 800b79c:	f7f4 fce6 	bl	800016c <__adddf3>
 800b7a0:	4652      	mov	r2, sl
 800b7a2:	465b      	mov	r3, fp
 800b7a4:	4606      	mov	r6, r0
 800b7a6:	460f      	mov	r7, r1
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	f7f4 fe94 	bl	80004d8 <__aeabi_dmul>
 800b7b0:	460b      	mov	r3, r1
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	4680      	mov	r8, r0
 800b7b6:	4689      	mov	r9, r1
 800b7b8:	4630      	mov	r0, r6
 800b7ba:	4639      	mov	r1, r7
 800b7bc:	f7f4 fcd6 	bl	800016c <__adddf3>
 800b7c0:	4b18      	ldr	r3, [pc, #96]	@ (800b824 <__ieee754_pow+0x40c>)
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	4299      	cmp	r1, r3
 800b7c6:	460d      	mov	r5, r1
 800b7c8:	468a      	mov	sl, r1
 800b7ca:	468b      	mov	fp, r1
 800b7cc:	f340 82e0 	ble.w	800bd90 <__ieee754_pow+0x978>
 800b7d0:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b7d4:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b7d8:	4303      	orrs	r3, r0
 800b7da:	f000 81df 	beq.w	800bb9c <__ieee754_pow+0x784>
 800b7de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	f7f5 f8e9 	bl	80009bc <__aeabi_dcmplt>
 800b7ea:	3800      	subs	r0, #0
 800b7ec:	bf18      	it	ne
 800b7ee:	2001      	movne	r0, #1
 800b7f0:	e71d      	b.n	800b62e <__ieee754_pow+0x216>
 800b7f2:	bf00      	nop
 800b7f4:	f3af 8000 	nop.w
 800b7f8:	60000000 	.word	0x60000000
 800b7fc:	3ff71547 	.word	0x3ff71547
 800b800:	f85ddf44 	.word	0xf85ddf44
 800b804:	3e54ae0b 	.word	0x3e54ae0b
 800b808:	55555555 	.word	0x55555555
 800b80c:	3fd55555 	.word	0x3fd55555
 800b810:	652b82fe 	.word	0x652b82fe
 800b814:	3ff71547 	.word	0x3ff71547
 800b818:	3ff00000 	.word	0x3ff00000
 800b81c:	3fd00000 	.word	0x3fd00000
 800b820:	3fe00000 	.word	0x3fe00000
 800b824:	408fffff 	.word	0x408fffff
 800b828:	4ad3      	ldr	r2, [pc, #844]	@ (800bb78 <__ieee754_pow+0x760>)
 800b82a:	402a      	ands	r2, r5
 800b82c:	2a00      	cmp	r2, #0
 800b82e:	f040 817a 	bne.w	800bb26 <__ieee754_pow+0x70e>
 800b832:	4bd2      	ldr	r3, [pc, #840]	@ (800bb7c <__ieee754_pow+0x764>)
 800b834:	2200      	movs	r2, #0
 800b836:	f7f4 fe4f 	bl	80004d8 <__aeabi_dmul>
 800b83a:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800b83e:	460b      	mov	r3, r1
 800b840:	151a      	asrs	r2, r3, #20
 800b842:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b846:	4422      	add	r2, r4
 800b848:	920a      	str	r2, [sp, #40]	@ 0x28
 800b84a:	4acd      	ldr	r2, [pc, #820]	@ (800bb80 <__ieee754_pow+0x768>)
 800b84c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b850:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800b854:	4293      	cmp	r3, r2
 800b856:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b85a:	dd08      	ble.n	800b86e <__ieee754_pow+0x456>
 800b85c:	4ac9      	ldr	r2, [pc, #804]	@ (800bb84 <__ieee754_pow+0x76c>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	f340 8163 	ble.w	800bb2a <__ieee754_pow+0x712>
 800b864:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b866:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b86a:	3301      	adds	r3, #1
 800b86c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b86e:	2600      	movs	r6, #0
 800b870:	00f3      	lsls	r3, r6, #3
 800b872:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b874:	4bc4      	ldr	r3, [pc, #784]	@ (800bb88 <__ieee754_pow+0x770>)
 800b876:	4629      	mov	r1, r5
 800b878:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b87c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b880:	461a      	mov	r2, r3
 800b882:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800b886:	4623      	mov	r3, r4
 800b888:	4682      	mov	sl, r0
 800b88a:	f7f4 fc6d 	bl	8000168 <__aeabi_dsub>
 800b88e:	4652      	mov	r2, sl
 800b890:	462b      	mov	r3, r5
 800b892:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b896:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b89a:	f7f4 fc67 	bl	800016c <__adddf3>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	2000      	movs	r0, #0
 800b8a4:	49b9      	ldr	r1, [pc, #740]	@ (800bb8c <__ieee754_pow+0x774>)
 800b8a6:	f7f4 ff41 	bl	800072c <__aeabi_ddiv>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	460b      	mov	r3, r1
 800b8ae:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8b6:	f7f4 fe0f 	bl	80004d8 <__aeabi_dmul>
 800b8ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b8be:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800b8c2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	46ab      	mov	fp, r5
 800b8cc:	106d      	asrs	r5, r5, #1
 800b8ce:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b8d2:	9304      	str	r3, [sp, #16]
 800b8d4:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b8d8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b8dc:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800b8e0:	4640      	mov	r0, r8
 800b8e2:	4649      	mov	r1, r9
 800b8e4:	4614      	mov	r4, r2
 800b8e6:	461d      	mov	r5, r3
 800b8e8:	f7f4 fdf6 	bl	80004d8 <__aeabi_dmul>
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8f4:	f7f4 fc38 	bl	8000168 <__aeabi_dsub>
 800b8f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b8fc:	4606      	mov	r6, r0
 800b8fe:	460f      	mov	r7, r1
 800b900:	4620      	mov	r0, r4
 800b902:	4629      	mov	r1, r5
 800b904:	f7f4 fc30 	bl	8000168 <__aeabi_dsub>
 800b908:	4602      	mov	r2, r0
 800b90a:	460b      	mov	r3, r1
 800b90c:	4650      	mov	r0, sl
 800b90e:	4659      	mov	r1, fp
 800b910:	f7f4 fc2a 	bl	8000168 <__aeabi_dsub>
 800b914:	4642      	mov	r2, r8
 800b916:	464b      	mov	r3, r9
 800b918:	f7f4 fdde 	bl	80004d8 <__aeabi_dmul>
 800b91c:	4602      	mov	r2, r0
 800b91e:	460b      	mov	r3, r1
 800b920:	4630      	mov	r0, r6
 800b922:	4639      	mov	r1, r7
 800b924:	f7f4 fc20 	bl	8000168 <__aeabi_dsub>
 800b928:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b92c:	f7f4 fdd4 	bl	80004d8 <__aeabi_dmul>
 800b930:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b934:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b938:	4610      	mov	r0, r2
 800b93a:	4619      	mov	r1, r3
 800b93c:	f7f4 fdcc 	bl	80004d8 <__aeabi_dmul>
 800b940:	a37b      	add	r3, pc, #492	@ (adr r3, 800bb30 <__ieee754_pow+0x718>)
 800b942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b946:	4604      	mov	r4, r0
 800b948:	460d      	mov	r5, r1
 800b94a:	f7f4 fdc5 	bl	80004d8 <__aeabi_dmul>
 800b94e:	a37a      	add	r3, pc, #488	@ (adr r3, 800bb38 <__ieee754_pow+0x720>)
 800b950:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b954:	f7f4 fc0a 	bl	800016c <__adddf3>
 800b958:	4622      	mov	r2, r4
 800b95a:	462b      	mov	r3, r5
 800b95c:	f7f4 fdbc 	bl	80004d8 <__aeabi_dmul>
 800b960:	a377      	add	r3, pc, #476	@ (adr r3, 800bb40 <__ieee754_pow+0x728>)
 800b962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b966:	f7f4 fc01 	bl	800016c <__adddf3>
 800b96a:	4622      	mov	r2, r4
 800b96c:	462b      	mov	r3, r5
 800b96e:	f7f4 fdb3 	bl	80004d8 <__aeabi_dmul>
 800b972:	a375      	add	r3, pc, #468	@ (adr r3, 800bb48 <__ieee754_pow+0x730>)
 800b974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b978:	f7f4 fbf8 	bl	800016c <__adddf3>
 800b97c:	4622      	mov	r2, r4
 800b97e:	462b      	mov	r3, r5
 800b980:	f7f4 fdaa 	bl	80004d8 <__aeabi_dmul>
 800b984:	a372      	add	r3, pc, #456	@ (adr r3, 800bb50 <__ieee754_pow+0x738>)
 800b986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98a:	f7f4 fbef 	bl	800016c <__adddf3>
 800b98e:	4622      	mov	r2, r4
 800b990:	462b      	mov	r3, r5
 800b992:	f7f4 fda1 	bl	80004d8 <__aeabi_dmul>
 800b996:	a370      	add	r3, pc, #448	@ (adr r3, 800bb58 <__ieee754_pow+0x740>)
 800b998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99c:	f7f4 fbe6 	bl	800016c <__adddf3>
 800b9a0:	4622      	mov	r2, r4
 800b9a2:	4606      	mov	r6, r0
 800b9a4:	460f      	mov	r7, r1
 800b9a6:	462b      	mov	r3, r5
 800b9a8:	4620      	mov	r0, r4
 800b9aa:	4629      	mov	r1, r5
 800b9ac:	f7f4 fd94 	bl	80004d8 <__aeabi_dmul>
 800b9b0:	4602      	mov	r2, r0
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	4630      	mov	r0, r6
 800b9b6:	4639      	mov	r1, r7
 800b9b8:	f7f4 fd8e 	bl	80004d8 <__aeabi_dmul>
 800b9bc:	4604      	mov	r4, r0
 800b9be:	460d      	mov	r5, r1
 800b9c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9c4:	4642      	mov	r2, r8
 800b9c6:	464b      	mov	r3, r9
 800b9c8:	f7f4 fbd0 	bl	800016c <__adddf3>
 800b9cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b9d0:	f7f4 fd82 	bl	80004d8 <__aeabi_dmul>
 800b9d4:	4622      	mov	r2, r4
 800b9d6:	462b      	mov	r3, r5
 800b9d8:	f7f4 fbc8 	bl	800016c <__adddf3>
 800b9dc:	4642      	mov	r2, r8
 800b9de:	4682      	mov	sl, r0
 800b9e0:	468b      	mov	fp, r1
 800b9e2:	464b      	mov	r3, r9
 800b9e4:	4640      	mov	r0, r8
 800b9e6:	4649      	mov	r1, r9
 800b9e8:	f7f4 fd76 	bl	80004d8 <__aeabi_dmul>
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	4b68      	ldr	r3, [pc, #416]	@ (800bb90 <__ieee754_pow+0x778>)
 800b9f0:	4606      	mov	r6, r0
 800b9f2:	460f      	mov	r7, r1
 800b9f4:	f7f4 fbba 	bl	800016c <__adddf3>
 800b9f8:	4652      	mov	r2, sl
 800b9fa:	465b      	mov	r3, fp
 800b9fc:	f7f4 fbb6 	bl	800016c <__adddf3>
 800ba00:	2400      	movs	r4, #0
 800ba02:	460d      	mov	r5, r1
 800ba04:	4622      	mov	r2, r4
 800ba06:	460b      	mov	r3, r1
 800ba08:	4640      	mov	r0, r8
 800ba0a:	4649      	mov	r1, r9
 800ba0c:	f7f4 fd64 	bl	80004d8 <__aeabi_dmul>
 800ba10:	2200      	movs	r2, #0
 800ba12:	4680      	mov	r8, r0
 800ba14:	4689      	mov	r9, r1
 800ba16:	4620      	mov	r0, r4
 800ba18:	4629      	mov	r1, r5
 800ba1a:	4b5d      	ldr	r3, [pc, #372]	@ (800bb90 <__ieee754_pow+0x778>)
 800ba1c:	f7f4 fba4 	bl	8000168 <__aeabi_dsub>
 800ba20:	4632      	mov	r2, r6
 800ba22:	463b      	mov	r3, r7
 800ba24:	f7f4 fba0 	bl	8000168 <__aeabi_dsub>
 800ba28:	4602      	mov	r2, r0
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	4650      	mov	r0, sl
 800ba2e:	4659      	mov	r1, fp
 800ba30:	f7f4 fb9a 	bl	8000168 <__aeabi_dsub>
 800ba34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ba38:	f7f4 fd4e 	bl	80004d8 <__aeabi_dmul>
 800ba3c:	4622      	mov	r2, r4
 800ba3e:	4606      	mov	r6, r0
 800ba40:	460f      	mov	r7, r1
 800ba42:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ba46:	462b      	mov	r3, r5
 800ba48:	f7f4 fd46 	bl	80004d8 <__aeabi_dmul>
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	460b      	mov	r3, r1
 800ba50:	4630      	mov	r0, r6
 800ba52:	4639      	mov	r1, r7
 800ba54:	f7f4 fb8a 	bl	800016c <__adddf3>
 800ba58:	2400      	movs	r4, #0
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	460f      	mov	r7, r1
 800ba5e:	4602      	mov	r2, r0
 800ba60:	460b      	mov	r3, r1
 800ba62:	4640      	mov	r0, r8
 800ba64:	4649      	mov	r1, r9
 800ba66:	f7f4 fb81 	bl	800016c <__adddf3>
 800ba6a:	a33d      	add	r3, pc, #244	@ (adr r3, 800bb60 <__ieee754_pow+0x748>)
 800ba6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba70:	4620      	mov	r0, r4
 800ba72:	460d      	mov	r5, r1
 800ba74:	f7f4 fd30 	bl	80004d8 <__aeabi_dmul>
 800ba78:	4642      	mov	r2, r8
 800ba7a:	464b      	mov	r3, r9
 800ba7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ba80:	4620      	mov	r0, r4
 800ba82:	4629      	mov	r1, r5
 800ba84:	f7f4 fb70 	bl	8000168 <__aeabi_dsub>
 800ba88:	4602      	mov	r2, r0
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	4630      	mov	r0, r6
 800ba8e:	4639      	mov	r1, r7
 800ba90:	f7f4 fb6a 	bl	8000168 <__aeabi_dsub>
 800ba94:	a334      	add	r3, pc, #208	@ (adr r3, 800bb68 <__ieee754_pow+0x750>)
 800ba96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9a:	f7f4 fd1d 	bl	80004d8 <__aeabi_dmul>
 800ba9e:	a334      	add	r3, pc, #208	@ (adr r3, 800bb70 <__ieee754_pow+0x758>)
 800baa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa4:	4606      	mov	r6, r0
 800baa6:	460f      	mov	r7, r1
 800baa8:	4620      	mov	r0, r4
 800baaa:	4629      	mov	r1, r5
 800baac:	f7f4 fd14 	bl	80004d8 <__aeabi_dmul>
 800bab0:	4602      	mov	r2, r0
 800bab2:	460b      	mov	r3, r1
 800bab4:	4630      	mov	r0, r6
 800bab6:	4639      	mov	r1, r7
 800bab8:	f7f4 fb58 	bl	800016c <__adddf3>
 800babc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800babe:	4b35      	ldr	r3, [pc, #212]	@ (800bb94 <__ieee754_pow+0x77c>)
 800bac0:	2400      	movs	r4, #0
 800bac2:	4413      	add	r3, r2
 800bac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac8:	f7f4 fb50 	bl	800016c <__adddf3>
 800bacc:	4682      	mov	sl, r0
 800bace:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bad0:	468b      	mov	fp, r1
 800bad2:	f7f4 fc97 	bl	8000404 <__aeabi_i2d>
 800bad6:	4606      	mov	r6, r0
 800bad8:	460f      	mov	r7, r1
 800bada:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800badc:	4b2e      	ldr	r3, [pc, #184]	@ (800bb98 <__ieee754_pow+0x780>)
 800bade:	4413      	add	r3, r2
 800bae0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bae4:	4652      	mov	r2, sl
 800bae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baea:	465b      	mov	r3, fp
 800baec:	f7f4 fb3e 	bl	800016c <__adddf3>
 800baf0:	4642      	mov	r2, r8
 800baf2:	464b      	mov	r3, r9
 800baf4:	f7f4 fb3a 	bl	800016c <__adddf3>
 800baf8:	4632      	mov	r2, r6
 800bafa:	463b      	mov	r3, r7
 800bafc:	f7f4 fb36 	bl	800016c <__adddf3>
 800bb00:	4632      	mov	r2, r6
 800bb02:	463b      	mov	r3, r7
 800bb04:	4620      	mov	r0, r4
 800bb06:	460d      	mov	r5, r1
 800bb08:	f7f4 fb2e 	bl	8000168 <__aeabi_dsub>
 800bb0c:	4642      	mov	r2, r8
 800bb0e:	464b      	mov	r3, r9
 800bb10:	f7f4 fb2a 	bl	8000168 <__aeabi_dsub>
 800bb14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb18:	f7f4 fb26 	bl	8000168 <__aeabi_dsub>
 800bb1c:	4602      	mov	r2, r0
 800bb1e:	460b      	mov	r3, r1
 800bb20:	4650      	mov	r0, sl
 800bb22:	4659      	mov	r1, fp
 800bb24:	e618      	b.n	800b758 <__ieee754_pow+0x340>
 800bb26:	2400      	movs	r4, #0
 800bb28:	e68a      	b.n	800b840 <__ieee754_pow+0x428>
 800bb2a:	2601      	movs	r6, #1
 800bb2c:	e6a0      	b.n	800b870 <__ieee754_pow+0x458>
 800bb2e:	bf00      	nop
 800bb30:	4a454eef 	.word	0x4a454eef
 800bb34:	3fca7e28 	.word	0x3fca7e28
 800bb38:	93c9db65 	.word	0x93c9db65
 800bb3c:	3fcd864a 	.word	0x3fcd864a
 800bb40:	a91d4101 	.word	0xa91d4101
 800bb44:	3fd17460 	.word	0x3fd17460
 800bb48:	518f264d 	.word	0x518f264d
 800bb4c:	3fd55555 	.word	0x3fd55555
 800bb50:	db6fabff 	.word	0xdb6fabff
 800bb54:	3fdb6db6 	.word	0x3fdb6db6
 800bb58:	33333303 	.word	0x33333303
 800bb5c:	3fe33333 	.word	0x3fe33333
 800bb60:	e0000000 	.word	0xe0000000
 800bb64:	3feec709 	.word	0x3feec709
 800bb68:	dc3a03fd 	.word	0xdc3a03fd
 800bb6c:	3feec709 	.word	0x3feec709
 800bb70:	145b01f5 	.word	0x145b01f5
 800bb74:	be3e2fe0 	.word	0xbe3e2fe0
 800bb78:	7ff00000 	.word	0x7ff00000
 800bb7c:	43400000 	.word	0x43400000
 800bb80:	0003988e 	.word	0x0003988e
 800bb84:	000bb679 	.word	0x000bb679
 800bb88:	0800c628 	.word	0x0800c628
 800bb8c:	3ff00000 	.word	0x3ff00000
 800bb90:	40080000 	.word	0x40080000
 800bb94:	0800c608 	.word	0x0800c608
 800bb98:	0800c618 	.word	0x0800c618
 800bb9c:	a39a      	add	r3, pc, #616	@ (adr r3, 800be08 <__ieee754_pow+0x9f0>)
 800bb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba2:	4630      	mov	r0, r6
 800bba4:	4639      	mov	r1, r7
 800bba6:	f7f4 fae1 	bl	800016c <__adddf3>
 800bbaa:	4642      	mov	r2, r8
 800bbac:	e9cd 0100 	strd	r0, r1, [sp]
 800bbb0:	464b      	mov	r3, r9
 800bbb2:	4620      	mov	r0, r4
 800bbb4:	4629      	mov	r1, r5
 800bbb6:	f7f4 fad7 	bl	8000168 <__aeabi_dsub>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bbc2:	f7f4 ff19 	bl	80009f8 <__aeabi_dcmpgt>
 800bbc6:	2800      	cmp	r0, #0
 800bbc8:	f47f ae09 	bne.w	800b7de <__ieee754_pow+0x3c6>
 800bbcc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800bbd0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800bbd4:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800bbd8:	fa43 fa0a 	asr.w	sl, r3, sl
 800bbdc:	44da      	add	sl, fp
 800bbde:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bbe2:	489b      	ldr	r0, [pc, #620]	@ (800be50 <__ieee754_pow+0xa38>)
 800bbe4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800bbe8:	4108      	asrs	r0, r1
 800bbea:	ea00 030a 	and.w	r3, r0, sl
 800bbee:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bbf2:	f1c1 0114 	rsb	r1, r1, #20
 800bbf6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800bbfa:	4640      	mov	r0, r8
 800bbfc:	fa4a fa01 	asr.w	sl, sl, r1
 800bc00:	f1bb 0f00 	cmp.w	fp, #0
 800bc04:	4649      	mov	r1, r9
 800bc06:	f04f 0200 	mov.w	r2, #0
 800bc0a:	bfb8      	it	lt
 800bc0c:	f1ca 0a00 	rsblt	sl, sl, #0
 800bc10:	f7f4 faaa 	bl	8000168 <__aeabi_dsub>
 800bc14:	4680      	mov	r8, r0
 800bc16:	4689      	mov	r9, r1
 800bc18:	2400      	movs	r4, #0
 800bc1a:	4632      	mov	r2, r6
 800bc1c:	463b      	mov	r3, r7
 800bc1e:	4640      	mov	r0, r8
 800bc20:	4649      	mov	r1, r9
 800bc22:	f7f4 faa3 	bl	800016c <__adddf3>
 800bc26:	a37a      	add	r3, pc, #488	@ (adr r3, 800be10 <__ieee754_pow+0x9f8>)
 800bc28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2c:	4620      	mov	r0, r4
 800bc2e:	460d      	mov	r5, r1
 800bc30:	f7f4 fc52 	bl	80004d8 <__aeabi_dmul>
 800bc34:	4642      	mov	r2, r8
 800bc36:	464b      	mov	r3, r9
 800bc38:	e9cd 0100 	strd	r0, r1, [sp]
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	4629      	mov	r1, r5
 800bc40:	f7f4 fa92 	bl	8000168 <__aeabi_dsub>
 800bc44:	4602      	mov	r2, r0
 800bc46:	460b      	mov	r3, r1
 800bc48:	4630      	mov	r0, r6
 800bc4a:	4639      	mov	r1, r7
 800bc4c:	f7f4 fa8c 	bl	8000168 <__aeabi_dsub>
 800bc50:	a371      	add	r3, pc, #452	@ (adr r3, 800be18 <__ieee754_pow+0xa00>)
 800bc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc56:	f7f4 fc3f 	bl	80004d8 <__aeabi_dmul>
 800bc5a:	a371      	add	r3, pc, #452	@ (adr r3, 800be20 <__ieee754_pow+0xa08>)
 800bc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc60:	4680      	mov	r8, r0
 800bc62:	4689      	mov	r9, r1
 800bc64:	4620      	mov	r0, r4
 800bc66:	4629      	mov	r1, r5
 800bc68:	f7f4 fc36 	bl	80004d8 <__aeabi_dmul>
 800bc6c:	4602      	mov	r2, r0
 800bc6e:	460b      	mov	r3, r1
 800bc70:	4640      	mov	r0, r8
 800bc72:	4649      	mov	r1, r9
 800bc74:	f7f4 fa7a 	bl	800016c <__adddf3>
 800bc78:	4604      	mov	r4, r0
 800bc7a:	460d      	mov	r5, r1
 800bc7c:	4602      	mov	r2, r0
 800bc7e:	460b      	mov	r3, r1
 800bc80:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc84:	f7f4 fa72 	bl	800016c <__adddf3>
 800bc88:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc8c:	4680      	mov	r8, r0
 800bc8e:	4689      	mov	r9, r1
 800bc90:	f7f4 fa6a 	bl	8000168 <__aeabi_dsub>
 800bc94:	4602      	mov	r2, r0
 800bc96:	460b      	mov	r3, r1
 800bc98:	4620      	mov	r0, r4
 800bc9a:	4629      	mov	r1, r5
 800bc9c:	f7f4 fa64 	bl	8000168 <__aeabi_dsub>
 800bca0:	4642      	mov	r2, r8
 800bca2:	4606      	mov	r6, r0
 800bca4:	460f      	mov	r7, r1
 800bca6:	464b      	mov	r3, r9
 800bca8:	4640      	mov	r0, r8
 800bcaa:	4649      	mov	r1, r9
 800bcac:	f7f4 fc14 	bl	80004d8 <__aeabi_dmul>
 800bcb0:	a35d      	add	r3, pc, #372	@ (adr r3, 800be28 <__ieee754_pow+0xa10>)
 800bcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb6:	4604      	mov	r4, r0
 800bcb8:	460d      	mov	r5, r1
 800bcba:	f7f4 fc0d 	bl	80004d8 <__aeabi_dmul>
 800bcbe:	a35c      	add	r3, pc, #368	@ (adr r3, 800be30 <__ieee754_pow+0xa18>)
 800bcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc4:	f7f4 fa50 	bl	8000168 <__aeabi_dsub>
 800bcc8:	4622      	mov	r2, r4
 800bcca:	462b      	mov	r3, r5
 800bccc:	f7f4 fc04 	bl	80004d8 <__aeabi_dmul>
 800bcd0:	a359      	add	r3, pc, #356	@ (adr r3, 800be38 <__ieee754_pow+0xa20>)
 800bcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd6:	f7f4 fa49 	bl	800016c <__adddf3>
 800bcda:	4622      	mov	r2, r4
 800bcdc:	462b      	mov	r3, r5
 800bcde:	f7f4 fbfb 	bl	80004d8 <__aeabi_dmul>
 800bce2:	a357      	add	r3, pc, #348	@ (adr r3, 800be40 <__ieee754_pow+0xa28>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	f7f4 fa3e 	bl	8000168 <__aeabi_dsub>
 800bcec:	4622      	mov	r2, r4
 800bcee:	462b      	mov	r3, r5
 800bcf0:	f7f4 fbf2 	bl	80004d8 <__aeabi_dmul>
 800bcf4:	a354      	add	r3, pc, #336	@ (adr r3, 800be48 <__ieee754_pow+0xa30>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	f7f4 fa37 	bl	800016c <__adddf3>
 800bcfe:	4622      	mov	r2, r4
 800bd00:	462b      	mov	r3, r5
 800bd02:	f7f4 fbe9 	bl	80004d8 <__aeabi_dmul>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4640      	mov	r0, r8
 800bd0c:	4649      	mov	r1, r9
 800bd0e:	f7f4 fa2b 	bl	8000168 <__aeabi_dsub>
 800bd12:	4604      	mov	r4, r0
 800bd14:	460d      	mov	r5, r1
 800bd16:	4602      	mov	r2, r0
 800bd18:	460b      	mov	r3, r1
 800bd1a:	4640      	mov	r0, r8
 800bd1c:	4649      	mov	r1, r9
 800bd1e:	f7f4 fbdb 	bl	80004d8 <__aeabi_dmul>
 800bd22:	2200      	movs	r2, #0
 800bd24:	e9cd 0100 	strd	r0, r1, [sp]
 800bd28:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bd2c:	4620      	mov	r0, r4
 800bd2e:	4629      	mov	r1, r5
 800bd30:	f7f4 fa1a 	bl	8000168 <__aeabi_dsub>
 800bd34:	4602      	mov	r2, r0
 800bd36:	460b      	mov	r3, r1
 800bd38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd3c:	f7f4 fcf6 	bl	800072c <__aeabi_ddiv>
 800bd40:	4632      	mov	r2, r6
 800bd42:	4604      	mov	r4, r0
 800bd44:	460d      	mov	r5, r1
 800bd46:	463b      	mov	r3, r7
 800bd48:	4640      	mov	r0, r8
 800bd4a:	4649      	mov	r1, r9
 800bd4c:	f7f4 fbc4 	bl	80004d8 <__aeabi_dmul>
 800bd50:	4632      	mov	r2, r6
 800bd52:	463b      	mov	r3, r7
 800bd54:	f7f4 fa0a 	bl	800016c <__adddf3>
 800bd58:	4602      	mov	r2, r0
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	4629      	mov	r1, r5
 800bd60:	f7f4 fa02 	bl	8000168 <__aeabi_dsub>
 800bd64:	4642      	mov	r2, r8
 800bd66:	464b      	mov	r3, r9
 800bd68:	f7f4 f9fe 	bl	8000168 <__aeabi_dsub>
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	460b      	mov	r3, r1
 800bd70:	2000      	movs	r0, #0
 800bd72:	4938      	ldr	r1, [pc, #224]	@ (800be54 <__ieee754_pow+0xa3c>)
 800bd74:	f7f4 f9f8 	bl	8000168 <__aeabi_dsub>
 800bd78:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800bd7c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800bd80:	da2e      	bge.n	800bde0 <__ieee754_pow+0x9c8>
 800bd82:	4652      	mov	r2, sl
 800bd84:	f000 f874 	bl	800be70 <scalbn>
 800bd88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd8c:	f7ff bbed 	b.w	800b56a <__ieee754_pow+0x152>
 800bd90:	4c31      	ldr	r4, [pc, #196]	@ (800be58 <__ieee754_pow+0xa40>)
 800bd92:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bd96:	42a3      	cmp	r3, r4
 800bd98:	d91a      	bls.n	800bdd0 <__ieee754_pow+0x9b8>
 800bd9a:	4b30      	ldr	r3, [pc, #192]	@ (800be5c <__ieee754_pow+0xa44>)
 800bd9c:	440b      	add	r3, r1
 800bd9e:	4303      	orrs	r3, r0
 800bda0:	d009      	beq.n	800bdb6 <__ieee754_pow+0x99e>
 800bda2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bda6:	2200      	movs	r2, #0
 800bda8:	2300      	movs	r3, #0
 800bdaa:	f7f4 fe07 	bl	80009bc <__aeabi_dcmplt>
 800bdae:	3800      	subs	r0, #0
 800bdb0:	bf18      	it	ne
 800bdb2:	2001      	movne	r0, #1
 800bdb4:	e444      	b.n	800b640 <__ieee754_pow+0x228>
 800bdb6:	4642      	mov	r2, r8
 800bdb8:	464b      	mov	r3, r9
 800bdba:	f7f4 f9d5 	bl	8000168 <__aeabi_dsub>
 800bdbe:	4632      	mov	r2, r6
 800bdc0:	463b      	mov	r3, r7
 800bdc2:	f7f4 fe0f 	bl	80009e4 <__aeabi_dcmpge>
 800bdc6:	2800      	cmp	r0, #0
 800bdc8:	d1eb      	bne.n	800bda2 <__ieee754_pow+0x98a>
 800bdca:	f8df a094 	ldr.w	sl, [pc, #148]	@ 800be60 <__ieee754_pow+0xa48>
 800bdce:	e6fd      	b.n	800bbcc <__ieee754_pow+0x7b4>
 800bdd0:	469a      	mov	sl, r3
 800bdd2:	4b24      	ldr	r3, [pc, #144]	@ (800be64 <__ieee754_pow+0xa4c>)
 800bdd4:	459a      	cmp	sl, r3
 800bdd6:	f63f aef9 	bhi.w	800bbcc <__ieee754_pow+0x7b4>
 800bdda:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bdde:	e71b      	b.n	800bc18 <__ieee754_pow+0x800>
 800bde0:	4621      	mov	r1, r4
 800bde2:	e7d1      	b.n	800bd88 <__ieee754_pow+0x970>
 800bde4:	2000      	movs	r0, #0
 800bde6:	491b      	ldr	r1, [pc, #108]	@ (800be54 <__ieee754_pow+0xa3c>)
 800bde8:	f7ff bb34 	b.w	800b454 <__ieee754_pow+0x3c>
 800bdec:	2000      	movs	r0, #0
 800bdee:	2100      	movs	r1, #0
 800bdf0:	f7ff bb30 	b.w	800b454 <__ieee754_pow+0x3c>
 800bdf4:	4650      	mov	r0, sl
 800bdf6:	4659      	mov	r1, fp
 800bdf8:	f7ff bb2c 	b.w	800b454 <__ieee754_pow+0x3c>
 800bdfc:	460c      	mov	r4, r1
 800bdfe:	f7ff bb79 	b.w	800b4f4 <__ieee754_pow+0xdc>
 800be02:	2400      	movs	r4, #0
 800be04:	f7ff bb64 	b.w	800b4d0 <__ieee754_pow+0xb8>
 800be08:	652b82fe 	.word	0x652b82fe
 800be0c:	3c971547 	.word	0x3c971547
 800be10:	00000000 	.word	0x00000000
 800be14:	3fe62e43 	.word	0x3fe62e43
 800be18:	fefa39ef 	.word	0xfefa39ef
 800be1c:	3fe62e42 	.word	0x3fe62e42
 800be20:	0ca86c39 	.word	0x0ca86c39
 800be24:	be205c61 	.word	0xbe205c61
 800be28:	72bea4d0 	.word	0x72bea4d0
 800be2c:	3e663769 	.word	0x3e663769
 800be30:	c5d26bf1 	.word	0xc5d26bf1
 800be34:	3ebbbd41 	.word	0x3ebbbd41
 800be38:	af25de2c 	.word	0xaf25de2c
 800be3c:	3f11566a 	.word	0x3f11566a
 800be40:	16bebd93 	.word	0x16bebd93
 800be44:	3f66c16c 	.word	0x3f66c16c
 800be48:	5555553e 	.word	0x5555553e
 800be4c:	3fc55555 	.word	0x3fc55555
 800be50:	fff00000 	.word	0xfff00000
 800be54:	3ff00000 	.word	0x3ff00000
 800be58:	4090cbff 	.word	0x4090cbff
 800be5c:	3f6f3400 	.word	0x3f6f3400
 800be60:	4090cc00 	.word	0x4090cc00
 800be64:	3fe00000 	.word	0x3fe00000

0800be68 <fabs>:
 800be68:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800be6c:	4619      	mov	r1, r3
 800be6e:	4770      	bx	lr

0800be70 <scalbn>:
 800be70:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800be74:	4616      	mov	r6, r2
 800be76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800be7a:	4683      	mov	fp, r0
 800be7c:	468c      	mov	ip, r1
 800be7e:	460b      	mov	r3, r1
 800be80:	b982      	cbnz	r2, 800bea4 <scalbn+0x34>
 800be82:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800be86:	4303      	orrs	r3, r0
 800be88:	d039      	beq.n	800befe <scalbn+0x8e>
 800be8a:	4b2f      	ldr	r3, [pc, #188]	@ (800bf48 <scalbn+0xd8>)
 800be8c:	2200      	movs	r2, #0
 800be8e:	f7f4 fb23 	bl	80004d8 <__aeabi_dmul>
 800be92:	4b2e      	ldr	r3, [pc, #184]	@ (800bf4c <scalbn+0xdc>)
 800be94:	4683      	mov	fp, r0
 800be96:	429e      	cmp	r6, r3
 800be98:	468c      	mov	ip, r1
 800be9a:	da0d      	bge.n	800beb8 <scalbn+0x48>
 800be9c:	a326      	add	r3, pc, #152	@ (adr r3, 800bf38 <scalbn+0xc8>)
 800be9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea2:	e01b      	b.n	800bedc <scalbn+0x6c>
 800bea4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800bea8:	42ba      	cmp	r2, r7
 800beaa:	d109      	bne.n	800bec0 <scalbn+0x50>
 800beac:	4602      	mov	r2, r0
 800beae:	f7f4 f95d 	bl	800016c <__adddf3>
 800beb2:	4683      	mov	fp, r0
 800beb4:	468c      	mov	ip, r1
 800beb6:	e022      	b.n	800befe <scalbn+0x8e>
 800beb8:	460b      	mov	r3, r1
 800beba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bebe:	3a36      	subs	r2, #54	@ 0x36
 800bec0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bec4:	428e      	cmp	r6, r1
 800bec6:	dd0c      	ble.n	800bee2 <scalbn+0x72>
 800bec8:	a31d      	add	r3, pc, #116	@ (adr r3, 800bf40 <scalbn+0xd0>)
 800beca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bece:	461c      	mov	r4, r3
 800bed0:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800bed4:	f361 74df 	bfi	r4, r1, #31, #1
 800bed8:	4621      	mov	r1, r4
 800beda:	481d      	ldr	r0, [pc, #116]	@ (800bf50 <scalbn+0xe0>)
 800bedc:	f7f4 fafc 	bl	80004d8 <__aeabi_dmul>
 800bee0:	e7e7      	b.n	800beb2 <scalbn+0x42>
 800bee2:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bee6:	4432      	add	r2, r6
 800bee8:	428a      	cmp	r2, r1
 800beea:	dced      	bgt.n	800bec8 <scalbn+0x58>
 800beec:	2a00      	cmp	r2, #0
 800beee:	dd0a      	ble.n	800bf06 <scalbn+0x96>
 800bef0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bef4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bef8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800befc:	46ac      	mov	ip, r5
 800befe:	4658      	mov	r0, fp
 800bf00:	4661      	mov	r1, ip
 800bf02:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800bf06:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bf0a:	da09      	bge.n	800bf20 <scalbn+0xb0>
 800bf0c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800bf10:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800bf14:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800bf18:	480e      	ldr	r0, [pc, #56]	@ (800bf54 <scalbn+0xe4>)
 800bf1a:	f041 011f 	orr.w	r1, r1, #31
 800bf1e:	e7bd      	b.n	800be9c <scalbn+0x2c>
 800bf20:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bf24:	3236      	adds	r2, #54	@ 0x36
 800bf26:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800bf2a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bf2e:	4658      	mov	r0, fp
 800bf30:	4629      	mov	r1, r5
 800bf32:	2200      	movs	r2, #0
 800bf34:	4b08      	ldr	r3, [pc, #32]	@ (800bf58 <scalbn+0xe8>)
 800bf36:	e7d1      	b.n	800bedc <scalbn+0x6c>
 800bf38:	c2f8f359 	.word	0xc2f8f359
 800bf3c:	01a56e1f 	.word	0x01a56e1f
 800bf40:	8800759c 	.word	0x8800759c
 800bf44:	7e37e43c 	.word	0x7e37e43c
 800bf48:	43500000 	.word	0x43500000
 800bf4c:	ffff3cb0 	.word	0xffff3cb0
 800bf50:	8800759c 	.word	0x8800759c
 800bf54:	c2f8f359 	.word	0xc2f8f359
 800bf58:	3c900000 	.word	0x3c900000

0800bf5c <with_errno>:
 800bf5c:	b570      	push	{r4, r5, r6, lr}
 800bf5e:	4604      	mov	r4, r0
 800bf60:	460d      	mov	r5, r1
 800bf62:	4616      	mov	r6, r2
 800bf64:	f7fb fe72 	bl	8007c4c <__errno>
 800bf68:	4629      	mov	r1, r5
 800bf6a:	6006      	str	r6, [r0, #0]
 800bf6c:	4620      	mov	r0, r4
 800bf6e:	bd70      	pop	{r4, r5, r6, pc}

0800bf70 <xflow>:
 800bf70:	b513      	push	{r0, r1, r4, lr}
 800bf72:	4604      	mov	r4, r0
 800bf74:	4619      	mov	r1, r3
 800bf76:	4610      	mov	r0, r2
 800bf78:	b10c      	cbz	r4, 800bf7e <xflow+0xe>
 800bf7a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bf7e:	e9cd 2300 	strd	r2, r3, [sp]
 800bf82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf86:	f7f4 faa7 	bl	80004d8 <__aeabi_dmul>
 800bf8a:	2222      	movs	r2, #34	@ 0x22
 800bf8c:	b002      	add	sp, #8
 800bf8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf92:	f7ff bfe3 	b.w	800bf5c <with_errno>

0800bf96 <__math_uflow>:
 800bf96:	2200      	movs	r2, #0
 800bf98:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800bf9c:	f7ff bfe8 	b.w	800bf70 <xflow>

0800bfa0 <__math_oflow>:
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800bfa6:	f7ff bfe3 	b.w	800bf70 <xflow>
	...

0800bfac <__ieee754_sqrt>:
 800bfac:	4a67      	ldr	r2, [pc, #412]	@ (800c14c <__ieee754_sqrt+0x1a0>)
 800bfae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb2:	438a      	bics	r2, r1
 800bfb4:	4606      	mov	r6, r0
 800bfb6:	460f      	mov	r7, r1
 800bfb8:	460b      	mov	r3, r1
 800bfba:	4604      	mov	r4, r0
 800bfbc:	d10e      	bne.n	800bfdc <__ieee754_sqrt+0x30>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	f7f4 fa8a 	bl	80004d8 <__aeabi_dmul>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	4630      	mov	r0, r6
 800bfca:	4639      	mov	r1, r7
 800bfcc:	f7f4 f8ce 	bl	800016c <__adddf3>
 800bfd0:	4606      	mov	r6, r0
 800bfd2:	460f      	mov	r7, r1
 800bfd4:	4630      	mov	r0, r6
 800bfd6:	4639      	mov	r1, r7
 800bfd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfdc:	2900      	cmp	r1, #0
 800bfde:	dc0c      	bgt.n	800bffa <__ieee754_sqrt+0x4e>
 800bfe0:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800bfe4:	4302      	orrs	r2, r0
 800bfe6:	d0f5      	beq.n	800bfd4 <__ieee754_sqrt+0x28>
 800bfe8:	b189      	cbz	r1, 800c00e <__ieee754_sqrt+0x62>
 800bfea:	4602      	mov	r2, r0
 800bfec:	f7f4 f8bc 	bl	8000168 <__aeabi_dsub>
 800bff0:	4602      	mov	r2, r0
 800bff2:	460b      	mov	r3, r1
 800bff4:	f7f4 fb9a 	bl	800072c <__aeabi_ddiv>
 800bff8:	e7ea      	b.n	800bfd0 <__ieee754_sqrt+0x24>
 800bffa:	150a      	asrs	r2, r1, #20
 800bffc:	d115      	bne.n	800c02a <__ieee754_sqrt+0x7e>
 800bffe:	2100      	movs	r1, #0
 800c000:	e009      	b.n	800c016 <__ieee754_sqrt+0x6a>
 800c002:	0ae3      	lsrs	r3, r4, #11
 800c004:	3a15      	subs	r2, #21
 800c006:	0564      	lsls	r4, r4, #21
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d0fa      	beq.n	800c002 <__ieee754_sqrt+0x56>
 800c00c:	e7f7      	b.n	800bffe <__ieee754_sqrt+0x52>
 800c00e:	460a      	mov	r2, r1
 800c010:	e7fa      	b.n	800c008 <__ieee754_sqrt+0x5c>
 800c012:	005b      	lsls	r3, r3, #1
 800c014:	3101      	adds	r1, #1
 800c016:	02d8      	lsls	r0, r3, #11
 800c018:	d5fb      	bpl.n	800c012 <__ieee754_sqrt+0x66>
 800c01a:	1e48      	subs	r0, r1, #1
 800c01c:	1a12      	subs	r2, r2, r0
 800c01e:	f1c1 0020 	rsb	r0, r1, #32
 800c022:	fa24 f000 	lsr.w	r0, r4, r0
 800c026:	4303      	orrs	r3, r0
 800c028:	408c      	lsls	r4, r1
 800c02a:	2600      	movs	r6, #0
 800c02c:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800c030:	2116      	movs	r1, #22
 800c032:	07d2      	lsls	r2, r2, #31
 800c034:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c038:	4632      	mov	r2, r6
 800c03a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c03e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c042:	bf5c      	itt	pl
 800c044:	005b      	lslpl	r3, r3, #1
 800c046:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800c04a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c04e:	bf58      	it	pl
 800c050:	0064      	lslpl	r4, r4, #1
 800c052:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800c056:	107f      	asrs	r7, r7, #1
 800c058:	0064      	lsls	r4, r4, #1
 800c05a:	1815      	adds	r5, r2, r0
 800c05c:	429d      	cmp	r5, r3
 800c05e:	bfde      	ittt	le
 800c060:	182a      	addle	r2, r5, r0
 800c062:	1b5b      	suble	r3, r3, r5
 800c064:	1836      	addle	r6, r6, r0
 800c066:	0fe5      	lsrs	r5, r4, #31
 800c068:	3901      	subs	r1, #1
 800c06a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c06e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c072:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c076:	d1f0      	bne.n	800c05a <__ieee754_sqrt+0xae>
 800c078:	460d      	mov	r5, r1
 800c07a:	f04f 0a20 	mov.w	sl, #32
 800c07e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c082:	429a      	cmp	r2, r3
 800c084:	eb01 0c00 	add.w	ip, r1, r0
 800c088:	db02      	blt.n	800c090 <__ieee754_sqrt+0xe4>
 800c08a:	d113      	bne.n	800c0b4 <__ieee754_sqrt+0x108>
 800c08c:	45a4      	cmp	ip, r4
 800c08e:	d811      	bhi.n	800c0b4 <__ieee754_sqrt+0x108>
 800c090:	f1bc 0f00 	cmp.w	ip, #0
 800c094:	eb0c 0100 	add.w	r1, ip, r0
 800c098:	da42      	bge.n	800c120 <__ieee754_sqrt+0x174>
 800c09a:	2900      	cmp	r1, #0
 800c09c:	db40      	blt.n	800c120 <__ieee754_sqrt+0x174>
 800c09e:	f102 0e01 	add.w	lr, r2, #1
 800c0a2:	1a9b      	subs	r3, r3, r2
 800c0a4:	4672      	mov	r2, lr
 800c0a6:	45a4      	cmp	ip, r4
 800c0a8:	bf88      	it	hi
 800c0aa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c0ae:	eba4 040c 	sub.w	r4, r4, ip
 800c0b2:	4405      	add	r5, r0
 800c0b4:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800c0b8:	f1ba 0a01 	subs.w	sl, sl, #1
 800c0bc:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800c0c0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800c0c4:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800c0c8:	d1db      	bne.n	800c082 <__ieee754_sqrt+0xd6>
 800c0ca:	431c      	orrs	r4, r3
 800c0cc:	d01a      	beq.n	800c104 <__ieee754_sqrt+0x158>
 800c0ce:	4c20      	ldr	r4, [pc, #128]	@ (800c150 <__ieee754_sqrt+0x1a4>)
 800c0d0:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800c154 <__ieee754_sqrt+0x1a8>
 800c0d4:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c0d8:	e9db 2300 	ldrd	r2, r3, [fp]
 800c0dc:	f7f4 f844 	bl	8000168 <__aeabi_dsub>
 800c0e0:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	4640      	mov	r0, r8
 800c0ea:	4649      	mov	r1, r9
 800c0ec:	f7f4 fc70 	bl	80009d0 <__aeabi_dcmple>
 800c0f0:	b140      	cbz	r0, 800c104 <__ieee754_sqrt+0x158>
 800c0f2:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c0f6:	e9db 2300 	ldrd	r2, r3, [fp]
 800c0fa:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c0fe:	d111      	bne.n	800c124 <__ieee754_sqrt+0x178>
 800c100:	4655      	mov	r5, sl
 800c102:	3601      	adds	r6, #1
 800c104:	1072      	asrs	r2, r6, #1
 800c106:	086b      	lsrs	r3, r5, #1
 800c108:	07f1      	lsls	r1, r6, #31
 800c10a:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c10e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c112:	bf48      	it	mi
 800c114:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c118:	4618      	mov	r0, r3
 800c11a:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800c11e:	e757      	b.n	800bfd0 <__ieee754_sqrt+0x24>
 800c120:	4696      	mov	lr, r2
 800c122:	e7be      	b.n	800c0a2 <__ieee754_sqrt+0xf6>
 800c124:	f7f4 f822 	bl	800016c <__adddf3>
 800c128:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c12c:	4602      	mov	r2, r0
 800c12e:	460b      	mov	r3, r1
 800c130:	4640      	mov	r0, r8
 800c132:	4649      	mov	r1, r9
 800c134:	f7f4 fc42 	bl	80009bc <__aeabi_dcmplt>
 800c138:	b120      	cbz	r0, 800c144 <__ieee754_sqrt+0x198>
 800c13a:	1ca8      	adds	r0, r5, #2
 800c13c:	bf08      	it	eq
 800c13e:	3601      	addeq	r6, #1
 800c140:	3502      	adds	r5, #2
 800c142:	e7df      	b.n	800c104 <__ieee754_sqrt+0x158>
 800c144:	1c6b      	adds	r3, r5, #1
 800c146:	f023 0501 	bic.w	r5, r3, #1
 800c14a:	e7db      	b.n	800c104 <__ieee754_sqrt+0x158>
 800c14c:	7ff00000 	.word	0x7ff00000
 800c150:	200001e0 	.word	0x200001e0
 800c154:	200001d8 	.word	0x200001d8

0800c158 <_init>:
 800c158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c15a:	bf00      	nop
 800c15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c15e:	bc08      	pop	{r3}
 800c160:	469e      	mov	lr, r3
 800c162:	4770      	bx	lr

0800c164 <_fini>:
 800c164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c166:	bf00      	nop
 800c168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c16a:	bc08      	pop	{r3}
 800c16c:	469e      	mov	lr, r3
 800c16e:	4770      	bx	lr
