DECL|INTEL_SPI_CLK_DIV_MASK|macro|INTEL_SPI_CLK_DIV_MASK
DECL|INTEL_SPI_DDS_RATE_MASK|macro|INTEL_SPI_DDS_RATE_MASK
DECL|INTEL_SPI_DSS_RATE|macro|INTEL_SPI_DSS_RATE
DECL|INTEL_SPI_REG_DDS_RATE|macro|INTEL_SPI_REG_DDS_RATE
DECL|INTEL_SPI_REG_SSCR0|macro|INTEL_SPI_REG_SSCR0
DECL|INTEL_SPI_REG_SSDR|macro|INTEL_SPI_REG_SSDR
DECL|INTEL_SPI_REG_SSRC1|macro|INTEL_SPI_REG_SSRC1
DECL|INTEL_SPI_REG_SSSR|macro|INTEL_SPI_REG_SSSR
DECL|INTEL_SPI_SSCR0_DSS|macro|INTEL_SPI_SSCR0_DSS
DECL|INTEL_SPI_SSCR0_SCR|macro|INTEL_SPI_SSCR0_SCR
DECL|INTEL_SPI_SSCR0_SSE_BIT|macro|INTEL_SPI_SSCR0_SSE_BIT
DECL|INTEL_SPI_SSCR0_SSE|macro|INTEL_SPI_SSCR0_SSE
DECL|INTEL_SPI_SSCR1_EFWR|macro|INTEL_SPI_SSCR1_EFWR
DECL|INTEL_SPI_SSCR1_LBM|macro|INTEL_SPI_SSCR1_LBM
DECL|INTEL_SPI_SSCR1_RFT_DFLT|macro|INTEL_SPI_SSCR1_RFT_DFLT
DECL|INTEL_SPI_SSCR1_RFT|macro|INTEL_SPI_SSCR1_RFT
DECL|INTEL_SPI_SSCR1_RIE|macro|INTEL_SPI_SSCR1_RIE
DECL|INTEL_SPI_SSCR1_SPH|macro|INTEL_SPI_SSCR1_SPH
DECL|INTEL_SPI_SSCR1_SPO|macro|INTEL_SPI_SSCR1_SPO
DECL|INTEL_SPI_SSCR1_STRF|macro|INTEL_SPI_SSCR1_STRF
DECL|INTEL_SPI_SSCR1_TFT_DFLT|macro|INTEL_SPI_SSCR1_TFT_DFLT
DECL|INTEL_SPI_SSCR1_TFT|macro|INTEL_SPI_SSCR1_TFT
DECL|INTEL_SPI_SSCR1_TIE|macro|INTEL_SPI_SSCR1_TIE
DECL|INTEL_SPI_SSSR_BSY_BIT|macro|INTEL_SPI_SSSR_BSY_BIT
DECL|INTEL_SPI_SSSR_RFL_EMPTY|macro|INTEL_SPI_SSSR_RFL_EMPTY
DECL|INTEL_SPI_SSSR_RFL_MASK|macro|INTEL_SPI_SSSR_RFL_MASK
DECL|INTEL_SPI_SSSR_RFL|macro|INTEL_SPI_SSSR_RFL
DECL|INTEL_SPI_SSSR_RFS|macro|INTEL_SPI_SSSR_RFS
DECL|INTEL_SPI_SSSR_RNE|macro|INTEL_SPI_SSSR_RNE
DECL|INTEL_SPI_SSSR_ROR|macro|INTEL_SPI_SSSR_ROR
DECL|INTEL_SPI_SSSR_TFL_EMPTY|macro|INTEL_SPI_SSSR_TFL_EMPTY
DECL|INTEL_SPI_SSSR_TFL_MASK|macro|INTEL_SPI_SSSR_TFL_MASK
DECL|INTEL_SPI_SSSR_TFL|macro|INTEL_SPI_SSSR_TFL
DECL|INTEL_SPI_SSSR_TFS|macro|INTEL_SPI_SSSR_TFS
DECL|INTEL_SPI_SSSR_TNF|macro|INTEL_SPI_SSSR_TNF
DECL|__INTEL_SPI_PRIV_H__|macro|__INTEL_SPI_PRIV_H__
