# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UpDownCounter.srcs/sources_1/new/UpDownCounter.vhd" \
"../../../../UpDownCounter.srcs/sim_1/new/UpDownCounter_TB.vhd" \

# Do not sort compile order
nosort
