<stg><name>load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="480" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %load_buf0_l_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="load_buf0_l_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %load_buf0_l_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="load_buf0_l_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln77_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln77_cast = sext i58 %sext_ln77_read

]]></Node>
<StgValue><ssdm name="sext_ln77_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_19, i32 0, i32 0, void @empty_18, i32 64, i32 4096, void @empty_14, void @empty, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %load_buf0_l_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %load_buf0_l_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="480" op_1_bw="480">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i480 0, i480 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2 %icmp_ln77 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln77_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln77 = br i1 %icmp_ln77, void %.split2, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split2:1 %load_buf0_l_1_load = load i7 %load_buf0_l_1

]]></Node>
<StgValue><ssdm name="load_buf0_l_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:6 %icmp_ln78 = icmp_eq  i7 %load_buf0_l_1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:7 %select_ln77 = select i1 %icmp_ln78, i7 0, i7 %load_buf0_l_1_load

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="7">
<![CDATA[
.split2:17 %trunc_ln78 = trunc i7 %select_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:20 %icmp_ln80 = icmp_eq  i4 %trunc_ln78, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split._crit_edge:5 %add_ln78 = add i7 %select_ln77, i7 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:6 %store_ln77 = store i13 %add_ln77_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:8 %store_ln78 = store i7 %add_ln78, i7 %load_buf0_l_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:1 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln77_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="480" op_0_bw="480" op_1_bw="0">
<![CDATA[
.split2:0 %shiftreg_load = load i480 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split2:2 %load_buf0_l_0_load = load i7 %load_buf0_l_0

]]></Node>
<StgValue><ssdm name="load_buf0_l_0_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:3 %add_ln77 = add i7 %load_buf0_l_0_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:5 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="480" op_0_bw="1" op_1_bw="480" op_2_bw="480">
<![CDATA[
.split2:8 %select_ln77_1 = select i1 %icmp_ln78, i480 0, i480 %shiftreg_load

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:9 %select_ln77_2 = select i1 %icmp_ln78, i7 %add_ln77, i7 %load_buf0_l_0_load

]]></Node>
<StgValue><ssdm name="select_ln77_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="7">
<![CDATA[
.split2:10 %trunc_ln81 = trunc i7 %select_ln77_2

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:11 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln81, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="480">
<![CDATA[
.split2:12 %zext_ln78 = zext i480 %select_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="7">
<![CDATA[
.split2:13 %zext_ln81 = zext i7 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:14 %add_ln81 = add i12 %tmp_cast, i12 %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
.split2:15 %zext_ln81_1 = zext i12 %add_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:16 %v23_addr = getelementptr i32 %v23, i64 0, i64 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="v23_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:18 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:19 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:21 %br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln80 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split._crit_edge:0 %empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln78, void %.split2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="512">
<![CDATA[
.split._crit_edge:1 %trunc_ln80 = trunc i512 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.split._crit_edge:2 %v26 = bitcast i32 %trunc_ln80

]]></Node>
<StgValue><ssdm name="v26"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:3 %trunc_ln80_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln80_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split._crit_edge:4 %store_ln81 = store i32 %v26, i12 %v23_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:7 %store_ln77 = store i7 %select_ln77_2, i7 %load_buf0_l_0

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="480" op_1_bw="480" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:9 %store_ln80 = store i480 %trunc_ln80_1, i480 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="75" name="sext_ln77" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln77"/></StgValue>
</port>
<port id="76" name="v23" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="shiftreg" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_77" to="load_buf0_l_1" fromId="77" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_77" to="load_buf0_l_0" fromId="77" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_77" to="indvar_flatten" fromId="77" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln77_read" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="sext_ln77" to="sext_ln77_read" fromId="75" toId="10">
</dataflow>
<dataflow id="85" from="sext_ln77_read" to="sext_ln77_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="gmem0" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="90" from="empty_19" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="95" from="empty_18" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="101" from="empty_14" to="specinterface_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="103" from="empty" to="specinterface_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="empty_18" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="110" from="empty_18" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="111" from="empty_18" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="indvar_flatten" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="load_buf0_l_0" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_115" to="store_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="119" from="load_buf0_l_1" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="121" from="StgValue_120" to="store_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="122" from="shiftreg" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="123" from="indvar_flatten" to="indvar_flatten_load" fromId="9" toId="18">
</dataflow>
<dataflow id="124" from="indvar_flatten_load" to="icmp_ln77" fromId="18" toId="19">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln77" fromId="125" toId="19">
</dataflow>
<dataflow id="127" from="indvar_flatten_load" to="add_ln77_1" fromId="18" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln77_1" fromId="128" toId="20">
</dataflow>
<dataflow id="130" from="icmp_ln77" to="br_ln77" fromId="19" toId="21">
</dataflow>
<dataflow id="131" from="load_buf0_l_1" to="load_buf0_l_1_load" fromId="7" toId="22">
</dataflow>
<dataflow id="132" from="load_buf0_l_1_load" to="icmp_ln78" fromId="22" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_133" to="icmp_ln78" fromId="133" toId="23">
</dataflow>
<dataflow id="135" from="icmp_ln78" to="select_ln77" fromId="23" toId="24">
</dataflow>
<dataflow id="136" from="StgValue_115" to="select_ln77" fromId="115" toId="24">
</dataflow>
<dataflow id="137" from="load_buf0_l_1_load" to="select_ln77" fromId="22" toId="24">
</dataflow>
<dataflow id="138" from="select_ln77" to="trunc_ln78" fromId="24" toId="25">
</dataflow>
<dataflow id="139" from="trunc_ln78" to="icmp_ln80" fromId="25" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln80" fromId="140" toId="26">
</dataflow>
<dataflow id="142" from="select_ln77" to="add_ln78" fromId="24" toId="27">
</dataflow>
<dataflow id="144" from="StgValue_143" to="add_ln78" fromId="143" toId="27">
</dataflow>
<dataflow id="145" from="add_ln77_1" to="store_ln77" fromId="20" toId="28">
</dataflow>
<dataflow id="146" from="indvar_flatten" to="store_ln77" fromId="9" toId="28">
</dataflow>
<dataflow id="147" from="add_ln78" to="store_ln78" fromId="27" toId="29">
</dataflow>
<dataflow id="148" from="load_buf0_l_1" to="store_ln78" fromId="7" toId="29">
</dataflow>
<dataflow id="149" from="gmem0" to="gmem0_addr" fromId="74" toId="30">
</dataflow>
<dataflow id="150" from="sext_ln77_cast" to="gmem0_addr" fromId="11" toId="30">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.m_axi.p1i512" to="gmem0_addr_read" fromId="151" toId="31">
</dataflow>
<dataflow id="153" from="gmem0_addr" to="gmem0_addr_read" fromId="30" toId="31">
</dataflow>
<dataflow id="154" from="shiftreg" to="shiftreg_load" fromId="6" toId="32">
</dataflow>
<dataflow id="155" from="load_buf0_l_0" to="load_buf0_l_0_load" fromId="8" toId="33">
</dataflow>
<dataflow id="156" from="load_buf0_l_0_load" to="add_ln77" fromId="33" toId="34">
</dataflow>
<dataflow id="157" from="StgValue_143" to="add_ln77" fromId="143" toId="34">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="158" toId="35">
</dataflow>
<dataflow id="161" from="l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_str" to="specloopname_ln0" fromId="160" toId="35">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="162" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty_37" fromId="164" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_164" to="empty_37" fromId="164" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_164" to="empty_37" fromId="164" toId="36">
</dataflow>
<dataflow id="168" from="icmp_ln78" to="select_ln77_1" fromId="23" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_120" to="select_ln77_1" fromId="120" toId="37">
</dataflow>
<dataflow id="170" from="shiftreg_load" to="select_ln77_1" fromId="32" toId="37">
</dataflow>
<dataflow id="171" from="icmp_ln78" to="select_ln77_2" fromId="23" toId="38">
</dataflow>
<dataflow id="172" from="add_ln77" to="select_ln77_2" fromId="34" toId="38">
</dataflow>
<dataflow id="173" from="load_buf0_l_0_load" to="select_ln77_2" fromId="33" toId="38">
</dataflow>
<dataflow id="174" from="select_ln77_2" to="trunc_ln81" fromId="38" toId="39">
</dataflow>
<dataflow id="176" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_cast" fromId="175" toId="40">
</dataflow>
<dataflow id="177" from="trunc_ln81" to="tmp_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_178" to="tmp_cast" fromId="178" toId="40">
</dataflow>
<dataflow id="180" from="select_ln77_1" to="zext_ln78" fromId="37" toId="41">
</dataflow>
<dataflow id="181" from="select_ln77" to="zext_ln81" fromId="24" toId="42">
</dataflow>
<dataflow id="182" from="tmp_cast" to="add_ln81" fromId="40" toId="43">
</dataflow>
<dataflow id="183" from="zext_ln81" to="add_ln81" fromId="42" toId="43">
</dataflow>
<dataflow id="184" from="add_ln81" to="zext_ln81_1" fromId="43" toId="44">
</dataflow>
<dataflow id="185" from="v23" to="v23_addr" fromId="76" toId="45">
</dataflow>
<dataflow id="187" from="StgValue_186" to="v23_addr" fromId="186" toId="45">
</dataflow>
<dataflow id="188" from="zext_ln81_1" to="v23_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecPipeline" to="specpipeline_ln78" fromId="189" toId="46">
</dataflow>
<dataflow id="191" from="StgValue_77" to="specpipeline_ln78" fromId="77" toId="46">
</dataflow>
<dataflow id="192" from="StgValue_91" to="specpipeline_ln78" fromId="91" toId="46">
</dataflow>
<dataflow id="193" from="StgValue_91" to="specpipeline_ln78" fromId="91" toId="46">
</dataflow>
<dataflow id="194" from="StgValue_91" to="specpipeline_ln78" fromId="91" toId="46">
</dataflow>
<dataflow id="195" from="empty_18" to="specpipeline_ln78" fromId="94" toId="46">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopName" to="specloopname_ln78" fromId="158" toId="47">
</dataflow>
<dataflow id="198" from="empty_17" to="specloopname_ln78" fromId="197" toId="47">
</dataflow>
<dataflow id="199" from="icmp_ln80" to="br_ln80" fromId="26" toId="48">
</dataflow>
<dataflow id="200" from="gmem0_addr_read" to="empty" fromId="31" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="br_ln80" to="empty" fromId="49" toId="50">
</dataflow>
<dataflow id="202" from="zext_ln78" to="empty" fromId="41" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="br_ln80" to="empty" fromId="48" toId="50">
</dataflow>
<dataflow id="204" from="empty" to="trunc_ln80" fromId="50" toId="51">
</dataflow>
<dataflow id="205" from="trunc_ln80" to="v26" fromId="51" toId="52">
</dataflow>
<dataflow id="207" from="_ssdm_op_PartSelect.i480.i512.i32.i32" to="trunc_ln80_1" fromId="206" toId="53">
</dataflow>
<dataflow id="208" from="empty" to="trunc_ln80_1" fromId="50" toId="53">
</dataflow>
<dataflow id="210" from="StgValue_209" to="trunc_ln80_1" fromId="209" toId="53">
</dataflow>
<dataflow id="212" from="StgValue_211" to="trunc_ln80_1" fromId="211" toId="53">
</dataflow>
<dataflow id="213" from="v26" to="store_ln81" fromId="52" toId="54">
</dataflow>
<dataflow id="214" from="v23_addr" to="store_ln81" fromId="45" toId="54">
</dataflow>
<dataflow id="215" from="select_ln77_2" to="store_ln77" fromId="38" toId="55">
</dataflow>
<dataflow id="216" from="load_buf0_l_0" to="store_ln77" fromId="8" toId="55">
</dataflow>
<dataflow id="217" from="trunc_ln80_1" to="store_ln80" fromId="53" toId="56">
</dataflow>
<dataflow id="218" from="shiftreg" to="store_ln80" fromId="6" toId="56">
</dataflow>
<dataflow id="219" from="icmp_ln77" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="220" from="icmp_ln77" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="221" from="icmp_ln80" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="222" from="icmp_ln77" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="223" from="icmp_ln78" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="224" from="icmp_ln80" to="StgValue_4" fromId="26" toId="4">
</dataflow>
</dataflows>


</stg>
