* Z:\mnt\design.r\spice\examples\8364.asc
V1 IN 0 12
L1 IN N001 3.3µ Rser=.5
D1 N001 OUT MBRS1100
C1 OUT 0 4.7µ x2
R1 N003 0 34.8K
C2 0 N005 2.2n Rser=36.5K
C3 N006 0 3.3n
R2 N004 0 20K
C4 N002 0 1µ
XU1 IN N005 IN MP_01 N002 MP_02 0 MP_03 N003 N004 N006 NC_04 MP_05 N001 MP_06 MP_07 0 LT8364
R3 OUT N003 1Meg
Rload OUT 0 75
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 2m startup
.lib LT8364.sub
.backanno
.end
