<!DOCTYPE html>
<html><head><title>joekychen/linux » include › drm › nouveau_drm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>nouveau_drm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005 Stephane Marchesin.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __NOUVEAU_DRM_H__</span>
<span class="cp">#define __NOUVEAU_DRM_H__</span>

<span class="cp">#define NOUVEAU_DRM_HEADER_PATCHLEVEL 16</span>

<span class="k">struct</span> <span class="n">drm_nouveau_channel_alloc</span> <span class="p">{</span>
	<span class="kt">uint32_t</span>     <span class="n">fb_ctxdma_handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span>     <span class="n">tt_ctxdma_handle</span><span class="p">;</span>

	<span class="kt">int</span>          <span class="n">channel</span><span class="p">;</span>
	<span class="kt">uint32_t</span>     <span class="n">pushbuf_domains</span><span class="p">;</span>

	<span class="cm">/* Notifier memory */</span>
	<span class="kt">uint32_t</span>     <span class="n">notifier_handle</span><span class="p">;</span>

	<span class="cm">/* DRM-enforced subchannel assignments */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">grclass</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">subchan</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">nr_subchan</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_channel_free</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_grobj_alloc</span> <span class="p">{</span>
	<span class="kt">int</span>      <span class="n">channel</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
	<span class="kt">int</span>      <span class="n">class</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_notifierobj_alloc</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">channel</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_gpuobj_free</span> <span class="p">{</span>
	<span class="kt">int</span>      <span class="n">channel</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* FIXME : maybe unify {GET,SET}PARAMs */</span>
<span class="cp">#define NOUVEAU_GETPARAM_PCI_VENDOR      3</span>
<span class="cp">#define NOUVEAU_GETPARAM_PCI_DEVICE      4</span>
<span class="cp">#define NOUVEAU_GETPARAM_BUS_TYPE        5</span>
<span class="cp">#define NOUVEAU_GETPARAM_FB_SIZE         8</span>
<span class="cp">#define NOUVEAU_GETPARAM_AGP_SIZE        9</span>
<span class="cp">#define NOUVEAU_GETPARAM_CHIPSET_ID      11</span>
<span class="cp">#define NOUVEAU_GETPARAM_VM_VRAM_BASE    12</span>
<span class="cp">#define NOUVEAU_GETPARAM_GRAPH_UNITS     13</span>
<span class="cp">#define NOUVEAU_GETPARAM_PTIMER_TIME     14</span>
<span class="cp">#define NOUVEAU_GETPARAM_HAS_BO_USAGE    15</span>
<span class="cp">#define NOUVEAU_GETPARAM_HAS_PAGEFLIP    16</span>
<span class="k">struct</span> <span class="n">drm_nouveau_getparam</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">param</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">value</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_setparam</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">param</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">value</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NOUVEAU_GEM_DOMAIN_CPU       (1 &lt;&lt; 0)</span>
<span class="cp">#define NOUVEAU_GEM_DOMAIN_VRAM      (1 &lt;&lt; 1)</span>
<span class="cp">#define NOUVEAU_GEM_DOMAIN_GART      (1 &lt;&lt; 2)</span>
<span class="cp">#define NOUVEAU_GEM_DOMAIN_MAPPABLE  (1 &lt;&lt; 3)</span>

<span class="cp">#define NOUVEAU_GEM_TILE_COMP        0x00030000 </span><span class="cm">/* nv50-only */</span><span class="cp"></span>
<span class="cp">#define NOUVEAU_GEM_TILE_LAYOUT_MASK 0x0000ff00</span>
<span class="cp">#define NOUVEAU_GEM_TILE_16BPP       0x00000001</span>
<span class="cp">#define NOUVEAU_GEM_TILE_32BPP       0x00000002</span>
<span class="cp">#define NOUVEAU_GEM_TILE_ZETA        0x00000004</span>
<span class="cp">#define NOUVEAU_GEM_TILE_NONCONTIG   0x00000008</span>

<span class="k">struct</span> <span class="n">drm_nouveau_gem_info</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">domain</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">map_handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tile_mode</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tile_flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_gem_new</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_gem_info</span> <span class="n">info</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">channel_hint</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">align</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NOUVEAU_GEM_MAX_BUFFERS 1024</span>
<span class="k">struct</span> <span class="n">drm_nouveau_gem_pushbuf_bo_presumed</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">valid</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">domain</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_gem_pushbuf_bo</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">user_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">read_domains</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">write_domains</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">valid_domains</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_gem_pushbuf_bo_presumed</span> <span class="n">presumed</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NOUVEAU_GEM_RELOC_LOW  (1 &lt;&lt; 0)</span>
<span class="cp">#define NOUVEAU_GEM_RELOC_HIGH (1 &lt;&lt; 1)</span>
<span class="cp">#define NOUVEAU_GEM_RELOC_OR   (1 &lt;&lt; 2)</span>
<span class="cp">#define NOUVEAU_GEM_MAX_RELOCS 1024</span>
<span class="k">struct</span> <span class="n">drm_nouveau_gem_pushbuf_reloc</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">reloc_bo_index</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reloc_bo_offset</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">bo_index</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vor</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tor</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NOUVEAU_GEM_MAX_PUSH 512</span>
<span class="k">struct</span> <span class="n">drm_nouveau_gem_pushbuf_push</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">bo_index</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pad</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">length</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_gem_pushbuf</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">channel</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">nr_buffers</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">buffers</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">nr_relocs</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">nr_push</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">relocs</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">push</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">suffix0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">suffix1</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">vram_available</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">gart_available</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NOUVEAU_GEM_CPU_PREP_NOWAIT                                  0x00000001</span>
<span class="cp">#define NOUVEAU_GEM_CPU_PREP_WRITE                                   0x00000004</span>
<span class="k">struct</span> <span class="n">drm_nouveau_gem_cpu_prep</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_gem_cpu_fini</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">nouveau_bus_type</span> <span class="p">{</span>
	<span class="n">NV_AGP</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NV_PCI</span>     <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">NV_PCIE</span>    <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_nouveau_sarea</span> <span class="p">{</span>
<span class="p">};</span>

<span class="cp">#define DRM_NOUVEAU_GETPARAM           0x00</span>
<span class="cp">#define DRM_NOUVEAU_SETPARAM           0x01</span>
<span class="cp">#define DRM_NOUVEAU_CHANNEL_ALLOC      0x02</span>
<span class="cp">#define DRM_NOUVEAU_CHANNEL_FREE       0x03</span>
<span class="cp">#define DRM_NOUVEAU_GROBJ_ALLOC        0x04</span>
<span class="cp">#define DRM_NOUVEAU_NOTIFIEROBJ_ALLOC  0x05</span>
<span class="cp">#define DRM_NOUVEAU_GPUOBJ_FREE        0x06</span>
<span class="cp">#define DRM_NOUVEAU_GEM_NEW            0x40</span>
<span class="cp">#define DRM_NOUVEAU_GEM_PUSHBUF        0x41</span>
<span class="cp">#define DRM_NOUVEAU_GEM_CPU_PREP       0x42</span>
<span class="cp">#define DRM_NOUVEAU_GEM_CPU_FINI       0x43</span>
<span class="cp">#define DRM_NOUVEAU_GEM_INFO           0x44</span>

<span class="cp">#define DRM_IOCTL_NOUVEAU_GETPARAM           DRM_IOWR(DRM_COMMAND_BASE + DRM_NOUVEAU_GETPARAM, struct drm_nouveau_getparam)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_SETPARAM           DRM_IOWR(DRM_COMMAND_BASE + DRM_NOUVEAU_SETPARAM, struct drm_nouveau_setparam)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_CHANNEL_ALLOC      DRM_IOWR(DRM_COMMAND_BASE + DRM_NOUVEAU_CHANNEL_ALLOC, struct drm_nouveau_channel_alloc)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_CHANNEL_FREE       DRM_IOW (DRM_COMMAND_BASE + DRM_NOUVEAU_CHANNEL_FREE, struct drm_nouveau_channel_free)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_GROBJ_ALLOC        DRM_IOW (DRM_COMMAND_BASE + DRM_NOUVEAU_GROBJ_ALLOC, struct drm_nouveau_grobj_alloc)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_NOTIFIEROBJ_ALLOC  DRM_IOWR(DRM_COMMAND_BASE + DRM_NOUVEAU_NOTIFIEROBJ_ALLOC, struct drm_nouveau_notifierobj_alloc)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_GPUOBJ_FREE        DRM_IOW (DRM_COMMAND_BASE + DRM_NOUVEAU_GPUOBJ_FREE, struct drm_nouveau_gpuobj_free)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_GEM_NEW            DRM_IOWR(DRM_COMMAND_BASE + DRM_NOUVEAU_GEM_NEW, struct drm_nouveau_gem_new)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_GEM_PUSHBUF        DRM_IOWR(DRM_COMMAND_BASE + DRM_NOUVEAU_GEM_PUSHBUF, struct drm_nouveau_gem_pushbuf)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_GEM_CPU_PREP       DRM_IOW (DRM_COMMAND_BASE + DRM_NOUVEAU_GEM_CPU_PREP, struct drm_nouveau_gem_cpu_prep)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_GEM_CPU_FINI       DRM_IOW (DRM_COMMAND_BASE + DRM_NOUVEAU_GEM_CPU_FINI, struct drm_nouveau_gem_cpu_fini)</span>
<span class="cp">#define DRM_IOCTL_NOUVEAU_GEM_INFO           DRM_IOWR(DRM_COMMAND_BASE + DRM_NOUVEAU_GEM_INFO, struct drm_nouveau_gem_info)</span>

<span class="cp">#endif </span><span class="cm">/* __NOUVEAU_DRM_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
