<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/cpu/aarch64/c1_LIRAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../.mx.jvmci/mx_jvmci.py.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/c1_LIRAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -38,14 +38,14 @@</span>
  #include &quot;gc/shared/collectedHeap.hpp&quot;
  #include &quot;nativeInst_aarch64.hpp&quot;
  #include &quot;oops/objArrayKlass.hpp&quot;
  #include &quot;runtime/frame.inline.hpp&quot;
  #include &quot;runtime/sharedRuntime.hpp&quot;
<span class="udiff-line-added">+ #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  #include &quot;vmreg_aarch64.inline.hpp&quot;
  
  
<span class="udiff-line-removed">- </span>
  #ifndef PRODUCT
  #define COMMENT(x)   do { __ block_comment(x); } while (0)
  #else
  #define COMMENT(x)
  #endif
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -1745,11 +1745,11 @@</span>
              return;
            }
            code == lir_add ? __ add(dreg, lreg_lo, c) : __ sub(dreg, lreg_lo, c);
            break;
          case lir_div:
<span class="udiff-line-modified-removed">-           assert(c &gt; 0 &amp;&amp; is_power_of_2_long(c), &quot;divisor must be power-of-2 constant&quot;);</span>
<span class="udiff-line-modified-added">+           assert(c &gt; 0 &amp;&amp; is_power_of_2(c), &quot;divisor must be power-of-2 constant&quot;);</span>
            if (c == 1) {
              // move lreg_lo to dreg if divisor is 1
              __ mov(dreg, lreg_lo);
            } else {
              unsigned int shift = exact_log2_long(c);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -1758,11 +1758,11 @@</span>
              __ add(rscratch1, lreg_lo, rscratch1, Assembler::LSR, 64 - shift);
              __ asr(dreg, rscratch1, shift);
            }
            break;
          case lir_rem:
<span class="udiff-line-modified-removed">-           assert(c &gt; 0 &amp;&amp; is_power_of_2_long(c), &quot;divisor must be power-of-2 constant&quot;);</span>
<span class="udiff-line-modified-added">+           assert(c &gt; 0 &amp;&amp; is_power_of_2(c), &quot;divisor must be power-of-2 constant&quot;);</span>
            if (c == 1) {
              // move 0 to dreg if divisor is 1
              __ mov(dreg, zr);
            } else {
              // use rscratch1 as intermediate result register
</pre>
<center><a href="../../.mx.jvmci/mx_jvmci.py.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRGenerator_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>