#! /usr/bin/vvp
:vpi_time_precision + 0;
:vpi_module "system";
S_0x979c138 .scope module, "tb" "tb";
 .timescale 0;
P_0x97ad6b4 .param/l "EXP_ADDR_WIDTH", +C4<01>;
P_0x97ad6c0 .param/l "EXP_MEM_WIDTH", +C4<0110>;
P_0x97ad6cc .param/str "EXP_VECTOR_FILE", "exp_vec_a0_";
P_0x97ad6d8 .param/l "EXP_VECTOR_ID", +C4<010>;
P_0x97ad6e4 .param/l "EXP_VECTOR_MAX_ERR", +C4<01010>;
P_0x97ad6f0 .param/str "EXP_VECTOR_NAME", "exp";
P_0x97ad6fc .param/l "EXP_VECTOR_RADIX", +C4<0>;
P_0x97ad708 .param/l "EXP_VECTOR_VERSION", +C4<0100>;
P_0x97ad714 .param/l "SIM_TIMEOUT_CNT", +C4<0>;
P_0x97ad720 .param/l "STIM_ADDR_WIDTH", +C4<01>;
P_0x97ad72c .param/l "STIM_MEM_WIDTH", +C4<011>;
P_0x97ad738 .param/str "STIM_VECTOR_FILE", "stim_vec_a0_";
P_0x97ad744 .param/l "STIM_VECTOR_ID", +C4<010>;
P_0x97ad750 .param/l "STIM_VECTOR_MAX_ERR", +C4<01>;
P_0x97ad75c .param/str "STIM_VECTOR_NAME", "stim";
P_0x97ad768 .param/l "STIM_VECTOR_RADIX", +C4<0>;
P_0x97ad774 .param/l "STIM_VECTOR_VERSION", +C4<0100>;
v0x97b0758_0 .net "a0_in_in", 2 0, L_0x97b0c98; 1 drivers
v0x97b07a0_0 .net "a0_out_out", 1 0, C4<11>; 1 drivers
v0x97b07e8_0 .net "a0_out_out2", 3 0, C4<0111>; 1 drivers
v0x97b0858_0 .net "a0_out_out2_expected", 3 0, L_0x97c6648; 1 drivers
v0x97b08a0_0 .net "a0_out_out2_match_en", 0 0, L_0x97c6708; 1 drivers
v0x97b08e8_0 .net "a0_out_out2_mismatch_en", 0 0, L_0x97c6860; 1 drivers
v0x97b0930_0 .net "a0_out_out_expected", 1 0, L_0x97c6688; 1 drivers
v0x97b0988_0 .net "a0_out_out_match_en", 0 0, L_0x97c66c8; 1 drivers
v0x97b0a08_0 .net "a0_out_out_mismatch_en", 0 0, L_0x97c6770; 1 drivers
v0x97b0a60_0 .var "clk", 0 0;
v0x97b0aa8_0 .var/i "cycle_cnt", 31 0;
v0x97b0b00_0 .var "exp_a0_match_count", 0 0;
v0x97b0b58_0 .var "exp_a0_mismatch_count", 0 0;
v0x97b0bb0_0 .var "exp_a0_transaction_count", 0 0;
v0x97b0c08_0 .net "exp_mem_id_err", 0 0, L_0x97c64a0; 1 drivers
v0x97b0c50_0 .net "exp_mem_version_err", 0 0, L_0x97c61d8; 1 drivers
RS_0x97b15f8 .resolv tri, L_0x979bf20, L_0x97c65a8, C4<z>, C4<z>;
v0x97c5530_0 .net8 "expect_out_valid", 0 0, RS_0x97b15f8; 2 drivers
v0x97c5578_0 .var/i "file_mcd", 31 0;
v0x97c54e8_0 .var "rand_valid", 0 0;
v0x97c5610_0 .net "rd_en", 0 0, v0x97c54e8_0; 1 drivers
v0x97c55c0_0 .net "stim_mem_id_err", 0 0, L_0x9791be0; 1 drivers
v0x97c56b0_0 .net "stim_mem_version_err", 0 0, L_0x9795360; 1 drivers
v0x97c5658_0 .net "stop_sim", 0 0, L_0x97a5478; 1 drivers
v0x97c5758_0 .var "testbench_reset_", 0 0;
L_0x97a5478 .cmp/ge.s 32, v0x97b0aa8_0, C4<00000000000000000000000000000000>;
L_0x97b0c98 .part L_0x97c5b98, 0, 3;
L_0x97c6648 .part L_0x97c6040, 2, 4;
L_0x97c6688 .part L_0x97c6040, 0, 2;
L_0x97c66c8 .cmp/eq 2, C4<11>, L_0x97c6688;
L_0x97c6770 .cmp/ne 2, C4<11>, L_0x97c6688;
L_0x97c6708 .cmp/eq 4, C4<0111>, L_0x97c6648;
L_0x97c6860 .cmp/ne 4, C4<0111>, L_0x97c6648;
S_0x97aa790 .scope module, "a0" "a", S_0x979c138;
 .timescale 0;
v0x9794ee8_0 .net "clk", 0 0, v0x97b0a60_0; 1 drivers
v0x97afb90_0 .alias "in", 2 0, v0x97b0758_0;
v0x97afbd8_0 .alias "out", 1 0, v0x97b07a0_0;
v0x97afc30_0 .alias "out2", 3 0, v0x97b07e8_0;
v0x9791568_0 .alias "s_clk", 0 0, v0x9794ee8_0;
v0x97915b0_0 .alias "s_in", 2 0, v0x97b0758_0;
v0x97915f8_0 .alias "s_out", 1 0, v0x97b07a0_0;
v0x9791660_0 .alias "s_out2", 3 0, v0x97b07e8_0;
S_0x97a7380 .scope module, "stim_mem_inst" "stim_expect_mem_template", S_0x979c138;
 .timescale 0;
P_0x97a6fe4 .param/l "ADDR_WIDTH", +C4<01>;
P_0x97a6ff0 .param/l "MEM_DEPTH", C4<001>;
P_0x97a6ffc .param/l "MEM_WIDTH", +C4<011>;
P_0x97a7008 .param/str "VECTOR_FILE", "stim_vec_a0_";
P_0x97a7014 .param/l "VECTOR_ID", +C4<010>;
P_0x97a7020 .param/str "VECTOR_NAME", "stim";
P_0x97a702c .param/l "VECTOR_RADIX", +C4<0>;
P_0x97a7038 .param/l "VECTOR_VERSION", +C4<0100>;
L_0x9791f28 .functor OR 1, v0x97a6a18_0, v0x97a63f8_0, C4<0>, C4<0>;
L_0x9792168 .functor NOT 1, v0x97c54e8_0, C4<0>, C4<0>, C4<0>;
L_0x9796630 .functor OR 1, L_0x9792168, L_0x9791f28, C4<0>, C4<0>;
L_0x9790490 .functor AND 1, L_0x97c5bd8, v0x97a6a18_0, C4<1>, C4<1>;
L_0x9795208 .functor AND 1, L_0x97c5c58, v0x97a63f8_0, C4<1>, C4<1>;
L_0x9795360 .functor AND 1, v0x97a63f8_0, L_0x97c5d18, C4<1>, C4<1>;
L_0x9791be0 .functor AND 1, v0x97a6a18_0, L_0x97c5d58, C4<1>, C4<1>;
L_0x97a7e98 .functor NOT 1, L_0x9791f28, C4<0>, C4<0>, C4<0>;
L_0x979bf20 .functor AND 1, v0x97c54e8_0, L_0x97a7e98, C4<1>, C4<1>;
v0x97a73e0_0 .alias "clock", 0 0, v0x9794ee8_0;
v0x97a06a0_0 .alias "id_err", 0 0, v0x97c55c0_0;
v0x97a69c0_0 .var/i "mem_addr", 31 0;
v0x97a6a18_0 .var "mem_out_is_id", 0 0;
v0x97a63a0_0 .net "mem_out_is_id_or_version", 0 0, L_0x9791f28; 1 drivers
v0x97a63f8_0 .var "mem_out_is_version", 0 0;
v0x97a5d80_0 .var "memory_out", 2 0;
v0x97a5dd8_0 .net "mux_select", 0 0, L_0x9796630; 1 drivers
v0x97a57e8_0 .var "rd_addr", 0 0;
v0x97a5840_0 .alias "rd_en", 0 0, v0x97c5610_0;
v0x97a5410_0 .net "reset_", 0 0, v0x97c5758_0; 1 drivers
v0x97a5158 .array "stim_expect_memory", 1 0, 2 0;
v0x97a51b0_0 .var "stim_expect_memory_loaded", 0 0;
v0x97a7858_0 .alias "valid", 0 0, v0x97c5530_0;
v0x97a78c0_0 .net "vector_id_match", 0 0, L_0x9790490; 1 drivers
v0x97aebb0_0 .net "vector_out", 2 0, L_0x97c5b98; 1 drivers
v0x97aec50_0 .net "vector_version_match", 0 0, L_0x9795208; 1 drivers
v0x97a31d8_0 .alias "version_err", 0 0, v0x97c56b0_0;
E_0x9796a98 .event edge, v0x97a51b0_0;
L_0x97c5b18 .concat [ 1 1 1 0], C4<0>, C4<0>, C4<0>;
L_0x97c5b98 .functor MUXZ 3, L_0x97c5b18, v0x97a5d80_0, v0x97a5dd8_0, C4<>;
L_0x97c5bd8 .cmp/eq 3, v0x97a5d80_0, C4<010>;
L_0x97c5c18 .concat [ 3 1 0 0], v0x97a5d80_0, C4<0>;
L_0x97c5c58 .cmp/eq 4, L_0x97c5c18, C4<0100>;
L_0x97c5c98 .concat [ 3 1 0 0], v0x97a5d80_0, C4<0>;
L_0x97c5d18 .cmp/ne 4, L_0x97c5c98, C4<0100>;
L_0x97c5d58 .cmp/ne 3, v0x97a5d80_0, C4<010>;
S_0x979fe50 .scope module, "exp_mem_inst" "stim_expect_mem_template", S_0x979c138;
 .timescale 0;
P_0x97a4fc4 .param/l "ADDR_WIDTH", +C4<01>;
P_0x97a4fd0 .param/l "MEM_DEPTH", C4<001>;
P_0x97a4fdc .param/l "MEM_WIDTH", +C4<0110>;
P_0x97a4fe8 .param/str "VECTOR_FILE", "exp_vec_a0_";
P_0x97a4ff4 .param/l "VECTOR_ID", +C4<010>;
P_0x97a5000 .param/str "VECTOR_NAME", "exp";
P_0x97a500c .param/l "VECTOR_RADIX", +C4<0>;
P_0x97a5018 .param/l "VECTOR_VERSION", +C4<0100>;
L_0x97c5e70 .functor OR 1, v0x97aa0c8_0, v0x97a9d98_0, C4<0>, C4<0>;
L_0x97c5ec8 .functor NOT 1, v0x97c54e8_0, C4<0>, C4<0>, C4<0>;
L_0x97c5de8 .functor OR 1, L_0x97c5ec8, L_0x97c5e70, C4<0>, C4<0>;
L_0x97c6138 .functor AND 1, L_0x97c60d8, v0x97aa0c8_0, C4<1>, C4<1>;
L_0x97c6210 .functor AND 1, L_0x97c6198, v0x97a9d98_0, C4<1>, C4<1>;
L_0x97c61d8 .functor AND 1, v0x97a9d98_0, L_0x97c62d8, C4<1>, C4<1>;
L_0x97c64a0 .functor AND 1, v0x97aa0c8_0, L_0x97c63c8, C4<1>, C4<1>;
L_0x97c6538 .functor NOT 1, L_0x97c5e70, C4<0>, C4<0>, C4<0>;
L_0x97c65a8 .functor AND 1, v0x97c54e8_0, L_0x97c6538, C4<1>, C4<1>;
v0x97a9648_0 .alias "clock", 0 0, v0x9794ee8_0;
v0x97a9810_0 .alias "id_err", 0 0, v0x97b0c08_0;
v0x97aa080_0 .var/i "mem_addr", 31 0;
v0x97aa0c8_0 .var "mem_out_is_id", 0 0;
v0x97a9d50_0 .net "mem_out_is_id_or_version", 0 0, L_0x97c5e70; 1 drivers
v0x97a9d98_0 .var "mem_out_is_version", 0 0;
v0x97a9a68_0 .var "memory_out", 5 0;
v0x97a9ab0_0 .net "mux_select", 0 0, L_0x97c5de8; 1 drivers
v0x979d900_0 .var "rd_addr", 0 0;
v0x979d948_0 .alias "rd_en", 0 0, v0x97c5610_0;
v0x97a0448_0 .alias "reset_", 0 0, v0x97a5410_0;
v0x97a0490 .array "stim_expect_memory", 1 0, 5 0;
v0x97a0328_0 .var "stim_expect_memory_loaded", 0 0;
v0x97a0370_0 .alias "valid", 0 0, v0x97c5530_0;
v0x97a2d98_0 .net "vector_id_match", 0 0, L_0x97c6138; 1 drivers
v0x97a29b8_0 .net "vector_out", 5 0, L_0x97c6040; 1 drivers
v0x97a23b0_0 .net "vector_version_match", 0 0, L_0x97c6210; 1 drivers
v0x97a2408_0 .alias "version_err", 0 0, v0x97b0c50_0;
E_0x9795990 .event edge, v0x97a0328_0;
E_0x97958c8/0 .event negedge, v0x97a0448_0;
E_0x97958c8/1 .event posedge, v0x97a9648_0;
E_0x97958c8 .event/or E_0x97958c8/0, E_0x97958c8/1;
LS_0x97c5cd8_0_0 .concat [ 1 1 1 1], C4<0>, C4<0>, C4<0>, C4<0>;
LS_0x97c5cd8_0_4 .concat [ 1 1 0 0], C4<0>, C4<0>;
L_0x97c5cd8 .concat [ 4 2 0 0], LS_0x97c5cd8_0_0, LS_0x97c5cd8_0_4;
L_0x97c6040 .functor MUXZ 6, L_0x97c5cd8, v0x97a9a68_0, v0x97a9ab0_0, C4<>;
L_0x97c60d8 .cmp/eq 6, v0x97a9a68_0, C4<000010>;
L_0x97c6198 .cmp/eq 6, v0x97a9a68_0, C4<000100>;
L_0x97c62d8 .cmp/ne 6, v0x97a9a68_0, C4<000100>;
L_0x97c63c8 .cmp/ne 6, v0x97a9a68_0, C4<000010>;
    .scope S_0x97a7380;
T_0 ;
    %wait E_0x97958c8;
    %load/v 8, v0x97a5410_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1;
    %assign/v0 v0x97a57e8_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x97a5840_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x97a57e8_0, 1;
    %addi 8, 1, 1;
    %ix/load 0, 1;
    %assign/v0 v0x97a57e8_0, 0, 8;
    %load/v 8, v0x97a57e8_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0x97a6a18_0, 0, 8;
    %load/v 8, v0x97a57e8_0, 1;
    %cmpi/u 8, 1, 1;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0x97a63f8_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x97a7380;
T_1 ;
    %wait E_0x97958c8;
    %load/v 8, v0x97a5840_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 11, v0x97a57e8_0, 1;
    %ix/get 3, 11, 1;
   %load/av 8, v0x97a5158, 3;
    %ix/load 0, 3;
    %assign/v0 v0x97a5d80_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x97a7380;
T_2 ;
    %ix/load 0, 1;
    %assign/v0 v0x97a51b0_0, 0, 0;
    %vpi_call "$display", "VECTOR_FILE= %s", P_0x97a7008;
    %vpi_call "$readmemb", P_0x97a7008, v0x97a5158;
    %ix/load 0, 1;
    %assign/v0 v0x97a51b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x97a7380;
T_3 ;
    %wait E_0x9796a98;
    %vpi_func "$test$plusargs", 8, 32, "show_stim_expect_memory_init_state";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_3.0, 4;
    %vpi_call "$display", "Initial state of vector file %s ", P_0x97a7008;
    %set/v v0x97a69c0_0, 0, 32;
T_3.2 ;
    %load/v 8, v0x97a69c0_0, 32;
    %mov 40, 1, 1;
    %mov 41, 0, 2;
    %mov 43, 0, 29;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_3.3, 5;
    %load/v 72, v0x97a69c0_0, 32;
    %ix/get 3, 72, 32;
   %load/av 8, v0x97a5158, 3;
    %vpi_call "$display", "mem[%d] = %x", v0x97a69c0_0, T<8,3,u>;
    %load/v 8, v0x97a69c0_0, 32;
    %addi 8, 1, 32;
    %set/v v0x97a69c0_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0x979fe50;
T_4 ;
    %wait E_0x97958c8;
    %load/v 8, v0x97a0448_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1;
    %assign/v0 v0x979d900_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x979d948_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x979d900_0, 1;
    %addi 8, 1, 1;
    %ix/load 0, 1;
    %assign/v0 v0x979d900_0, 0, 8;
    %load/v 8, v0x979d900_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0x97aa0c8_0, 0, 8;
    %load/v 8, v0x979d900_0, 1;
    %cmpi/u 8, 1, 1;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0x97a9d98_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x979fe50;
T_5 ;
    %wait E_0x97958c8;
    %load/v 8, v0x979d948_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 14, v0x979d900_0, 1;
    %ix/get 3, 14, 1;
   %load/av 8, v0x97a0490, 6;
    %ix/load 0, 6;
    %assign/v0 v0x97a9a68_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x979fe50;
T_6 ;
    %ix/load 0, 1;
    %assign/v0 v0x97a0328_0, 0, 0;
    %vpi_call "$display", "VECTOR_FILE= %s", P_0x97a4fe8;
    %vpi_call "$readmemb", P_0x97a4fe8, v0x97a0490;
    %ix/load 0, 1;
    %assign/v0 v0x97a0328_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x979fe50;
T_7 ;
    %wait E_0x9795990;
    %vpi_func "$test$plusargs", 8, 32, "show_stim_expect_memory_init_state";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_7.0, 4;
    %vpi_call "$display", "Initial state of vector file %s ", P_0x97a4fe8;
    %set/v v0x97aa080_0, 0, 32;
T_7.2 ;
    %load/v 8, v0x97aa080_0, 32;
    %mov 40, 1, 1;
    %mov 41, 0, 2;
    %mov 43, 0, 29;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_7.3, 5;
    %load/v 72, v0x97aa080_0, 32;
    %ix/get 3, 72, 32;
   %load/av 8, v0x97a0490, 6;
    %vpi_call "$display", "mem[%d] = %x", v0x97aa080_0, T<8,6,u>;
    %load/v 8, v0x97aa080_0, 32;
    %addi 8, 1, 32;
    %set/v v0x97aa080_0, 8, 32;
    %jmp T_7.2;
T_7.3 ;
T_7.0 ;
    %end;
    .thread T_7;
    .scope S_0x979c138;
T_8 ;
    %wait E_0x97958c8;
    %load/v 8, v0x97c5758_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32;
    %assign/v0 v0x97b0aa8_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x97b0aa8_0, 32;
    %addi 8, 1, 32;
    %ix/load 0, 32;
    %assign/v0 v0x97b0aa8_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x979c138;
T_9 ;
    %vpi_func "$fopen", 8, 32, "vectors.txt";
    %set/v v0x97c5578_0, 8, 32;
; Reuse signal base=8 wid=32 from lookaside.
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call "$display", "Error opening vectors.txt file";
    %vpi_call "$finish";
T_9.0 ;
    %vpi_call "$fwrite", v0x97c5578_0, "Dut outputs vs expected vectors:\012";
    %vpi_call "$dumpfile", "wavesDefaultOutputFile_dump";
    %vpi_call "$dumpvars", 1'sb0, S_0x979c138;
    %vpi_call "$dumpon";
    %set/v v0x97b0a60_0, 0, 1;
    %set/v v0x97c54e8_0, 1, 1;
    %set/v v0x97c5758_0, 1, 1;
    %set/v v0x97b0b00_0, 0, 1;
    %set/v v0x97b0b58_0, 0, 1;
    %set/v v0x97b0bb0_0, 0, 1;
    %delay 10, 0;
    %set/v v0x97c5758_0, 0, 1;
    %delay 20, 0;
    %set/v v0x97c5758_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_0x979c138;
T_10 ;
    %delay 20, 0;
    %load/v 8, v0x97b0a60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1;
    %assign/v0 v0x97b0a60_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x979c138;
T_11 ;
    %wait E_0x97958c8;
    %load/v 8, v0x97c5758_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v0x97b0b58_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x97b0a08_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x97b0bb0_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0bb0_0, 8, 1;
    %load/v 8, v0x97b0b58_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0b58_0, 8, 1;
    %vpi_call "$fwrite", v0x97c5578_0, "mismatch detected: DUT output %s = %x     Expected output %s = %x \012", "a0_out_out", v0x97b07a0_0, "a0_out_out_expected", v0x97b0930_0;
T_11.2 ;
    %load/v 8, v0x97b08e8_0, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0x97b0bb0_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0bb0_0, 8, 1;
    %load/v 8, v0x97b0b58_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0b58_0, 8, 1;
    %vpi_call "$fwrite", v0x97c5578_0, "mismatch detected: DUT output %s = %x     Expected output %s = %x \012", "a0_out_out2", v0x97b07e8_0, "a0_out_out2_expected", v0x97b0858_0;
T_11.4 ;
    %load/v 8, v0x97b0b58_0, 1;
    %mov 9, 0, 4;
    %mov 13, 0, 1;
    %mov 14, 1, 1;
    %mov 15, 0, 1;
    %mov 16, 1, 1;
    %mov 17, 0, 1;
    %cmp/u 13, 8, 5;
    %jmp/0xz  T_11.6, 5;
    %vpi_call "$display", "Maximum number or errors allowed for vector %s has been reached", "exp_dut_i";
T_11.6 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x979c138;
T_12 ;
    %wait E_0x97958c8;
    %load/v 8, v0x97c5758_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v0x97b0b00_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x97b0988_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x97b0bb0_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0bb0_0, 8, 1;
    %load/v 8, v0x97b0b00_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0b00_0, 8, 1;
    %vpi_call "$fwrite", v0x97c5578_0, "match detected: DUT output %s = %x     Expected output %s = %x \012", "a0_out_out", v0x97b07a0_0, "a0_out_out_expected", v0x97b0930_0;
T_12.2 ;
    %load/v 8, v0x97b08a0_0, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v0x97b0bb0_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0bb0_0, 8, 1;
    %load/v 8, v0x97b0b00_0, 1;
    %addi 8, 1, 1;
    %set/v v0x97b0b00_0, 8, 1;
    %vpi_call "$fwrite", v0x97c5578_0, "match detected: DUT output %s = %x     Expected output %s = %x \012", "a0_out_out2", v0x97b07e8_0, "a0_out_out2_expected", v0x97b0858_0;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
