module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2ee):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire3;
  input wire signed [(5'h13):(1'h0)] wire2;
  input wire signed [(4'hd):(1'h0)] wire1;
  input wire signed [(5'h14):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire198;
  wire signed [(2'h3):(1'h0)] wire197;
  wire [(5'h11):(1'h0)] wire185;
  wire [(4'he):(1'h0)] wire162;
  wire signed [(3'h6):(1'h0)] wire161;
  wire [(4'hb):(1'h0)] wire160;
  wire [(5'h11):(1'h0)] wire159;
  wire signed [(5'h10):(1'h0)] wire158;
  wire signed [(4'he):(1'h0)] wire157;
  wire signed [(4'hc):(1'h0)] wire155;
  wire [(5'h12):(1'h0)] wire187;
  wire [(5'h10):(1'h0)] wire189;
  wire [(5'h15):(1'h0)] wire190;
  wire [(5'h11):(1'h0)] wire191;
  wire signed [(2'h3):(1'h0)] wire192;
  wire [(3'h4):(1'h0)] wire193;
  wire signed [(4'h9):(1'h0)] wire194;
  wire signed [(2'h3):(1'h0)] wire195;
  reg [(3'h4):(1'h0)] reg224 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg223 = (1'h0);
  reg [(4'hc):(1'h0)] reg222 = (1'h0);
  reg [(4'hb):(1'h0)] reg221 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg220 = (1'h0);
  reg [(3'h7):(1'h0)] reg219 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg218 = (1'h0);
  reg [(4'h9):(1'h0)] reg217 = (1'h0);
  reg [(3'h6):(1'h0)] reg216 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg215 = (1'h0);
  reg [(5'h14):(1'h0)] reg214 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg213 = (1'h0);
  reg [(4'hc):(1'h0)] reg212 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg211 = (1'h0);
  reg [(2'h2):(1'h0)] reg210 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg209 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg208 = (1'h0);
  reg [(5'h12):(1'h0)] reg207 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg206 = (1'h0);
  reg [(4'hd):(1'h0)] reg205 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg204 = (1'h0);
  reg [(5'h10):(1'h0)] reg203 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg202 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg201 = (1'h0);
  reg [(4'ha):(1'h0)] reg200 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg4 = (1'h0);
  reg [(4'h8):(1'h0)] reg5 = (1'h0);
  reg [(4'h9):(1'h0)] reg6 = (1'h0);
  reg [(5'h10):(1'h0)] reg7 = (1'h0);
  reg signed [(4'he):(1'h0)] reg8 = (1'h0);
  reg [(4'h9):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg10 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg13 = (1'h0);
  reg [(3'h4):(1'h0)] reg14 = (1'h0);
  reg [(3'h4):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg16 = (1'h0);
  reg [(4'hb):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg18 = (1'h0);
  reg [(5'h14):(1'h0)] reg19 = (1'h0);
  reg [(5'h15):(1'h0)] reg20 = (1'h0);
  reg [(5'h13):(1'h0)] reg21 = (1'h0);
  reg [(5'h11):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg23 = (1'h0);
  reg [(3'h6):(1'h0)] reg24 = (1'h0);
  reg [(3'h4):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg26 = (1'h0);
  assign y = {wire198,
                 wire197,
                 wire185,
                 wire162,
                 wire161,
                 wire160,
                 wire159,
                 wire158,
                 wire157,
                 wire155,
                 wire187,
                 wire189,
                 wire190,
                 wire191,
                 wire192,
                 wire193,
                 wire194,
                 wire195,
                 reg224,
                 reg223,
                 reg222,
                 reg221,
                 reg220,
                 reg219,
                 reg218,
                 reg217,
                 reg216,
                 reg215,
                 reg214,
                 reg213,
                 reg212,
                 reg211,
                 reg210,
                 reg209,
                 reg208,
                 reg207,
                 reg206,
                 reg205,
                 reg204,
                 reg203,
                 reg202,
                 reg201,
                 reg200,
                 reg4,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (wire0[(4'hc):(3'h4)])
        begin
          reg4 <= ($unsigned((((wire3 <= (8'haf)) ?
                  (wire0 ?
                      wire0 : (8'ha2)) : (~|wire3)) << ({wire3} <<< wire1))) ?
              wire3[(3'h5):(1'h0)] : $unsigned((wire2 - (8'hab))));
          reg5 <= $unsigned(($signed(wire0) <= $unsigned(($unsigned(wire1) >> wire2[(4'hb):(2'h2)]))));
          reg6 <= $signed((~wire2[(4'h8):(2'h2)]));
          if (wire0)
            begin
              reg7 <= $unsigned($signed(wire2[(3'h6):(2'h3)]));
              reg8 <= reg6[(4'h8):(3'h5)];
              reg9 <= $signed((reg6[(1'h0):(1'h0)] ?
                  $unsigned((~^wire2[(1'h0):(1'h0)])) : (^~reg4)));
            end
          else
            begin
              reg7 <= (8'ha7);
            end
          if ((~|$unsigned((~|$unsigned((wire2 - reg4))))))
            begin
              reg10 <= wire3;
              reg11 <= (~|(^({reg4[(3'h7):(1'h0)]} | wire2)));
            end
          else
            begin
              reg10 <= (7'h44);
              reg11 <= wire0[(4'hc):(4'ha)];
              reg12 <= ({$signed(reg5),
                  $unsigned({{reg9},
                      wire0})} <= ($signed($unsigned($unsigned(reg6))) >> {(8'h9c),
                  reg9}));
            end
        end
      else
        begin
          if ((($signed(((wire1 && reg7) ?
                  (~|reg9) : (reg5 * reg4))) > (~(~|((8'ha7) && reg6)))) ?
              reg10 : (^(!((wire0 < (8'ha6)) ? reg5 : reg11)))))
            begin
              reg4 <= reg5[(1'h1):(1'h0)];
              reg5 <= $unsigned((reg11[(2'h3):(1'h0)] > (8'h9d)));
              reg6 <= wire3[(3'h7):(3'h7)];
            end
          else
            begin
              reg4 <= $signed((({$signed((8'h9d))} ?
                  (!$unsigned(reg9)) : wire3) | ((reg11 ?
                      (+reg6) : (|(8'ha3))) ?
                  $signed(reg8[(3'h7):(3'h5)]) : $unsigned((^wire2)))));
              reg5 <= (~&$signed(reg11));
              reg6 <= (~$signed($unsigned(reg10[(4'hc):(3'h7)])));
              reg7 <= wire2;
            end
          reg8 <= $unsigned(wire2[(4'hc):(4'h8)]);
          reg9 <= (^reg11);
        end
      reg13 <= $signed((($signed(reg5) ?
          (reg8[(3'h5):(2'h2)] ?
              reg8[(4'h9):(3'h7)] : wire1[(2'h3):(1'h1)]) : {(8'ha2),
              reg6}) > (!({(8'hb4)} < $signed(wire2)))));
      reg14 <= reg9;
      if (($unsigned({$signed($unsigned((8'hae))),
              ($unsigned(reg8) ?
                  $signed((8'h9f)) : (reg4 ? (8'h9e) : reg13))}) ?
          (7'h41) : reg9[(4'h8):(3'h4)]))
        begin
          reg15 <= reg6[(3'h7):(2'h2)];
          if (($unsigned(wire0[(4'h8):(4'h8)]) >>> (!reg6)))
            begin
              reg16 <= (8'ha2);
              reg17 <= {$unsigned((reg12[(3'h4):(2'h2)] >>> ((8'ha1) ~^ (-(8'ha1)))))};
              reg18 <= wire3;
            end
          else
            begin
              reg16 <= {(reg8[(1'h0):(1'h0)] ?
                      (reg8[(4'h8):(4'h8)] ?
                          $unsigned(reg4[(4'h8):(1'h1)]) : $unsigned($signed(reg6))) : $signed(({reg7} - $signed(reg11))))};
            end
          if (reg5[(3'h5):(1'h1)])
            begin
              reg19 <= $unsigned(wire3[(4'h8):(3'h7)]);
              reg20 <= (($unsigned((reg19 * $signed(reg4))) ?
                      {((reg19 && reg8) ?
                              (reg4 ?
                                  wire3 : (8'h9d)) : reg18)} : $signed({(8'h9e),
                          (reg11 ^ reg7)})) ?
                  reg9 : ($unsigned(((wire1 ? reg12 : wire1) ~^ (reg12 ?
                      reg10 : reg14))) || reg16));
            end
          else
            begin
              reg19 <= wire3[(2'h3):(1'h0)];
              reg20 <= (~|(((^~reg19[(5'h12):(4'h9)]) > {reg18,
                  ((8'hab) & wire1)}) < reg12[(3'h5):(3'h5)]));
              reg21 <= ({(($signed((8'ha7)) ? (8'ha6) : (+(7'h41))) ?
                          reg13 : (^~$unsigned((8'hb3)))),
                      wire3[(4'h8):(1'h0)]} ?
                  ({$unsigned((^reg8)),
                      $unsigned($signed(reg6))} >= (+reg10[(1'h1):(1'h1)])) : $signed((((|reg11) ^~ wire1) ?
                      $signed(((8'hb8) | (8'ha6))) : ($unsigned(reg19) ?
                          ((8'h9c) ? reg6 : reg9) : reg9[(4'h8):(3'h5)]))));
            end
          if ({(wire3[(3'h5):(3'h5)] ?
                  {((reg16 ? reg7 : reg15) << (&reg6))} : reg11)})
            begin
              reg22 <= (($signed({((8'hbd) * reg10), reg13}) ?
                  (($unsigned(reg6) >>> (wire3 ~^ reg21)) >= $signed({(8'hb5),
                      reg19})) : ($signed((wire2 ^ reg15)) ^ ({reg11, wire0} ?
                      $unsigned(reg10) : (~&reg15)))) << $unsigned($unsigned(reg12)));
              reg23 <= (reg12[(3'h6):(3'h6)] < $signed(reg20[(3'h6):(2'h3)]));
            end
          else
            begin
              reg22 <= $signed(wire0);
              reg23 <= reg12;
              reg24 <= reg5;
              reg25 <= (|reg7[(4'ha):(4'h8)]);
            end
          reg26 <= reg8;
        end
      else
        begin
          reg15 <= $unsigned($unsigned(($signed($signed((8'hb0))) || $unsigned(reg12))));
          reg16 <= $signed(reg24[(3'h5):(1'h1)]);
          reg17 <= wire1[(3'h7):(2'h3)];
        end
    end
  module27 #() modinst156 (.clk(clk), .wire29(reg22), .wire28(reg11), .y(wire155), .wire30(reg8), .wire31(reg12));
  assign wire157 = (~$unsigned({(!(wire1 ? wire1 : reg25)),
                       (reg12 ? {reg25, reg16} : $unsigned(wire2))}));
  assign wire158 = ((+($unsigned($signed(wire157)) && $unsigned({wire0}))) ?
                       (wire1 ?
                           wire0 : ((!(~&reg15)) & $unsigned((^wire2)))) : $signed($unsigned((7'h40))));
  assign wire159 = ((reg15[(3'h4):(3'h4)] >> $signed(reg16[(3'h6):(3'h4)])) ?
                       ($unsigned(reg22[(4'hd):(3'h6)]) ?
                           wire0[(1'h1):(1'h1)] : reg15) : $unsigned(reg8[(3'h7):(3'h4)]));
  assign wire160 = ($signed({$signed(reg21)}) ?
                       $signed((((reg9 ?
                           reg19 : reg24) << $unsigned(reg26)) << reg14[(3'h4):(1'h1)])) : reg16);
  assign wire161 = ($signed(reg12[(3'h4):(2'h2)]) ?
                       reg16[(4'hb):(4'h9)] : (8'hae));
  assign wire162 = (!reg10[(3'h5):(1'h0)]);
  module163 #() modinst186 (wire185, clk, reg24, reg10, reg16, wire159, reg26);
  module27 #() modinst188 (wire187, clk, reg9, wire185, wire162, reg10);
  assign wire189 = $unsigned($unsigned($unsigned(((reg12 ^~ (8'hb1)) ?
                       reg18 : (reg17 ? (8'haa) : wire155)))));
  assign wire190 = reg12[(1'h1):(1'h1)];
  assign wire191 = reg6;
  assign wire192 = ($signed($signed((~|(~^(8'hbe))))) ?
                       {$unsigned($unsigned(reg18)),
                           $signed($signed((reg21 && wire161)))} : $unsigned((~(~&(wire191 + reg24)))));
  assign wire193 = $unsigned(wire158);
  assign wire194 = wire187[(3'h6):(1'h0)];
  module127 #() modinst196 (.clk(clk), .wire132(wire160), .wire128(wire162), .y(wire195), .wire130(reg12), .wire129(wire3), .wire131(reg17));
  assign wire197 = (^wire191);
  module127 #() modinst199 (wire198, clk, reg10, wire160, reg9, wire161, reg18);
  always
    @(posedge clk) begin
      if (wire159[(3'h7):(2'h3)])
        begin
          reg200 <= ($unsigned($unsigned($signed((~^wire160)))) > wire159[(3'h7):(1'h1)]);
          reg201 <= wire185[(2'h3):(2'h2)];
          if (((wire1 < ($signed((reg11 <<< wire1)) ?
              (8'hbb) : (~|$signed(reg4)))) - (+wire3)))
            begin
              reg202 <= (wire159[(2'h3):(2'h2)] >= {$unsigned(wire0),
                  $unsigned(wire191[(4'h9):(1'h0)])});
              reg203 <= $signed(reg23);
              reg204 <= (^~reg15[(1'h0):(1'h0)]);
              reg205 <= (7'h44);
            end
          else
            begin
              reg202 <= $signed((&reg23[(3'h5):(3'h4)]));
              reg203 <= reg10[(5'h12):(4'hf)];
              reg204 <= wire198;
              reg205 <= $unsigned($signed($unsigned((wire190[(2'h2):(2'h2)] * (wire189 ?
                  wire160 : reg8)))));
            end
        end
      else
        begin
          if (reg9[(2'h2):(1'h1)])
            begin
              reg200 <= (-$unsigned((~&(wire192 & wire155))));
              reg201 <= wire194;
              reg202 <= wire193;
            end
          else
            begin
              reg200 <= wire198;
              reg201 <= (+(8'ha6));
              reg202 <= reg22[(5'h10):(1'h0)];
            end
          if ($unsigned(reg201[(1'h1):(1'h1)]))
            begin
              reg203 <= $signed((reg203[(4'h8):(3'h7)] & reg4));
            end
          else
            begin
              reg203 <= $unsigned((&reg24));
              reg204 <= $unsigned((reg10 ?
                  $signed({{(8'ha2),
                          reg15}}) : ($signed($unsigned(reg24)) <<< (&wire157[(2'h3):(1'h0)]))));
              reg205 <= $signed(((&(((8'hb6) <<< (7'h40)) ?
                  reg10 : $unsigned(reg8))) << wire191[(2'h2):(2'h2)]));
              reg206 <= {reg12[(4'h8):(2'h3)],
                  {(~&((reg23 ? wire159 : reg200) ? reg12 : reg12)),
                      $unsigned(wire187[(4'hf):(4'hb)])}};
              reg207 <= reg25;
            end
          if ($unsigned((((-reg10) >> (wire159[(3'h6):(3'h6)] << ((8'ha0) ?
              reg18 : reg20))) < ($unsigned((wire159 >> reg16)) * $unsigned((wire161 ?
              reg13 : reg19))))))
            begin
              reg208 <= (8'hbc);
              reg209 <= ($unsigned(($unsigned({wire194, reg13}) ?
                      ($unsigned(reg6) ?
                          (wire194 != wire189) : (wire160 & (7'h40))) : reg15[(3'h4):(2'h3)])) ?
                  {$signed({(reg22 != wire191),
                          (reg16 ^~ wire187)})} : (|(($unsigned(reg206) >> wire185) ?
                      (^~reg11) : ($signed(wire191) ?
                          ((7'h41) ? wire195 : wire159) : (^wire1)))));
              reg210 <= $unsigned($unsigned(wire191));
            end
          else
            begin
              reg208 <= reg23;
              reg209 <= ($unsigned(($unsigned((wire3 ? reg20 : reg17)) ?
                  (+wire2) : {{wire195, reg24},
                      (reg203 <<< reg204)})) >>> ($unsigned(reg21[(4'ha):(1'h1)]) ?
                  wire193[(1'h1):(1'h0)] : ((~^(reg204 * (8'hb2))) >>> (((8'hb7) ^ wire1) >= (~|reg7)))));
              reg210 <= (-wire0);
              reg211 <= (-(-(~^$unsigned($signed(reg8)))));
              reg212 <= {$signed($unsigned(reg21)), reg11};
            end
          if (wire160)
            begin
              reg213 <= (&(-$signed(wire1[(3'h5):(2'h2)])));
              reg214 <= ((7'h43) ?
                  ($signed(reg17[(3'h4):(1'h0)]) || ($signed(reg12) ?
                      wire1 : (^~$unsigned(wire193)))) : wire161[(3'h6):(2'h2)]);
              reg215 <= reg5[(3'h6):(3'h4)];
              reg216 <= ($signed(wire157[(4'hd):(1'h0)]) >= ((!(reg200 ?
                      reg201 : (&(8'hac)))) ?
                  reg11[(3'h6):(3'h5)] : reg23));
            end
          else
            begin
              reg213 <= $signed({(($unsigned(reg200) ?
                          (reg8 <= wire187) : (reg207 ? reg208 : reg20)) ?
                      $signed($signed(wire197)) : $unsigned(reg201[(3'h5):(1'h1)])),
                  reg216});
              reg214 <= (~(+(wire2 << reg201[(4'h9):(2'h2)])));
            end
        end
      if ($signed({(^~reg4)}))
        begin
          if ((reg22[(1'h0):(1'h0)] || $signed($unsigned($unsigned($signed(wire187))))))
            begin
              reg217 <= (^~(&$unsigned(reg202[(2'h3):(1'h1)])));
              reg218 <= wire187;
              reg219 <= $signed($signed(wire194));
            end
          else
            begin
              reg217 <= (($unsigned(($unsigned(wire189) ?
                      (wire192 << wire158) : (reg19 ?
                          reg212 : reg6))) && $signed($signed($unsigned(wire158)))) ?
                  ((~^((^~wire191) & (wire189 & wire195))) ?
                      reg6 : (8'ha8)) : (^(reg209[(4'hd):(3'h4)] * (wire194 ?
                      (wire185 && reg9) : (wire158 == reg12)))));
              reg218 <= (-$signed($unsigned($unsigned({wire189, (8'ha4)}))));
              reg219 <= $unsigned(reg206);
            end
          reg220 <= (~^(($unsigned($signed(reg206)) ?
              $unsigned($signed(reg202)) : ((8'hb8) ?
                  (reg11 ? (8'ha3) : (8'ha3)) : (reg210 ?
                      wire159 : wire197))) || (~|wire1)));
          reg221 <= reg207;
          reg222 <= reg9[(4'h9):(2'h3)];
          reg223 <= {((+(((8'ha9) + wire198) > (^reg12))) + reg22),
              {(reg16[(4'h9):(2'h2)] >> $signed(reg218)), (8'ha0)}};
        end
      else
        begin
          reg217 <= $signed(reg20[(3'h6):(3'h5)]);
          reg218 <= (reg202[(4'h8):(3'h5)] + wire185);
          reg219 <= reg14;
          reg220 <= $unsigned((~&wire2[(3'h6):(2'h2)]));
        end
      reg224 <= ($signed(wire2[(3'h4):(2'h2)]) && ((^{reg17,
          reg15}) - (reg10 | reg14[(2'h2):(1'h0)])));
    end
endmodule

module module163  (y, clk, wire168, wire167, wire166, wire165, wire164);
  output wire [(32'hb7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire168;
  input wire signed [(5'h10):(1'h0)] wire167;
  input wire signed [(2'h2):(1'h0)] wire166;
  input wire signed [(4'hd):(1'h0)] wire165;
  input wire signed [(5'h12):(1'h0)] wire164;
  wire signed [(5'h15):(1'h0)] wire184;
  wire [(4'h9):(1'h0)] wire183;
  wire [(3'h4):(1'h0)] wire182;
  wire [(3'h6):(1'h0)] wire181;
  wire signed [(2'h3):(1'h0)] wire180;
  reg signed [(3'h7):(1'h0)] reg179 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg178 = (1'h0);
  reg [(3'h7):(1'h0)] reg177 = (1'h0);
  reg [(5'h12):(1'h0)] reg176 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg175 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg174 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg173 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg172 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg171 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg170 = (1'h0);
  reg [(5'h15):(1'h0)] reg169 = (1'h0);
  assign y = {wire184,
                 wire183,
                 wire182,
                 wire181,
                 wire180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg169 <= (~&(((~$signed(wire167)) ?
          (^$signed(wire168)) : ($unsigned(wire164) < $unsigned(wire168))) << wire166));
      if ((8'hbb))
        begin
          reg170 <= ((^reg169[(4'hd):(4'ha)]) - (|$unsigned(reg169[(3'h6):(2'h2)])));
          reg171 <= (reg169 ?
              $signed({reg169[(5'h10):(3'h5)],
                  ((!wire164) ?
                      ((8'h9e) ? reg170 : (8'h9d)) : (wire164 ?
                          reg169 : reg169))}) : ($signed(wire164[(4'h9):(3'h5)]) ?
                  ((~$unsigned(reg169)) ?
                      $signed((7'h41)) : $signed($unsigned(wire165))) : (!wire166)));
          reg172 <= (((reg169[(2'h2):(2'h2)] <= (7'h43)) << $unsigned(({wire166} || wire167[(4'hc):(3'h7)]))) << {$unsigned((-(-reg170)))});
          reg173 <= reg169;
          if (($unsigned($unsigned((wire168[(2'h3):(2'h3)] + wire167[(4'h8):(1'h1)]))) ?
              {(|$unsigned($signed(wire165)))} : ((($signed(reg170) ?
                      (wire167 <= (8'hb7)) : $unsigned(wire166)) ?
                  ((wire167 <= reg170) >= $unsigned(reg173)) : ((~&reg172) ?
                      (wire167 != wire166) : $unsigned(wire165))) >>> $signed((~((8'ha0) ?
                  wire166 : reg170))))))
            begin
              reg174 <= $unsigned((({wire167} > {$unsigned(reg173),
                      $unsigned((7'h43))}) ?
                  (~({reg172, (8'hb9)} * $signed(wire168))) : reg172));
              reg175 <= $unsigned((reg174 > $unsigned({(reg173 <<< reg172),
                  reg170})));
              reg176 <= $signed(wire164[(4'hd):(4'h8)]);
              reg177 <= $unsigned({({(reg174 <<< wire168), (!wire165)} ?
                      ((^~wire166) ?
                          (wire167 ?
                              (8'ha0) : reg170) : reg175) : $unsigned((reg173 && reg171))),
                  $unsigned(((wire167 ? reg173 : (8'hbe)) & {reg170,
                      reg174}))});
            end
          else
            begin
              reg174 <= (8'hbc);
              reg175 <= wire167[(3'h6):(3'h6)];
            end
        end
      else
        begin
          reg170 <= ($signed(reg173[(3'h4):(2'h3)]) ^~ ($signed(reg176) + reg171[(4'hf):(4'h8)]));
          reg171 <= (8'hb8);
          reg172 <= wire167;
        end
      reg178 <= $signed(reg172);
      reg179 <= $unsigned(reg178);
    end
  assign wire180 = $signed((8'ha5));
  assign wire181 = $signed(wire168[(1'h0):(1'h0)]);
  assign wire182 = $unsigned($signed((^~(8'ha6))));
  assign wire183 = $unsigned($unsigned(reg179));
  assign wire184 = {((wire166 == ($signed(reg169) ?
                               reg176 : $unsigned(wire166))) ?
                           wire168[(1'h0):(1'h0)] : (($unsigned(reg173) <= reg176[(4'hc):(3'h4)]) ?
                               $unsigned(reg179) : wire165))};
endmodule

module module27
#(parameter param154 = ({(+(((8'ha5) ? (7'h42) : (8'had)) ? ((7'h40) ? (8'had) : (8'hb6)) : ((7'h40) ? (8'haa) : (8'h9f)))), {((~(8'hb6)) ^ ((8'hb3) | (8'haa))), ({(8'hbc)} - ((8'ha5) <<< (7'h41)))}} ~^ ((~((&(8'hb7)) ^~ ((8'hb6) ^ (8'hb4)))) - (8'hab))))
(y, clk, wire28, wire29, wire30, wire31);
  output wire [(32'h168):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire28;
  input wire signed [(5'h11):(1'h0)] wire29;
  input wire signed [(4'he):(1'h0)] wire30;
  input wire signed [(4'hb):(1'h0)] wire31;
  wire signed [(3'h7):(1'h0)] wire107;
  wire [(5'h11):(1'h0)] wire69;
  wire [(4'ha):(1'h0)] wire68;
  wire signed [(4'hb):(1'h0)] wire67;
  wire [(3'h6):(1'h0)] wire66;
  wire signed [(4'hc):(1'h0)] wire32;
  wire signed [(4'h9):(1'h0)] wire33;
  wire signed [(4'h8):(1'h0)] wire34;
  wire [(4'hd):(1'h0)] wire35;
  wire [(5'h13):(1'h0)] wire36;
  wire [(5'h11):(1'h0)] wire64;
  wire signed [(4'hf):(1'h0)] wire109;
  wire [(4'hf):(1'h0)] wire123;
  wire signed [(5'h11):(1'h0)] wire124;
  wire signed [(4'hf):(1'h0)] wire125;
  wire signed [(5'h12):(1'h0)] wire126;
  wire [(3'h4):(1'h0)] wire152;
  reg signed [(4'ha):(1'h0)] reg122 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg121 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg120 = (1'h0);
  reg [(4'hb):(1'h0)] reg119 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg118 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg117 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg116 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg115 = (1'h0);
  reg [(4'hb):(1'h0)] reg114 = (1'h0);
  reg [(4'he):(1'h0)] reg113 = (1'h0);
  reg [(3'h4):(1'h0)] reg112 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg111 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg110 = (1'h0);
  assign y = {wire107,
                 wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire32,
                 wire33,
                 wire34,
                 wire35,
                 wire36,
                 wire64,
                 wire109,
                 wire123,
                 wire124,
                 wire125,
                 wire126,
                 wire152,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 (1'h0)};
  assign wire32 = ((-(($signed(wire28) << {wire29}) ~^ wire28)) >= ({({wire28,
                          wire30} < (!wire31))} <<< (wire30[(3'h5):(2'h3)] ^~ ($unsigned(wire31) ?
                      wire28[(3'h4):(3'h4)] : wire30[(4'h8):(2'h2)]))));
  assign wire33 = $signed($unsigned(wire31));
  assign wire34 = $unsigned($signed(wire31[(1'h1):(1'h0)]));
  assign wire35 = $signed((wire28[(4'h9):(3'h7)] ?
                      ((8'hb2) | ($unsigned(wire33) >= ((7'h40) - wire29))) : $signed(wire28)));
  assign wire36 = $unsigned(wire33[(3'h5):(3'h4)]);
  module37 #() modinst65 (.wire42(wire31), .clk(clk), .wire39(wire34), .wire41(wire28), .wire40(wire35), .y(wire64), .wire38(wire32));
  assign wire66 = (^wire35[(4'h8):(3'h5)]);
  assign wire67 = $signed($unsigned({(((8'ha4) == (8'hb2)) ?
                          $unsigned(wire29) : wire32),
                      $signed(wire30)}));
  assign wire68 = $signed({($unsigned((wire66 + wire28)) != ((~|(8'ha4)) ?
                          wire30 : wire28[(4'h8):(3'h5)])),
                      $signed((wire66[(3'h5):(1'h0)] > wire64[(4'ha):(4'h8)]))});
  assign wire69 = (wire35 ?
                      ({wire31[(4'ha):(4'h9)], wire31} ?
                          (&wire31) : $unsigned((wire31[(4'h9):(1'h1)] ?
                              (^wire31) : wire36[(1'h1):(1'h1)]))) : (wire31 ?
                          wire35[(4'hc):(1'h1)] : wire29));
  module70 #() modinst108 (.wire75(wire34), .wire71(wire29), .clk(clk), .wire73(wire32), .wire72(wire69), .wire74(wire64), .y(wire107));
  assign wire109 = $unsigned($signed(wire28));
  always
    @(posedge clk) begin
      reg110 <= (~^wire109[(1'h1):(1'h1)]);
      reg111 <= $signed({(((|wire32) - {wire36, wire66}) < (^~(wire67 ?
              wire67 : wire64)))});
      if (wire34[(1'h1):(1'h0)])
        begin
          reg112 <= (~|wire33[(3'h7):(1'h0)]);
          reg113 <= (((wire68[(4'ha):(2'h2)] > (~(wire68 ~^ wire64))) << wire32[(4'h8):(3'h6)]) ?
              {$unsigned($signed((wire30 ? wire35 : wire107)))} : wire109);
          reg114 <= $signed((~^$signed($unsigned(reg112))));
          reg115 <= (wire69 <= ({$signed((reg110 <= wire67)),
                  ({wire36, wire28} - wire34)} ?
              wire31[(3'h5):(2'h2)] : wire36[(4'hd):(3'h6)]));
          reg116 <= {{(~^(!(8'hb2)))}};
        end
      else
        begin
          reg112 <= $unsigned((!{wire67[(4'ha):(3'h6)], {$unsigned(reg113)}}));
          reg113 <= (~^wire64[(3'h5):(3'h4)]);
          if ((wire35[(3'h4):(1'h1)] != {reg112}))
            begin
              reg114 <= ($unsigned($signed(reg114[(3'h5):(2'h2)])) - wire32);
              reg115 <= $signed((-reg115));
              reg116 <= {$signed(($unsigned(((8'hb5) ? reg112 : wire107)) ?
                      ($unsigned((8'h9d)) ?
                          $signed(wire28) : (wire32 ?
                              reg111 : reg114)) : wire67))};
              reg117 <= wire34;
            end
          else
            begin
              reg114 <= wire109;
              reg115 <= reg114;
              reg116 <= $signed(((|$unsigned((&reg110))) <= ($signed(reg110) - (^(^~wire36)))));
              reg117 <= reg111[(4'h9):(3'h5)];
            end
          if (wire69[(3'h6):(3'h5)])
            begin
              reg118 <= wire66;
              reg119 <= (8'h9f);
              reg120 <= reg113[(4'he):(4'h8)];
            end
          else
            begin
              reg118 <= $unsigned($signed(($signed((reg110 ?
                  reg113 : wire69)) ^~ (8'hac))));
              reg119 <= $unsigned($unsigned($unsigned($unsigned(wire109[(3'h4):(1'h1)]))));
            end
        end
      reg121 <= {(~(8'ha4))};
      reg122 <= $unsigned((^$signed(wire33)));
    end
  assign wire123 = wire64;
  assign wire124 = (wire64 != wire67);
  assign wire125 = ((|$signed((!$signed(wire67)))) ?
                       $signed($unsigned(((wire66 ? reg119 : wire64) ?
                           (wire124 ?
                               wire28 : wire109) : $signed(wire64)))) : {(~^(7'h44)),
                           ((wire124 <<< wire67[(4'h9):(3'h7)]) ?
                               $signed((&(7'h44))) : ((reg112 ?
                                       reg112 : reg122) ?
                                   {reg118} : (+reg117)))});
  assign wire126 = (reg116[(4'hf):(1'h1)] ^ wire36[(4'hb):(4'h8)]);
  module127 #() modinst153 (wire152, clk, wire109, wire123, reg117, wire30, reg119);
endmodule

module module127
#(parameter param151 = ((((^~((8'h9e) ^ (8'hb8))) ? (+(~^(7'h40))) : (((8'hbe) && (7'h42)) ^~ {(8'ha6)})) ? ((^~{(8'hb7)}) ? ((+(8'had)) ? ((8'ha9) || (8'ha9)) : (~|(8'ha2))) : (~^((8'hb6) ? (8'ha5) : (7'h42)))) : ((!((8'hba) ? (7'h41) : (8'ha0))) ~^ {((8'ha9) ? (8'haa) : (8'had))})) == (~|(!((&(8'hb4)) ~^ ((8'hb1) == (8'ha2)))))))
(y, clk, wire132, wire131, wire130, wire129, wire128);
  output wire [(32'hdd):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire132;
  input wire [(4'hb):(1'h0)] wire131;
  input wire signed [(3'h4):(1'h0)] wire130;
  input wire [(3'h6):(1'h0)] wire129;
  input wire [(4'hb):(1'h0)] wire128;
  wire signed [(2'h2):(1'h0)] wire150;
  wire signed [(3'h4):(1'h0)] wire146;
  wire signed [(5'h10):(1'h0)] wire145;
  wire [(3'h5):(1'h0)] wire144;
  wire [(5'h11):(1'h0)] wire133;
  reg signed [(4'hf):(1'h0)] reg149 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg148 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg147 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg143 = (1'h0);
  reg signed [(4'he):(1'h0)] reg142 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg141 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg140 = (1'h0);
  reg [(4'he):(1'h0)] reg139 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg138 = (1'h0);
  reg [(5'h10):(1'h0)] reg137 = (1'h0);
  reg [(5'h11):(1'h0)] reg136 = (1'h0);
  reg [(3'h7):(1'h0)] reg135 = (1'h0);
  reg [(5'h10):(1'h0)] reg134 = (1'h0);
  assign y = {wire150,
                 wire146,
                 wire145,
                 wire144,
                 wire133,
                 reg149,
                 reg148,
                 reg147,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 (1'h0)};
  assign wire133 = (-(|((((8'hab) <<< wire130) ?
                           $unsigned(wire130) : wire129[(1'h0):(1'h0)]) ?
                       ($signed((8'h9f)) ^ (^wire128)) : wire128)));
  always
    @(posedge clk) begin
      if ($signed($unsigned($signed({$signed(wire130)}))))
        begin
          if (wire132[(1'h0):(1'h0)])
            begin
              reg134 <= (wire128 == ($signed((~|(~&wire128))) ^ wire128[(4'hb):(4'h9)]));
              reg135 <= ((~|wire133) - reg134[(2'h2):(2'h2)]);
            end
          else
            begin
              reg134 <= $signed(wire132);
              reg135 <= (((wire128 ?
                  ({wire129, reg134} ?
                      ((8'hb5) ?
                          wire132 : wire128) : $signed(wire130)) : reg135) - (^~($unsigned(wire130) & (reg135 ?
                  wire133 : wire131)))) - (8'hb9));
            end
          reg136 <= wire130[(3'h4):(1'h1)];
          if ($unsigned((^~$unsigned(($signed(wire129) >>> $signed(wire129))))))
            begin
              reg137 <= $unsigned({(wire132[(1'h1):(1'h1)] ?
                      reg134 : {(reg136 ? wire130 : reg135)})});
              reg138 <= wire129[(2'h3):(1'h0)];
              reg139 <= wire132[(1'h1):(1'h1)];
              reg140 <= reg136[(3'h5):(3'h4)];
              reg141 <= (8'ha7);
            end
          else
            begin
              reg137 <= reg136[(5'h10):(3'h4)];
              reg138 <= reg141;
            end
          reg142 <= wire129[(1'h0):(1'h0)];
        end
      else
        begin
          reg134 <= ((+((wire130[(1'h1):(1'h0)] - reg138[(3'h6):(1'h1)]) ^ wire129[(3'h5):(3'h5)])) ?
              (wire131[(1'h1):(1'h1)] ?
                  $signed(((wire128 ?
                      reg139 : reg137) <<< $signed(wire133))) : {(reg139 ?
                          reg142 : {reg141}),
                      {{reg140, (8'hb9)}}}) : {reg142,
                  ($signed(reg136[(4'ha):(1'h1)]) ?
                      (((8'hba) ^~ wire128) >> (reg136 * reg142)) : ({wire132,
                          wire130} >= wire129[(2'h3):(1'h0)]))});
          reg135 <= reg135;
          reg136 <= (~(!({reg138[(4'h8):(1'h1)]} ?
              (-$signed(reg139)) : (-$signed(wire128)))));
          reg137 <= {((reg138 ^ $signed((reg134 ?
                  wire131 : wire131))) == ((((8'hb6) ?
                      wire132 : wire132) + reg139) ?
                  (&(wire128 < reg134)) : reg136))};
          reg138 <= ($unsigned($signed($unsigned((8'h9e)))) ? reg136 : (7'h44));
        end
      reg143 <= wire133;
    end
  assign wire144 = ((8'hb1) ?
                       {$unsigned(($signed(wire133) ?
                               $signed(reg140) : reg136[(4'hb):(3'h7)])),
                           wire132[(2'h2):(1'h1)]} : $unsigned(($unsigned(reg139[(4'h9):(4'h8)]) - (&(^~wire128)))));
  assign wire145 = reg141[(3'h7):(2'h2)];
  assign wire146 = $unsigned(wire128[(3'h4):(1'h1)]);
  always
    @(posedge clk) begin
      reg147 <= $signed($unsigned(wire129[(3'h4):(2'h3)]));
      reg148 <= reg138;
      reg149 <= reg141[(3'h5):(1'h0)];
    end
  assign wire150 = (wire130 >>> wire129[(1'h0):(1'h0)]);
endmodule

module module70
#(parameter param105 = ((!(({(8'ha5)} << ((8'hb2) + (8'hb6))) | {((8'hb9) * (8'ha3)), (+(8'hab))})) ? (~^((((7'h43) ? (8'hbf) : (8'haa)) - (|(7'h42))) ? ((~(8'hbc)) ^~ {(8'hb0)}) : (((8'ha2) || (8'hb8)) ? ((8'hbe) + (7'h44)) : ((8'hbb) ? (7'h41) : (8'ha8))))) : (!(&(((8'hac) ? (8'hb7) : (8'hb0)) ? (~|(8'hbd)) : {(8'h9e)})))), 
parameter param106 = (((~^(-(param105 ? param105 : param105))) ? {param105} : (param105 ? param105 : (param105 >= ((8'ha3) ~^ param105)))) ? (param105 ? (({param105, (8'ha2)} ~^ param105) || (^{param105})) : param105) : param105))
(y, clk, wire75, wire74, wire73, wire72, wire71);
  output wire [(32'h154):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire75;
  input wire [(5'h11):(1'h0)] wire74;
  input wire [(4'hc):(1'h0)] wire73;
  input wire [(5'h11):(1'h0)] wire72;
  input wire [(5'h11):(1'h0)] wire71;
  wire signed [(4'hb):(1'h0)] wire104;
  wire signed [(5'h14):(1'h0)] wire103;
  wire signed [(4'ha):(1'h0)] wire102;
  wire signed [(2'h3):(1'h0)] wire101;
  wire [(4'h8):(1'h0)] wire100;
  wire [(4'hc):(1'h0)] wire99;
  wire signed [(4'hc):(1'h0)] wire77;
  wire [(5'h10):(1'h0)] wire76;
  reg signed [(4'hd):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg97 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg96 = (1'h0);
  reg [(4'ha):(1'h0)] reg95 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg94 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg93 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg92 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg91 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg90 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg89 = (1'h0);
  reg [(4'hb):(1'h0)] reg88 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg87 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg86 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg85 = (1'h0);
  reg [(5'h12):(1'h0)] reg84 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg83 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg82 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg81 = (1'h0);
  reg [(3'h6):(1'h0)] reg80 = (1'h0);
  reg [(4'hf):(1'h0)] reg79 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg78 = (1'h0);
  assign y = {wire104,
                 wire103,
                 wire102,
                 wire101,
                 wire100,
                 wire99,
                 wire77,
                 wire76,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 (1'h0)};
  assign wire76 = ($unsigned($signed((((8'h9c) ? wire71 : wire71) ?
                      (wire74 | wire75) : $signed((8'hbc))))) ^~ (^$signed((wire71 + $signed(wire75)))));
  assign wire77 = $unsigned((($signed((!(8'hbe))) ?
                      (wire76[(4'h8):(3'h4)] < $signed(wire75)) : (wire76 ?
                          (wire72 == wire76) : (8'ha9))) - ((wire76 <= (wire74 << wire75)) ?
                      $signed({wire72,
                          wire71}) : $signed((wire76 * (8'hac))))));
  always
    @(posedge clk) begin
      if ((-(-wire75)))
        begin
          reg78 <= ($signed((wire77[(3'h5):(3'h4)] & wire72[(4'hf):(1'h0)])) ?
              (wire71 ?
                  $signed({(wire71 ? wire75 : wire75),
                      wire73[(2'h2):(1'h1)]}) : ((wire77 ?
                      (^wire74) : $unsigned((8'h9d))) > ({wire71,
                      wire77} ~^ $signed(wire75)))) : wire73[(4'h8):(2'h2)]);
          if (((8'h9c) != wire71[(4'he):(2'h2)]))
            begin
              reg79 <= $signed($unsigned({(((8'h9c) ?
                      reg78 : wire74) >= $signed((8'hbe)))}));
            end
          else
            begin
              reg79 <= $signed($unsigned(wire74[(3'h5):(1'h1)]));
              reg80 <= ($unsigned($signed(wire76)) ?
                  $signed($signed({wire75[(1'h0):(1'h0)],
                      (wire74 || wire71)})) : ((({reg78,
                          reg78} >> (^wire74)) - wire71) ?
                      $signed(((~|wire73) ?
                          {(8'h9f), wire77} : ((8'hb1) ?
                              wire77 : wire71))) : $signed(wire73[(2'h3):(2'h2)])));
              reg81 <= ((~^wire75) != (8'hb6));
              reg82 <= (reg81 & wire71[(5'h10):(3'h4)]);
              reg83 <= {($unsigned((wire71 < (reg80 && wire74))) ?
                      (((&wire75) != (wire73 ? (8'ha3) : reg79)) & ({wire72,
                          wire74} * (wire74 >= wire71))) : ((-(|wire71)) + $signed({wire71}))),
                  {$unsigned(((reg80 ? reg82 : wire73) ?
                          $signed(reg79) : (~(8'ha1)))),
                      (~&wire75[(1'h1):(1'h1)])}};
            end
        end
      else
        begin
          reg78 <= wire73[(4'h9):(4'h8)];
          reg79 <= $unsigned(reg81[(2'h3):(2'h2)]);
          reg80 <= (($signed($signed($signed(reg83))) ?
                  (($unsigned(wire72) ? (^~wire72) : $unsigned(reg83)) ?
                      (~&$signed(wire72)) : ($unsigned((8'haa)) ?
                          $unsigned(wire73) : (~&(7'h44)))) : $signed(((wire72 + reg83) << wire71[(2'h3):(2'h2)]))) ?
              wire75[(2'h3):(1'h0)] : (~&$unsigned($signed($signed((8'hb4))))));
          reg81 <= (~$signed($signed((!(reg79 ? reg83 : reg82)))));
          if (wire73)
            begin
              reg82 <= $unsigned($signed($unsigned(wire71[(1'h0):(1'h0)])));
              reg83 <= ((^(^~$unsigned((~&wire77)))) ?
                  ({(wire74[(3'h4):(1'h1)] - wire76), reg79} ?
                      {($unsigned((8'hba)) ?
                              (reg82 && (8'hb5)) : reg79[(2'h2):(1'h0)]),
                          ((wire77 == reg79) ?
                              reg80 : wire73)} : $unsigned(($signed((8'had)) ?
                          (reg81 ^~ wire73) : wire76))) : (~&wire77[(4'hb):(3'h7)]));
              reg84 <= ($unsigned(({(wire77 <= reg80)} ^ (wire71[(3'h6):(3'h6)] ?
                      $signed(reg78) : {reg81, reg82}))) ?
                  $signed(wire75[(2'h2):(2'h2)]) : wire76[(3'h6):(1'h1)]);
            end
          else
            begin
              reg82 <= $signed($unsigned(reg78[(2'h3):(1'h0)]));
              reg83 <= ($unsigned($unsigned(((~wire77) < (wire75 ~^ reg84)))) ?
                  ($signed($signed((wire76 ? wire75 : reg81))) ?
                      $unsigned(wire72) : (~&(8'hae))) : wire73[(3'h4):(1'h1)]);
              reg84 <= ($unsigned({(reg78[(3'h5):(1'h0)] ? wire73 : reg84)}) ?
                  $signed(reg80[(2'h3):(1'h0)]) : (^~{$signed($signed(wire77)),
                      ((wire77 - wire71) >> $signed((8'hb2)))}));
              reg85 <= $signed({($unsigned({reg79}) ?
                      $unsigned($unsigned(reg80)) : (8'hbb)),
                  (reg83[(1'h1):(1'h0)] >> ($signed(reg82) + $unsigned((8'h9c))))});
            end
        end
      if (($unsigned($unsigned(reg78)) ^ $signed((8'h9d))))
        begin
          reg86 <= $unsigned({(|wire72)});
          reg87 <= $signed($signed((~^(^$unsigned(reg80)))));
          reg88 <= ((wire77 != (((wire77 & (8'hb1)) + $signed(wire71)) ?
                  wire74[(4'h9):(4'h8)] : reg82[(4'hc):(3'h4)])) ?
              ($unsigned($unsigned((8'h9f))) ?
                  $signed((((8'hb4) > wire76) ?
                      (8'h9e) : reg79)) : ({(wire72 || reg81),
                          (reg86 == wire71)} ?
                      (!(wire74 ?
                          wire75 : wire77)) : (8'hbc))) : ((^~$signed(((8'hb5) >> reg87))) >>> ((~|(8'hbf)) << wire73)));
          reg89 <= (8'hb8);
        end
      else
        begin
          reg86 <= wire71[(1'h1):(1'h1)];
          reg87 <= (~^(reg87[(1'h1):(1'h1)] && $signed($signed((8'hbf)))));
        end
      reg90 <= $signed($unsigned({reg87}));
      reg91 <= (^~reg85[(3'h5):(3'h5)]);
      reg92 <= reg90[(1'h1):(1'h0)];
    end
  always
    @(posedge clk) begin
      reg93 <= ($unsigned(wire75) < (~$signed($unsigned((reg92 ?
          reg92 : wire76)))));
    end
  always
    @(posedge clk) begin
      reg94 <= (!$signed(reg83));
      if (((8'hbf) >> $signed(((((7'h40) ? wire75 : reg87) ?
              (!(7'h40)) : reg84) ?
          $unsigned($signed(reg86)) : wire75[(2'h2):(2'h2)]))))
        begin
          reg95 <= ({$unsigned(({(8'hb9), wire71} ?
                  reg93 : (reg79 ? wire74 : reg80)))} >= reg86);
        end
      else
        begin
          reg95 <= (reg94[(3'h5):(1'h0)] ^~ $unsigned((&reg88[(3'h4):(1'h0)])));
          reg96 <= (((!(~$signed(reg89))) ?
              $signed(wire77) : (^~$signed($signed(reg88)))) == $signed(reg84[(4'ha):(3'h4)]));
        end
      reg97 <= reg92;
      reg98 <= (wire71[(3'h4):(3'h4)] ?
          reg83[(1'h1):(1'h0)] : ((~$signed($unsigned(reg83))) ?
              $signed(reg82[(4'h8):(2'h3)]) : $unsigned(reg85)));
    end
  assign wire99 = $unsigned(reg84);
  assign wire100 = (7'h41);
  assign wire101 = reg98;
  assign wire102 = $unsigned(reg98[(3'h5):(1'h0)]);
  assign wire103 = wire76;
  assign wire104 = $unsigned(reg98);
endmodule

module module37  (y, clk, wire42, wire41, wire40, wire39, wire38);
  output wire [(32'hd2):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire42;
  input wire [(3'h7):(1'h0)] wire41;
  input wire [(4'hd):(1'h0)] wire40;
  input wire [(4'h8):(1'h0)] wire39;
  input wire [(4'h9):(1'h0)] wire38;
  wire signed [(4'h9):(1'h0)] wire63;
  wire signed [(3'h6):(1'h0)] wire54;
  wire [(3'h4):(1'h0)] wire53;
  wire signed [(4'hf):(1'h0)] wire52;
  wire [(4'ha):(1'h0)] wire51;
  wire [(5'h13):(1'h0)] wire44;
  wire [(3'h7):(1'h0)] wire43;
  reg signed [(2'h3):(1'h0)] reg62 = (1'h0);
  reg [(3'h7):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg60 = (1'h0);
  reg [(4'hf):(1'h0)] reg59 = (1'h0);
  reg [(2'h2):(1'h0)] reg58 = (1'h0);
  reg [(5'h11):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg56 = (1'h0);
  reg [(5'h12):(1'h0)] reg55 = (1'h0);
  reg [(3'h6):(1'h0)] reg50 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg49 = (1'h0);
  reg [(4'hc):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg47 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg46 = (1'h0);
  reg [(3'h5):(1'h0)] reg45 = (1'h0);
  assign y = {wire63,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire44,
                 wire43,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 (1'h0)};
  assign wire43 = wire41[(3'h7):(3'h7)];
  assign wire44 = wire38[(4'h9):(1'h1)];
  always
    @(posedge clk) begin
      reg45 <= $signed($signed((wire43[(1'h1):(1'h0)] ?
          $unsigned($unsigned(wire40)) : wire43)));
      reg46 <= $unsigned(wire44[(4'h9):(1'h1)]);
      if (wire43)
        begin
          if ((+wire39[(3'h7):(3'h5)]))
            begin
              reg47 <= $signed(wire42[(3'h4):(3'h4)]);
              reg48 <= wire40;
            end
          else
            begin
              reg47 <= ($unsigned((~reg47[(5'h11):(2'h3)])) ?
                  ($signed(((^~wire39) ?
                      $signed((7'h40)) : (wire38 | wire41))) ~^ $signed(wire39)) : (~($unsigned((wire42 >>> wire39)) ?
                      (-(wire44 != wire38)) : wire42[(2'h2):(2'h2)])));
              reg48 <= $unsigned((+wire42[(3'h7):(3'h5)]));
              reg49 <= (({($unsigned(wire40) ?
                          (reg46 ? reg48 : reg45) : {reg48})} ?
                  ((~^(~^reg48)) + ({wire42, wire41} << {wire42,
                      wire38})) : ((&((8'ha4) ? reg48 : wire38)) ?
                      $unsigned((~^reg47)) : wire40[(3'h7):(3'h6)])) >= wire43);
            end
          reg50 <= (~&(8'hb6));
        end
      else
        begin
          if (({$signed((!reg49[(2'h2):(1'h1)])),
              (reg49[(1'h0):(1'h0)] ?
                  (wire38[(1'h1):(1'h1)] <<< wire43[(3'h4):(1'h0)]) : $unsigned((wire44 ^~ reg50)))} <= {(&wire40[(2'h3):(1'h1)])}))
            begin
              reg47 <= ((+wire41[(3'h4):(2'h3)]) > $signed((reg50[(2'h2):(1'h1)] ?
                  (&((8'hb7) || wire41)) : (wire40 && $unsigned(wire41)))));
            end
          else
            begin
              reg47 <= $signed((($signed($signed(wire40)) ?
                      $unsigned((8'hae)) : $signed((-wire43))) ?
                  ((8'hb6) ?
                      $unsigned($unsigned(wire44)) : ((reg47 >= (8'hb7)) ?
                          (reg49 * wire39) : {wire42,
                              wire38})) : reg46[(2'h3):(2'h2)]));
            end
        end
    end
  assign wire51 = (reg46[(3'h4):(1'h0)] - wire44);
  assign wire52 = $signed(((wire43 ?
                      $signed((reg48 ? wire39 : reg50)) : (reg49 ?
                          $signed(wire44) : reg48)) <<< wire42[(1'h1):(1'h1)]));
  assign wire53 = {wire41, $signed($unsigned((8'hb4)))};
  assign wire54 = (wire52 ?
                      $unsigned(wire53) : (wire42 && ({(wire41 ?
                                  reg48 : (8'hba))} ?
                          $unsigned({wire40,
                              wire52}) : $unsigned((wire38 * wire43)))));
  always
    @(posedge clk) begin
      if (($signed(reg46[(1'h0):(1'h0)]) ?
          (^~((~(wire53 ? reg49 : wire52)) ?
              ($signed((8'hae)) == {reg45}) : ((reg46 ?
                  reg49 : wire52) != reg49[(2'h2):(1'h0)]))) : wire54))
        begin
          reg55 <= ($unsigned($signed({reg48[(4'hc):(1'h0)],
              (wire39 ? (8'hb5) : wire43)})) << wire40);
        end
      else
        begin
          reg55 <= (~^((+$unsigned(wire38)) != $unsigned($signed($signed(reg48)))));
          if (wire53)
            begin
              reg56 <= $unsigned(reg48);
              reg57 <= $unsigned(wire38[(2'h3):(2'h3)]);
              reg58 <= wire53[(2'h2):(2'h2)];
            end
          else
            begin
              reg56 <= $unsigned($signed($signed($unsigned($signed(reg49)))));
            end
          reg59 <= (~|(+(~&$unsigned($signed(reg48)))));
        end
      reg60 <= $unsigned((~&(($signed(wire53) ?
          $signed(reg56) : wire42) ~^ $unsigned(reg55))));
      reg61 <= (~&(wire52 - ((~&(&wire39)) ?
          ($unsigned(wire39) >= $signed(wire40)) : {reg45, (~reg47)})));
      reg62 <= (8'ha3);
    end
  assign wire63 = {($unsigned((((8'ha7) ?
                          reg61 : reg49) <= (reg56 > reg49))) | (+(^~reg45[(1'h1):(1'h1)])))};
endmodule
