---
layout: default
---

# RISC-V 文献列表

*收集整理关于RISC-V的公开发表文献（会议或期刊）*

## 按年份排序的文献列表

| 索引               | 文献  |  链接     |
| ---:               | ---   | :---     |
| <a name="Delshadtehrani2018">**Delshadtehrani2018**</a> | L. Delshadtehrani, S. Eldridge, S. Canakci, M. Egele and A. Joshi. "**Nile: A programmable monitoring coprocessor.**" _IEEE Computer Architecture Letters_, 2018, 17(1), pp 92-95. | [[Web](https://ieeexplore.ieee.org/document/8219379/)] |
| <a name="Tonetto2018">**Tonetto2018**</a> | R. B. Tonetto, G. L. Nazar and A. C. S. Beck. "**Precise evaluation of the fault sensitivity of OoO superscalar processors.**" In _proc. of Design, Automation \& Test in Europe Conference \& Exhibition (DATE)_, 2018, pp. 613-616. | [[Web](https://ieeexplore.ieee.org/abstract/document/8342082/)] |
| <a name="Ajayi2017">**Ajayi2017**</a> | T. Ajayi, K. Al-Hawaj, A. Amarnath, S. Dai, S. Davidson, P. Gao, G. Liu, A. Rao, A. Rovinski, N. Sun, C. Torng, L. Vega, B. Veluri, S. Xie, C. Zhao, R. Zhao, C. Batten, R. Dreslinski, R. Gupta, M. Taylor and Z. Zhang. "**Experiences using the RISC-V ecosystem to design an accelerator-centric SoC in TSMC 16nm.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)]  [[PDF](https://carrv.github.io/papers/ajayi-celerity-carrv2017.pdf)] |
| <a name="Celio2017">**Celio2017**</a> | C. Celio, P-F Chiu, B. Nikolic, D. A. Patterson and K. Asanovic. "**BOOM v2: An open-source out-of-order RISC-V core.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/celio-boom2-carrv2017.pdf)] |
| <a name="Clark2017">**Clark2017**</a> | M. Clark and B. Hoult. "**rv8: A high performance RISC-V to x86 binary translator.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/clark-rv8-carrv2017.pdf)] |
| <a name="Collange2017">**Collange2017**</a> | S. Collange. "**Simty: Generalized SIMT execution on RISC-V.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/collange-simty-carrv2017.pdf)] |
| <a name="Cook2017">**Cook2017**</a> | H. Cook, W. Terpstra and Y. Lee. "**Diplomatic design patterns: A TileLink case study.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/cook-diplomacy-carrv2017.pdf)] |
|<a name="Dennis2017">**Dennis2017**</a> | J. Dennis and W. Lim. "**A RISC V extension for the Fresh Breeze architecture.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/dennis-fresh_breeze-carrv2017.pdf)] |
| <a name="Eldridge2017">**Eldridge2017**</a> | S. Eldridge, K. Swaminathan, N. Chandramoorthy, A. Buyuktosunoglu, A. Roelke, X. Guo, V. Verma, R. Joshi, M. Stan and P. Bose. "**A low voltage RISC-V heterogeneous system.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/eldridge-velour-carrv2017.pdf)] |
| <a name="Gray2017">**Gray2017**</a> | J. Gray. "**GRVI Phalanx: A massively parallel RISC-V FPGA accelerator framework, and a 1680-core, 26 MB SRAM parallel processor overlay on Xilinx UltraScale+ VU9P.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/gray-phalanx-carrv2017.pdf)] |
| <a name="Kim2017">**Kim2017**</a> | D. Kim, C. Celio, D. Biancolin, J. Bachrach and K. Asanovic. "**Evaluation of RISC-V RTL designs with FPGA simulation.**"  In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/kim-midas-carrv2017.pdf)] |
| <a name="Kurth2017">**Kurth2017**</a> | A. Kurth, P. Vogel, A. Marongiu, A. Capotondi and L. Benini. "**HERO: Heterogeneous embedded research platform for exploring RISC-V manycore accelerators on FPGA.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/kurth-hero-carrv2017.pdf)] |
| <a name="Maas2017">**Maas2017**</a> | M. Maas, K. Asanovic and J. Kubiatowicz. "**Full-system simulation of Java workloads with RISC-V and the Jikes research virtual machine.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/maas-simulation-jikesrvm-carrv2017.pdf)] |
| <a name="Matthews2017">**Matthews2017**</a> | E. Matthews and L. Shannon. "**Taiga: A configurable RISC-V soft-processor framework for heterogeneous computing systems research.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/matthews-taiga-carrv2017.pdf)] |
| <a name="Oh2017">**Oh2017**</a> | H. Oh, Y. Lee, J. Park, M. Yang and Y. Paek. "**Building hardware components for memory protection of applications on a tiny processor.**"  In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/oh-mpu-carrv2017.pdf)] |
| <a name="Roelke2017">**Roelke2017**</a> | A. Roelke and M. Stan. "**RISC5: Implementing the RISC-V ISA in gem5.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/roelke-risc5-carrv2017.pdf)] |
| <a name="Yu2017">**Yu2017**</a> | Z. Yu, B. Huang, J. Ma, N. Sun and Y. Bao. "**Labeled RISC-V: A new perspective on software-defined architecture.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/yu-labeled_riscv-carrv2017.pdf)] |
| <a name="Vega2017">**Vega2017**</a> | L. Vega and M. Taylor. "**RV-IOV: Tethering RISC-V processors via scalable I/O virtualization.**" In _proc. of Workshop on Computer Architecture Research with RISC-V (CARRV)_, 2017. | [[URL](https://carrv.github.io/)] [[PDF](https://carrv.github.io/papers/vega-rv_iov-carrv2017.pdf)] |
| <a name="Asanovic2016">**Asanovic2016**</a> | K. Asanovic, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, S. Karandikar, B. Keller, D. Kim, J. Koenig, Y. Lee, E. Love, M. Maas, A. Magyar, H. Mao, M. Moreto, A. Ou, D. A. Patterson, B. Richards, C. Schmidt, S. Twigg, H. Vo and A. Waterman. "**The Rocket chip generator.**" EECS Department, University of California, Berkeley, Technical Report No. UCB/EECS-2016-17, 2016. | [[URL](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html)] [[PDF](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.pdf)] |
| <a name="Celio2016">**Celio2016**</a> | C. Celio, D. Dabbelt, D. A. Patterson and K. Asanovic. "**The renewed case for the reduced instruction set computer: Avoiding ISA bloat with macro-op fusion for RISC-V.**" EECS Department, University of California, Berkeley, Technical Report No. UCB/EECS-2016-130, 2016. | [[URL](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-130.html)] [[PDF](http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-130.pdf)] |
| <a name="Song2016">**Song2016**</a> | C. Song, H. Moon, M. Alam, I. Yun, B. Lee, T. Kim, W. Lee and Y. Paek. "**HDFI: Hardware-assisted data-flow isolation.**" In _proc. of IEEE Symposium on Security and Privacy (S&P, Oakland)_, 2016. | [[DOI](https://doi.org/10.1109/SP.2016.9)] [[PDF](https://sslab.gtisc.gatech.edu/assets/papers/2016/song:hdfi.pdf)] |


## 按内容分类

<details>
  <summary><b>指令集设计</b></summary>

  <ul>
  <li>[<a href="#Collange2017" > Collange2017 </a>]</li>
  <li>[<a href="#Dennis2017"   > Dennis2017   </a>]</li>
  <li>[<a href="#Celio2016"    > Celio2016    </a>]</li>
  </ul>

</details>

<details>
  <summary><b>硬件设计</b>.处理器设计</summary>

  <ul>
  <li>[<a href="#Delshadtehrani2018"] Delshadtehrani2018 </a>]</li> 
  <li>[<a href="#Tonetto2018"  > Tonetto2018  </a>]</li>
  <li>[<a href="#Celio2017"    > Celio2017    </a>]</li>
  <li>[<a href="#Collange2017" > Collange2017 </a>]</li>
  <li>[<a href="#Dennis2017"   > Dennis2017   </a>]</li>
  <li>[<a href="#Gray2017"     > Gray2017     </a>]</li>
  <li>[<a href="#Matthews2017" > Matthews2017 </a>]</li>
  <li>[<a href="#Asanovic2016" > Asanovic2016 </a>]</li>
  </ul>
</details>

<details>
  <summary><b>硬件设计</b>.SoC</summary>

  <ul>
  <li>[<a href="#Delshadtehrani2018"] Delshadtehrani2018 </a>]</li> 
  <li>[<a href="#Tonetto2018"  > Tonetto2018  </a>]</li>
  <li>[<a href="#Ajayi2017"    > Ajayi2017    </a>]</li>
  <li>[<a href="#Cook2017"     > Cook2017     </a>]</li>
  <li>[<a href="#Eldridge2017" > Eldridge2017 </a>]</li>
  <li>[<a href="#Kurth2017"    > Kurth2017    </a>]</li>
  <li>[<a href="#Vega2017"     > Vega2017     </a>]</li>
  <li>[<a href="#Yu2017"       > Yu2017       </a>]</li>
  <li>[<a href="#Asanovic2016" > Asanovic2016 </a>]</li>
  </ul>

</details>

<details>
  <summary><b>硬件设计</b>.加速器设计</summary>

  <ul>
  <li>[<a href="#Ajayi2017"    > Ajayi2017    </a>]</li>
  <li>[<a href="#Eldridge2017" > Eldridge2017 </a>]</li>
  <li>[<a href="#Gray2017"     > Gray2017     </a>]</li>
  <li>[<a href="#Kurth2017"    > Kurth2017    </a>]</li>
  </ul>

</details>

<details>
  <summary><b>硬件设计</b>.FPGA</summary>

  <ul>
  <li>[<a href="#Gray2017"     > Gray2017     </a>]</li>
  <li>[<a href="#Kim2017"      > Kim2017      </a>]</li>
  <li>[<a href="#Kurth2017"    > Kurth2017    </a>]</li>
  <li>[<a href="#Matthews2017" > Matthews2017 </a>]</li>
  </ul>

</details>

<details>
  <summary><b>硬件设计</b>.测试</summary>
  <ul>
  <li>[<a href="#Delshadtehrani2018"] Delshadtehrani2018 </a>]</li> 
  <li>[<a href="#Kim2017"  > Kim2017 </a>]</li>
  </ul>
</details>

<details>
  <summary><b>软件</b></summary>
  <ul>
  <li>[<a href="#Clark2017"  > Clark2017  </a>]</li>
  <li>[<a href="#Maas2017"   > Maas2017   </a>]</li>
  <li>[<a href="#Roelke2017" > Roelke2017 </a>]</li>
  </ul>
</details>

<details>
  <summary><b>系统安全</b></summary>
  <ul>
  <li>[<a href="#Delshadtehrani2018"] Delshadtehrani2018 </a>]</li> 
  <li>[<a href="#Oh2017"  > Oh2017    </a>]</li>
  <li>[<a href="#Song2016"> Song2016  </a>]</li>
  </ul>
</details>

------------------------

**如果本页中的连接失效，请联系CNRV更新，或直接向网页源码[发送PR](https://github.com/cnrv/home/pulls)修正。**

<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/"><img alt="知识共享许可协议" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/3.0/cn/80x15.png" /></a><br />本作品采用<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/">知识共享署名-非商业性使用-相同方式共享 3.0 中国大陆许可协议</a>进行许可。
