#ifndef _MMI_MRE_TRC_GEN_H_
#define _MMI_MRE_TRC_GEN_H_

// TRC_MMI_AM_SET_AS_SHORTCUT
#define TRC_MMI_AM_SET_AS_SHORTCUT_size ""
#define TRC_MMI_AM_SET_AS_SHORTCUT TRC_MMI_AM_SET_AS_SHORTCUT__enum,TRC_MMI_AM_SET_AS_SHORTCUT_size

// TRC_MMI_AM_SHORTCUT_ICON_SIZE_FAIL
#define TRC_MMI_AM_SHORTCUT_ICON_SIZE_FAIL_size ""
#define TRC_MMI_AM_SHORTCUT_ICON_SIZE_FAIL TRC_MMI_AM_SHORTCUT_ICON_SIZE_FAIL__enum,TRC_MMI_AM_SHORTCUT_ICON_SIZE_FAIL_size

// TRC_MMI_AM_SHORTCUT_DUPLICATE_ID
#define TRC_MMI_AM_SHORTCUT_DUPLICATE_ID_size ""
#define TRC_MMI_AM_SHORTCUT_DUPLICATE_ID TRC_MMI_AM_SHORTCUT_DUPLICATE_ID__enum,TRC_MMI_AM_SHORTCUT_DUPLICATE_ID_size

// TRC_MMI_AM_SHORTCUT_VERIFY_FAIL
#define TRC_MMI_AM_SHORTCUT_VERIFY_FAIL_size "d"
#define TRC_MMI_AM_SHORTCUT_VERIFY_FAIL TRC_MMI_AM_SHORTCUT_VERIFY_FAIL__enum,TRC_MMI_AM_SHORTCUT_VERIFY_FAIL_size

// TRC_MMI_AM_SHORTCUT_STRUCTURE_FAIL
#define TRC_MMI_AM_SHORTCUT_STRUCTURE_FAIL_size "d"
#define TRC_MMI_AM_SHORTCUT_STRUCTURE_FAIL TRC_MMI_AM_SHORTCUT_STRUCTURE_FAIL__enum,TRC_MMI_AM_SHORTCUT_STRUCTURE_FAIL_size

// TRC_MMI_AM_SHORTCUT_FILE_FAIL
#define TRC_MMI_AM_SHORTCUT_FILE_FAIL_size ""
#define TRC_MMI_AM_SHORTCUT_FILE_FAIL TRC_MMI_AM_SHORTCUT_FILE_FAIL__enum,TRC_MMI_AM_SHORTCUT_FILE_FAIL_size

// TRC_MMI_AM_SHORTCUT_INFO
#define TRC_MMI_AM_SHORTCUT_INFO_size "dddd"
#define TRC_MMI_AM_SHORTCUT_INFO TRC_MMI_AM_SHORTCUT_INFO__enum,TRC_MMI_AM_SHORTCUT_INFO_size

// TRC_MMI_AM_SHORTCUT_NUMBER
#define TRC_MMI_AM_SHORTCUT_NUMBER_size "d"
#define TRC_MMI_AM_SHORTCUT_NUMBER TRC_MMI_AM_SHORTCUT_NUMBER__enum,TRC_MMI_AM_SHORTCUT_NUMBER_size

// TRC_MMI_AM_SHORTCUT_ICON
#define TRC_MMI_AM_SHORTCUT_ICON_size ""
#define TRC_MMI_AM_SHORTCUT_ICON TRC_MMI_AM_SHORTCUT_ICON__enum,TRC_MMI_AM_SHORTCUT_ICON_size

// TRC_MMI_AM_SHORTCUT_ICON_ID
#define TRC_MMI_AM_SHORTCUT_ICON_ID_size "d"
#define TRC_MMI_AM_SHORTCUT_ICON_ID TRC_MMI_AM_SHORTCUT_ICON_ID__enum,TRC_MMI_AM_SHORTCUT_ICON_ID_size

// TRC_MMI_AM_SHORTCUT_CANCEL
#define TRC_MMI_AM_SHORTCUT_CANCEL_size ""
#define TRC_MMI_AM_SHORTCUT_CANCEL TRC_MMI_AM_SHORTCUT_CANCEL__enum,TRC_MMI_AM_SHORTCUT_CANCEL_size

// TRC_MMI_AM_SHORTCUT_LAUNCH
#define TRC_MMI_AM_SHORTCUT_LAUNCH_size "d"
#define TRC_MMI_AM_SHORTCUT_LAUNCH TRC_MMI_AM_SHORTCUT_LAUNCH__enum,TRC_MMI_AM_SHORTCUT_LAUNCH_size

// TRC_MMI_AM_START_S
#define TRC_MMI_AM_START_S_size "dd"
#define TRC_MMI_AM_START_S TRC_MMI_AM_START_S__enum,TRC_MMI_AM_START_S_size

// TRC_MMI_AM_START_E
#define TRC_MMI_AM_START_E_size "dd"
#define TRC_MMI_AM_START_E TRC_MMI_AM_START_E__enum,TRC_MMI_AM_START_E_size

// TRC_MMI_AM_START_INT_S
#define TRC_MMI_AM_START_INT_S_size ""
#define TRC_MMI_AM_START_INT_S TRC_MMI_AM_START_INT_S__enum,TRC_MMI_AM_START_INT_S_size

// TRC_MMI_AM_MRE_LOAD_RESULT
#define TRC_MMI_AM_MRE_LOAD_RESULT_size "d"
#define TRC_MMI_AM_MRE_LOAD_RESULT TRC_MMI_AM_MRE_LOAD_RESULT__enum,TRC_MMI_AM_MRE_LOAD_RESULT_size

// TRC_MMI_AM_DYN_MEM_POOL
#define TRC_MMI_AM_DYN_MEM_POOL_size "d"
#define TRC_MMI_AM_DYN_MEM_POOL TRC_MMI_AM_DYN_MEM_POOL__enum,TRC_MMI_AM_DYN_MEM_POOL_size

// TRC_MMI_AM_ALLOCATE_MEM_FAIL
#define TRC_MMI_AM_ALLOCATE_MEM_FAIL_size ""
#define TRC_MMI_AM_ALLOCATE_MEM_FAIL TRC_MMI_AM_ALLOCATE_MEM_FAIL__enum,TRC_MMI_AM_ALLOCATE_MEM_FAIL_size

// TRC_MMI_AM_START_INT_E
#define TRC_MMI_AM_START_INT_E_size ""
#define TRC_MMI_AM_START_INT_E TRC_MMI_AM_START_INT_E__enum,TRC_MMI_AM_START_INT_E_size

// TRC_MMI_AM_PRE_START_CHECK_S
#define TRC_MMI_AM_PRE_START_CHECK_S_size ""
#define TRC_MMI_AM_PRE_START_CHECK_S TRC_MMI_AM_PRE_START_CHECK_S__enum,TRC_MMI_AM_PRE_START_CHECK_S_size

// TRC_MMI_AM_PRE_START_CHECK_E1
#define TRC_MMI_AM_PRE_START_CHECK_E1_size ""
#define TRC_MMI_AM_PRE_START_CHECK_E1 TRC_MMI_AM_PRE_START_CHECK_E1__enum,TRC_MMI_AM_PRE_START_CHECK_E1_size

// TRC_MMI_AM_PRE_START_CHECK_E2
#define TRC_MMI_AM_PRE_START_CHECK_E2_size ""
#define TRC_MMI_AM_PRE_START_CHECK_E2 TRC_MMI_AM_PRE_START_CHECK_E2__enum,TRC_MMI_AM_PRE_START_CHECK_E2_size

// TRC_MMI_AM_PRE_START_CHECK_E3
#define TRC_MMI_AM_PRE_START_CHECK_E3_size ""
#define TRC_MMI_AM_PRE_START_CHECK_E3 TRC_MMI_AM_PRE_START_CHECK_E3__enum,TRC_MMI_AM_PRE_START_CHECK_E3_size

// TRC_MMI_AM_MRE_CB_S
#define TRC_MMI_AM_MRE_CB_S_size "dd"
#define TRC_MMI_AM_MRE_CB_S TRC_MMI_AM_MRE_CB_S__enum,TRC_MMI_AM_MRE_CB_S_size

// TRC_MMI_AM_MRE_CB_E
#define TRC_MMI_AM_MRE_CB_E_size ""
#define TRC_MMI_AM_MRE_CB_E TRC_MMI_AM_MRE_CB_E__enum,TRC_MMI_AM_MRE_CB_E_size

// TRC_MMI_AM_ALLOC_MEM_CB_S
#define TRC_MMI_AM_ALLOC_MEM_CB_S_size "d"
#define TRC_MMI_AM_ALLOC_MEM_CB_S TRC_MMI_AM_ALLOC_MEM_CB_S__enum,TRC_MMI_AM_ALLOC_MEM_CB_S_size

// TRC_MMI_AM_ALLOC_MEM_CB_E
#define TRC_MMI_AM_ALLOC_MEM_CB_E_size "d"
#define TRC_MMI_AM_ALLOC_MEM_CB_E TRC_MMI_AM_ALLOC_MEM_CB_E__enum,TRC_MMI_AM_ALLOC_MEM_CB_E_size

// TRC_MMI_AM_GROUP_PROC_EVT_S
#define TRC_MMI_AM_GROUP_PROC_EVT_S_size "d"
#define TRC_MMI_AM_GROUP_PROC_EVT_S TRC_MMI_AM_GROUP_PROC_EVT_S__enum,TRC_MMI_AM_GROUP_PROC_EVT_S_size

// TRC_MMI_AM_GROUP_PROC_EVT_E
#define TRC_MMI_AM_GROUP_PROC_EVT_E_size ""
#define TRC_MMI_AM_GROUP_PROC_EVT_E TRC_MMI_AM_GROUP_PROC_EVT_E__enum,TRC_MMI_AM_GROUP_PROC_EVT_E_size

// TRC_MMI_AM_ASM_STOP_CB_S
#define TRC_MMI_AM_ASM_STOP_CB_S_size ""
#define TRC_MMI_AM_ASM_STOP_CB_S TRC_MMI_AM_ASM_STOP_CB_S__enum,TRC_MMI_AM_ASM_STOP_CB_S_size

// TRC_MMI_AM_ASM_STOP_CB_E
#define TRC_MMI_AM_ASM_STOP_CB_E_size ""
#define TRC_MMI_AM_ASM_STOP_CB_E TRC_MMI_AM_ASM_STOP_CB_E__enum,TRC_MMI_AM_ASM_STOP_CB_E_size

// TRC_MMI_AM_APP_INIT_S
#define TRC_MMI_AM_APP_INIT_S_size "d"
#define TRC_MMI_AM_APP_INIT_S TRC_MMI_AM_APP_INIT_S__enum,TRC_MMI_AM_APP_INIT_S_size

// TRC_MMI_AM_APP_INIT_E
#define TRC_MMI_AM_APP_INIT_E_size "dddd"
#define TRC_MMI_AM_APP_INIT_E TRC_MMI_AM_APP_INIT_E__enum,TRC_MMI_AM_APP_INIT_E_size

// TRC_MMI_AM_SEARCH_S
#define TRC_MMI_AM_SEARCH_S_size ""
#define TRC_MMI_AM_SEARCH_S TRC_MMI_AM_SEARCH_S__enum,TRC_MMI_AM_SEARCH_S_size

// TRC_MMI_AM_SEARCH_E
#define TRC_MMI_AM_SEARCH_E_size ""
#define TRC_MMI_AM_SEARCH_E TRC_MMI_AM_SEARCH_E__enum,TRC_MMI_AM_SEARCH_E_size

// TRC_MMI_AM_DEINIT_S
#define TRC_MMI_AM_DEINIT_S_size "ddddd"
#define TRC_MMI_AM_DEINIT_S TRC_MMI_AM_DEINIT_S__enum,TRC_MMI_AM_DEINIT_S_size

// TRC_MMI_AM_DEINIT_E
#define TRC_MMI_AM_DEINIT_E_size "ddddd"
#define TRC_MMI_AM_DEINIT_E TRC_MMI_AM_DEINIT_E__enum,TRC_MMI_AM_DEINIT_E_size

// TRC_MMI_AM_ENTRY_LOADING_SCRN_S
#define TRC_MMI_AM_ENTRY_LOADING_SCRN_S_size "dddd"
#define TRC_MMI_AM_ENTRY_LOADING_SCRN_S TRC_MMI_AM_ENTRY_LOADING_SCRN_S__enum,TRC_MMI_AM_ENTRY_LOADING_SCRN_S_size

// TRC_MMI_AM_ENTRY_LOADING_SCRN_E
#define TRC_MMI_AM_ENTRY_LOADING_SCRN_E_size ""
#define TRC_MMI_AM_ENTRY_LOADING_SCRN_E TRC_MMI_AM_ENTRY_LOADING_SCRN_E__enum,TRC_MMI_AM_ENTRY_LOADING_SCRN_E_size

// TRC_MMI_AM_SEARCH_VXP_FILES_S
#define TRC_MMI_AM_SEARCH_VXP_FILES_S_size "dd"
#define TRC_MMI_AM_SEARCH_VXP_FILES_S TRC_MMI_AM_SEARCH_VXP_FILES_S__enum,TRC_MMI_AM_SEARCH_VXP_FILES_S_size

// TRC_MMI_AM_SEARCH_VXP_FILES_DONE
#define TRC_MMI_AM_SEARCH_VXP_FILES_DONE_size ""
#define TRC_MMI_AM_SEARCH_VXP_FILES_DONE TRC_MMI_AM_SEARCH_VXP_FILES_DONE__enum,TRC_MMI_AM_SEARCH_VXP_FILES_DONE_size

// TRC_MMI_AM_SEARCH_VXP_FILES_E
#define TRC_MMI_AM_SEARCH_VXP_FILES_E_size "d"
#define TRC_MMI_AM_SEARCH_VXP_FILES_E TRC_MMI_AM_SEARCH_VXP_FILES_E__enum,TRC_MMI_AM_SEARCH_VXP_FILES_E_size

// TRC_MMI_AM_SEARCH_VXP_CB_S
#define TRC_MMI_AM_SEARCH_VXP_CB_S_size "ddddd"
#define TRC_MMI_AM_SEARCH_VXP_CB_S TRC_MMI_AM_SEARCH_VXP_CB_S__enum,TRC_MMI_AM_SEARCH_VXP_CB_S_size

// TRC_MMI_AM_SEARCH_VXP_CB_FINDNEXT
#define TRC_MMI_AM_SEARCH_VXP_CB_FINDNEXT_size "d"
#define TRC_MMI_AM_SEARCH_VXP_CB_FINDNEXT TRC_MMI_AM_SEARCH_VXP_CB_FINDNEXT__enum,TRC_MMI_AM_SEARCH_VXP_CB_FINDNEXT_size

// TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_IN_PHONE
#define TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_IN_PHONE_size "d"
#define TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_IN_PHONE TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_IN_PHONE__enum,TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_IN_PHONE_size

// TRC_MMI_AM_SEARCH_VXP_CB_DONE_IN_PHONE
#define TRC_MMI_AM_SEARCH_VXP_CB_DONE_IN_PHONE_size ""
#define TRC_MMI_AM_SEARCH_VXP_CB_DONE_IN_PHONE TRC_MMI_AM_SEARCH_VXP_CB_DONE_IN_PHONE__enum,TRC_MMI_AM_SEARCH_VXP_CB_DONE_IN_PHONE_size

// TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_PLUG_IN_CARD
#define TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_PLUG_IN_CARD_size "d"
#define TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_PLUG_IN_CARD TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_PLUG_IN_CARD__enum,TRC_MMI_AM_SEARCH_VXP_CB_FINDFIRST_PLUG_IN_CARD_size

// TRC_MMI_AM_SEARCH_VXP_CB_DONE_PLUG_IN_CARD
#define TRC_MMI_AM_SEARCH_VXP_CB_DONE_PLUG_IN_CARD_size ""
#define TRC_MMI_AM_SEARCH_VXP_CB_DONE_PLUG_IN_CARD TRC_MMI_AM_SEARCH_VXP_CB_DONE_PLUG_IN_CARD__enum,TRC_MMI_AM_SEARCH_VXP_CB_DONE_PLUG_IN_CARD_size

// TRC_MMI_AM_SEARCH_VXP_CB_DONE
#define TRC_MMI_AM_SEARCH_VXP_CB_DONE_size ""
#define TRC_MMI_AM_SEARCH_VXP_CB_DONE TRC_MMI_AM_SEARCH_VXP_CB_DONE__enum,TRC_MMI_AM_SEARCH_VXP_CB_DONE_size

// TRC_MMI_AM_SEARCH_VXP_CB_CONTINUE
#define TRC_MMI_AM_SEARCH_VXP_CB_CONTINUE_size ""
#define TRC_MMI_AM_SEARCH_VXP_CB_CONTINUE TRC_MMI_AM_SEARCH_VXP_CB_CONTINUE__enum,TRC_MMI_AM_SEARCH_VXP_CB_CONTINUE_size

// TRC_MMI_AM_SEARCH_VXP_CB_E
#define TRC_MMI_AM_SEARCH_VXP_CB_E_size ""
#define TRC_MMI_AM_SEARCH_VXP_CB_E TRC_MMI_AM_SEARCH_VXP_CB_E__enum,TRC_MMI_AM_SEARCH_VXP_CB_E_size

// TRC_MMI_AM_PLUG_IN_S
#define TRC_MMI_AM_PLUG_IN_S_size "ddd"
#define TRC_MMI_AM_PLUG_IN_S TRC_MMI_AM_PLUG_IN_S__enum,TRC_MMI_AM_PLUG_IN_S_size

// TRC_MMI_AM_PLUG_IN_SCRN_ID
#define TRC_MMI_AM_PLUG_IN_SCRN_ID_size "d"
#define TRC_MMI_AM_PLUG_IN_SCRN_ID TRC_MMI_AM_PLUG_IN_SCRN_ID__enum,TRC_MMI_AM_PLUG_IN_SCRN_ID_size

// TRC_MMI_AM_PLUG_IN_E
#define TRC_MMI_AM_PLUG_IN_E_size ""
#define TRC_MMI_AM_PLUG_IN_E TRC_MMI_AM_PLUG_IN_E__enum,TRC_MMI_AM_PLUG_IN_E_size

// TRC_MMI_AM_PLUG_OUT_S
#define TRC_MMI_AM_PLUG_OUT_S_size "dddd"
#define TRC_MMI_AM_PLUG_OUT_S TRC_MMI_AM_PLUG_OUT_S__enum,TRC_MMI_AM_PLUG_OUT_S_size

// TRC_MMI_AM_PLUG_OUT_PATH
#define TRC_MMI_AM_PLUG_OUT_PATH_size "d"
#define TRC_MMI_AM_PLUG_OUT_PATH TRC_MMI_AM_PLUG_OUT_PATH__enum,TRC_MMI_AM_PLUG_OUT_PATH_size

// TRC_MMI_AM_PLUG_OUT_IN_MEMORY_CARD
#define TRC_MMI_AM_PLUG_OUT_IN_MEMORY_CARD_size ""
#define TRC_MMI_AM_PLUG_OUT_IN_MEMORY_CARD TRC_MMI_AM_PLUG_OUT_IN_MEMORY_CARD__enum,TRC_MMI_AM_PLUG_OUT_IN_MEMORY_CARD_size

// TRC_MMI_AM_PLUG_OUT_E
#define TRC_MMI_AM_PLUG_OUT_E_size "dd"
#define TRC_MMI_AM_PLUG_OUT_E TRC_MMI_AM_PLUG_OUT_E__enum,TRC_MMI_AM_PLUG_OUT_E_size

// TRC_MMI_AM_RELEASE_APPSTORE
#define TRC_MMI_AM_RELEASE_APPSTORE_size ""
#define TRC_MMI_AM_RELEASE_APPSTORE TRC_MMI_AM_RELEASE_APPSTORE__enum,TRC_MMI_AM_RELEASE_APPSTORE_size

// TRC_MMI_AM_RELEASE_SHORTCUT_PATH
#define TRC_MMI_AM_RELEASE_SHORTCUT_PATH_size "dd"
#define TRC_MMI_AM_RELEASE_SHORTCUT_PATH TRC_MMI_AM_RELEASE_SHORTCUT_PATH__enum,TRC_MMI_AM_RELEASE_SHORTCUT_PATH_size

// TRC_MMI_AM_RELEASE_SHORTCUT
#define TRC_MMI_AM_RELEASE_SHORTCUT_size "d"
#define TRC_MMI_AM_RELEASE_SHORTCUT TRC_MMI_AM_RELEASE_SHORTCUT__enum,TRC_MMI_AM_RELEASE_SHORTCUT_size

// TRC_MMI_AM_RELEASE_VXP_NODE
#define TRC_MMI_AM_RELEASE_VXP_NODE_size ""
#define TRC_MMI_AM_RELEASE_VXP_NODE TRC_MMI_AM_RELEASE_VXP_NODE__enum,TRC_MMI_AM_RELEASE_VXP_NODE_size

// TRC_MMI_AM_RELEASE_APP_LIST_NODE
#define TRC_MMI_AM_RELEASE_APP_LIST_NODE_size "d"
#define TRC_MMI_AM_RELEASE_APP_LIST_NODE TRC_MMI_AM_RELEASE_APP_LIST_NODE__enum,TRC_MMI_AM_RELEASE_APP_LIST_NODE_size

// TRC_MMI_AM_ENTER_USB_MODE_S
#define TRC_MMI_AM_ENTER_USB_MODE_S_size "d"
#define TRC_MMI_AM_ENTER_USB_MODE_S TRC_MMI_AM_ENTER_USB_MODE_S__enum,TRC_MMI_AM_ENTER_USB_MODE_S_size

// TRC_MMI_AM_ENTER_USB_MODE_CLOSE_AM
#define TRC_MMI_AM_ENTER_USB_MODE_CLOSE_AM_size ""
#define TRC_MMI_AM_ENTER_USB_MODE_CLOSE_AM TRC_MMI_AM_ENTER_USB_MODE_CLOSE_AM__enum,TRC_MMI_AM_ENTER_USB_MODE_CLOSE_AM_size

// TRC_MMI_AM_ENTER_USB_MODE_E
#define TRC_MMI_AM_ENTER_USB_MODE_E_size ""
#define TRC_MMI_AM_ENTER_USB_MODE_E TRC_MMI_AM_ENTER_USB_MODE_E__enum,TRC_MMI_AM_ENTER_USB_MODE_E_size

// TRC_MMI_AM_CHECK_FILE_NUMBER
#define TRC_MMI_AM_CHECK_FILE_NUMBER_size "d"
#define TRC_MMI_AM_CHECK_FILE_NUMBER TRC_MMI_AM_CHECK_FILE_NUMBER__enum,TRC_MMI_AM_CHECK_FILE_NUMBER_size

// TRC_MMI_AM_ENTRY_MAIN_SCRN_S
#define TRC_MMI_AM_ENTRY_MAIN_SCRN_S_size ""
#define TRC_MMI_AM_ENTRY_MAIN_SCRN_S TRC_MMI_AM_ENTRY_MAIN_SCRN_S__enum,TRC_MMI_AM_ENTRY_MAIN_SCRN_S_size

// TRC_MMI_AM_MS_ENTRY_SCREEN
#define TRC_MMI_AM_MS_ENTRY_SCREEN_size "d"
#define TRC_MMI_AM_MS_ENTRY_SCREEN TRC_MMI_AM_MS_ENTRY_SCREEN__enum,TRC_MMI_AM_MS_ENTRY_SCREEN_size

// TRC_MMI_AM_MS_ENTRY_SCREEN_CDR
#define TRC_MMI_AM_MS_ENTRY_SCREEN_CDR_size "d"
#define TRC_MMI_AM_MS_ENTRY_SCREEN_CDR TRC_MMI_AM_MS_ENTRY_SCREEN_CDR__enum,TRC_MMI_AM_MS_ENTRY_SCREEN_CDR_size

// TRC_MMI_AM_ENTRY_MAIN_SCRN_E
#define TRC_MMI_AM_ENTRY_MAIN_SCRN_E_size ""
#define TRC_MMI_AM_ENTRY_MAIN_SCRN_E TRC_MMI_AM_ENTRY_MAIN_SCRN_E__enum,TRC_MMI_AM_ENTRY_MAIN_SCRN_E_size

// TRC_MMI_AM_MS_LEAVE_SCREEN
#define TRC_MMI_AM_MS_LEAVE_SCREEN_size "d"
#define TRC_MMI_AM_MS_LEAVE_SCREEN TRC_MMI_AM_MS_LEAVE_SCREEN__enum,TRC_MMI_AM_MS_LEAVE_SCREEN_size

// TRC_MMI_AM_MS_DRAW_CB_S
#define TRC_MMI_AM_MS_DRAW_CB_S_size ""
#define TRC_MMI_AM_MS_DRAW_CB_S TRC_MMI_AM_MS_DRAW_CB_S__enum,TRC_MMI_AM_MS_DRAW_CB_S_size

// TRC_MMI_AM_MS_DRAW_CB
#define TRC_MMI_AM_MS_DRAW_CB_size "dddd"
#define TRC_MMI_AM_MS_DRAW_CB TRC_MMI_AM_MS_DRAW_CB__enum,TRC_MMI_AM_MS_DRAW_CB_size

// TRC_MMI_AM_MS_DRAW_CB_POS
#define TRC_MMI_AM_MS_DRAW_CB_POS_size "dddd"
#define TRC_MMI_AM_MS_DRAW_CB_POS TRC_MMI_AM_MS_DRAW_CB_POS__enum,TRC_MMI_AM_MS_DRAW_CB_POS_size

// TRC_MMI_AM_MS_DRAW_CB_APP_NUM
#define TRC_MMI_AM_MS_DRAW_CB_APP_NUM_size "dd"
#define TRC_MMI_AM_MS_DRAW_CB_APP_NUM TRC_MMI_AM_MS_DRAW_CB_APP_NUM__enum,TRC_MMI_AM_MS_DRAW_CB_APP_NUM_size

// TRC_MMI_AM_MS_DRAW_CB_E
#define TRC_MMI_AM_MS_DRAW_CB_E_size ""
#define TRC_MMI_AM_MS_DRAW_CB_E TRC_MMI_AM_MS_DRAW_CB_E__enum,TRC_MMI_AM_MS_DRAW_CB_E_size

// TRC_MMI_AM_SCREENS_SET_SHORTCUT
#define TRC_MMI_AM_SCREENS_SET_SHORTCUT_size "d"
#define TRC_MMI_AM_SCREENS_SET_SHORTCUT TRC_MMI_AM_SCREENS_SET_SHORTCUT__enum,TRC_MMI_AM_SCREENS_SET_SHORTCUT_size

// TRC_MMI_AM_DETAILS_SCRN_ENTRY_S
#define TRC_MMI_AM_DETAILS_SCRN_ENTRY_S_size "d"
#define TRC_MMI_AM_DETAILS_SCRN_ENTRY_S TRC_MMI_AM_DETAILS_SCRN_ENTRY_S__enum,TRC_MMI_AM_DETAILS_SCRN_ENTRY_S_size

// TRC_MMI_AM_DETAILS_SCRN_ENTRY_E
#define TRC_MMI_AM_DETAILS_SCRN_ENTRY_E_size ""
#define TRC_MMI_AM_DETAILS_SCRN_ENTRY_E TRC_MMI_AM_DETAILS_SCRN_ENTRY_E__enum,TRC_MMI_AM_DETAILS_SCRN_ENTRY_E_size

// TRC_MMI_AM_DETAILS_SCRN_DESTROY_S
#define TRC_MMI_AM_DETAILS_SCRN_DESTROY_S_size ""
#define TRC_MMI_AM_DETAILS_SCRN_DESTROY_S TRC_MMI_AM_DETAILS_SCRN_DESTROY_S__enum,TRC_MMI_AM_DETAILS_SCRN_DESTROY_S_size

// TRC_MMI_AM_DETAILS_SCRN_DESTROY_E
#define TRC_MMI_AM_DETAILS_SCRN_DESTROY_E_size ""
#define TRC_MMI_AM_DETAILS_SCRN_DESTROY_E TRC_MMI_AM_DETAILS_SCRN_DESTROY_E__enum,TRC_MMI_AM_DETAILS_SCRN_DESTROY_E_size

// TRC_MMI_AM_UPDATE_CDR_STATE
#define TRC_MMI_AM_UPDATE_CDR_STATE_size "d"
#define TRC_MMI_AM_UPDATE_CDR_STATE TRC_MMI_AM_UPDATE_CDR_STATE__enum,TRC_MMI_AM_UPDATE_CDR_STATE_size

// TRC_MMI_AM_UPDATE_CDR_BALANCE
#define TRC_MMI_AM_UPDATE_CDR_BALANCE_size "d"
#define TRC_MMI_AM_UPDATE_CDR_BALANCE TRC_MMI_AM_UPDATE_CDR_BALANCE__enum,TRC_MMI_AM_UPDATE_CDR_BALANCE_size

// TRC_MMI_AM_UPDATE_CDR_CB
#define TRC_MMI_AM_UPDATE_CDR_CB_size "d"
#define TRC_MMI_AM_UPDATE_CDR_CB TRC_MMI_AM_UPDATE_CDR_CB__enum,TRC_MMI_AM_UPDATE_CDR_CB_size

// TRC_MMI_AM_HOLD_MRE_FOLDER_S
#define TRC_MMI_AM_HOLD_MRE_FOLDER_S_size "dd"
#define TRC_MMI_AM_HOLD_MRE_FOLDER_S TRC_MMI_AM_HOLD_MRE_FOLDER_S__enum,TRC_MMI_AM_HOLD_MRE_FOLDER_S_size

// TRC_MMI_AM_HOLD_MRE_FOLDER_E
#define TRC_MMI_AM_HOLD_MRE_FOLDER_E_size "dd"
#define TRC_MMI_AM_HOLD_MRE_FOLDER_E TRC_MMI_AM_HOLD_MRE_FOLDER_E__enum,TRC_MMI_AM_HOLD_MRE_FOLDER_E_size

// TRC_MMI_AM_SEARCH_SHORTCUT_APPS_S
#define TRC_MMI_AM_SEARCH_SHORTCUT_APPS_S_size ""
#define TRC_MMI_AM_SEARCH_SHORTCUT_APPS_S TRC_MMI_AM_SEARCH_SHORTCUT_APPS_S__enum,TRC_MMI_AM_SEARCH_SHORTCUT_APPS_S_size

// TRC_MMI_AM_SEARCH_SHORTCUT_APPS_E
#define TRC_MMI_AM_SEARCH_SHORTCUT_APPS_E_size ""
#define TRC_MMI_AM_SEARCH_SHORTCUT_APPS_E TRC_MMI_AM_SEARCH_SHORTCUT_APPS_E__enum,TRC_MMI_AM_SEARCH_SHORTCUT_APPS_E_size

// TRC_MMI_AM_SEARCH_APPSTORE_S
#define TRC_MMI_AM_SEARCH_APPSTORE_S_size ""
#define TRC_MMI_AM_SEARCH_APPSTORE_S TRC_MMI_AM_SEARCH_APPSTORE_S__enum,TRC_MMI_AM_SEARCH_APPSTORE_S_size

// TRC_MMI_AM_SEARCH_APPSTORE_E1
#define TRC_MMI_AM_SEARCH_APPSTORE_E1_size ""
#define TRC_MMI_AM_SEARCH_APPSTORE_E1 TRC_MMI_AM_SEARCH_APPSTORE_E1__enum,TRC_MMI_AM_SEARCH_APPSTORE_E1_size

// TRC_MMI_AM_SEARCH_APPSTORE_E2
#define TRC_MMI_AM_SEARCH_APPSTORE_E2_size ""
#define TRC_MMI_AM_SEARCH_APPSTORE_E2 TRC_MMI_AM_SEARCH_APPSTORE_E2__enum,TRC_MMI_AM_SEARCH_APPSTORE_E2_size

// TRC_MMI_AM_SEARCH_APPSTORE_E3
#define TRC_MMI_AM_SEARCH_APPSTORE_E3_size ""
#define TRC_MMI_AM_SEARCH_APPSTORE_E3 TRC_MMI_AM_SEARCH_APPSTORE_E3__enum,TRC_MMI_AM_SEARCH_APPSTORE_E3_size

// TRC_MMI_AM_SEARCH_APPSTORE_IN_ROM
#define TRC_MMI_AM_SEARCH_APPSTORE_IN_ROM_size ""
#define TRC_MMI_AM_SEARCH_APPSTORE_IN_ROM TRC_MMI_AM_SEARCH_APPSTORE_IN_ROM__enum,TRC_MMI_AM_SEARCH_APPSTORE_IN_ROM_size

// TRC_MMI_AM_SEARCH_ROM_APPS_S
#define TRC_MMI_AM_SEARCH_ROM_APPS_S_size ""
#define TRC_MMI_AM_SEARCH_ROM_APPS_S TRC_MMI_AM_SEARCH_ROM_APPS_S__enum,TRC_MMI_AM_SEARCH_ROM_APPS_S_size

// TRC_MMI_AM_SEARCH_ROM_APPS_E
#define TRC_MMI_AM_SEARCH_ROM_APPS_E_size ""
#define TRC_MMI_AM_SEARCH_ROM_APPS_E TRC_MMI_AM_SEARCH_ROM_APPS_E__enum,TRC_MMI_AM_SEARCH_ROM_APPS_E_size

// TRC_MMI_AM_ADD_VXP_FILE_LIST_POSTION
#define TRC_MMI_AM_ADD_VXP_FILE_LIST_POSTION_size "d"
#define TRC_MMI_AM_ADD_VXP_FILE_LIST_POSTION TRC_MMI_AM_ADD_VXP_FILE_LIST_POSTION__enum,TRC_MMI_AM_ADD_VXP_FILE_LIST_POSTION_size

// TRC_MMI_AM_CHECK_DL_BY_AS_S
#define TRC_MMI_AM_CHECK_DL_BY_AS_S_size "d"
#define TRC_MMI_AM_CHECK_DL_BY_AS_S TRC_MMI_AM_CHECK_DL_BY_AS_S__enum,TRC_MMI_AM_CHECK_DL_BY_AS_S_size

// TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_1
#define TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_1_size ""
#define TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_1 TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_1__enum,TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_1_size

// TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_2
#define TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_2_size ""
#define TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_2 TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_2__enum,TRC_MMI_AM_CHECK_DL_BY_AS_PLUG_IN_2_size

// TRC_MMI_AM_CHECK_DL_BY_AS_LIST_NUM
#define TRC_MMI_AM_CHECK_DL_BY_AS_LIST_NUM_size "d"
#define TRC_MMI_AM_CHECK_DL_BY_AS_LIST_NUM TRC_MMI_AM_CHECK_DL_BY_AS_LIST_NUM__enum,TRC_MMI_AM_CHECK_DL_BY_AS_LIST_NUM_size

// TRC_MMI_AM_CHECK_DL_BY_AS_E1
#define TRC_MMI_AM_CHECK_DL_BY_AS_E1_size ""
#define TRC_MMI_AM_CHECK_DL_BY_AS_E1 TRC_MMI_AM_CHECK_DL_BY_AS_E1__enum,TRC_MMI_AM_CHECK_DL_BY_AS_E1_size

// TRC_MMI_AM_CHECK_DL_BY_AS_E2
#define TRC_MMI_AM_CHECK_DL_BY_AS_E2_size ""
#define TRC_MMI_AM_CHECK_DL_BY_AS_E2 TRC_MMI_AM_CHECK_DL_BY_AS_E2__enum,TRC_MMI_AM_CHECK_DL_BY_AS_E2_size

// TRC_MMI_AM_IS_USING_MEDIA_MEMORY
#define TRC_MMI_AM_IS_USING_MEDIA_MEMORY_size "d"
#define TRC_MMI_AM_IS_USING_MEDIA_MEMORY TRC_MMI_AM_IS_USING_MEDIA_MEMORY__enum,TRC_MMI_AM_IS_USING_MEDIA_MEMORY_size

// TRC_MMI_AM_APP_LAUNCH_RESULT
#define TRC_MMI_AM_APP_LAUNCH_RESULT_size "d"
#define TRC_MMI_AM_APP_LAUNCH_RESULT TRC_MMI_AM_APP_LAUNCH_RESULT__enum,TRC_MMI_AM_APP_LAUNCH_RESULT_size

// TRC_MMI_AM_LA_LEAVE_SCREEN
#define TRC_MMI_AM_LA_LEAVE_SCREEN_size "d"
#define TRC_MMI_AM_LA_LEAVE_SCREEN TRC_MMI_AM_LA_LEAVE_SCREEN__enum,TRC_MMI_AM_LA_LEAVE_SCREEN_size

// TRC_MMI_AM_DLA_S
#define TRC_MMI_AM_DLA_S_size "d"
#define TRC_MMI_AM_DLA_S TRC_MMI_AM_DLA_S__enum,TRC_MMI_AM_DLA_S_size

// TRC_MMI_AM_DLA_E
#define TRC_MMI_AM_DLA_E_size "d"
#define TRC_MMI_AM_DLA_E TRC_MMI_AM_DLA_E__enum,TRC_MMI_AM_DLA_E_size

// TRC_MMI_AM_DLA_E1
#define TRC_MMI_AM_DLA_E1_size "d"
#define TRC_MMI_AM_DLA_E1 TRC_MMI_AM_DLA_E1__enum,TRC_MMI_AM_DLA_E1_size

// TRC_MMI_AM_DLA_E2
#define TRC_MMI_AM_DLA_E2_size "d"
#define TRC_MMI_AM_DLA_E2 TRC_MMI_AM_DLA_E2__enum,TRC_MMI_AM_DLA_E2_size

// TRC_MMI_AM_DLA_E3
#define TRC_MMI_AM_DLA_E3_size "d"
#define TRC_MMI_AM_DLA_E3 TRC_MMI_AM_DLA_E3__enum,TRC_MMI_AM_DLA_E3_size

// TRC_MMI_AM_DLA_E4
#define TRC_MMI_AM_DLA_E4_size "d"
#define TRC_MMI_AM_DLA_E4 TRC_MMI_AM_DLA_E4__enum,TRC_MMI_AM_DLA_E4_size

// TRC_MMI_AM_DLA_FAILURE
#define TRC_MMI_AM_DLA_FAILURE_size "d"
#define TRC_MMI_AM_DLA_FAILURE TRC_MMI_AM_DLA_FAILURE__enum,TRC_MMI_AM_DLA_FAILURE_size

// TRC_MMI_AM_DLA_LOG
#define TRC_MMI_AM_DLA_LOG_size "ddddddd"
#define TRC_MMI_AM_DLA_LOG TRC_MMI_AM_DLA_LOG__enum,TRC_MMI_AM_DLA_LOG_size

// TRC_MMI_AM_PM_S
#define TRC_MMI_AM_PM_S_size "d"
#define TRC_MMI_AM_PM_S TRC_MMI_AM_PM_S__enum,TRC_MMI_AM_PM_S_size

// TRC_MMI_AM_PM_E
#define TRC_MMI_AM_PM_E_size "d"
#define TRC_MMI_AM_PM_E TRC_MMI_AM_PM_E__enum,TRC_MMI_AM_PM_E_size

// TRC_MMI_AM_PM_E1
#define TRC_MMI_AM_PM_E1_size "d"
#define TRC_MMI_AM_PM_E1 TRC_MMI_AM_PM_E1__enum,TRC_MMI_AM_PM_E1_size

// TRC_MMI_AM_PM_E2
#define TRC_MMI_AM_PM_E2_size "d"
#define TRC_MMI_AM_PM_E2 TRC_MMI_AM_PM_E2__enum,TRC_MMI_AM_PM_E2_size

// TRC_MMI_AM_PM_E3
#define TRC_MMI_AM_PM_E3_size "d"
#define TRC_MMI_AM_PM_E3 TRC_MMI_AM_PM_E3__enum,TRC_MMI_AM_PM_E3_size

// TRC_MMI_AM_PM_FAILURE
#define TRC_MMI_AM_PM_FAILURE_size "d"
#define TRC_MMI_AM_PM_FAILURE TRC_MMI_AM_PM_FAILURE__enum,TRC_MMI_AM_PM_FAILURE_size

// TRC_MMI_AM_PM_LOG
#define TRC_MMI_AM_PM_LOG_size "ddd"
#define TRC_MMI_AM_PM_LOG TRC_MMI_AM_PM_LOG__enum,TRC_MMI_AM_PM_LOG_size

// TRC_MMI_AM_PM_LOG_STR
#define TRC_MMI_AM_PM_LOG_STR_size "ds"
#define TRC_MMI_AM_PM_LOG_STR TRC_MMI_AM_PM_LOG_STR__enum,TRC_MMI_AM_PM_LOG_STR_size

// TRC_MRE_SERVICE_TEST
#define TRC_MRE_SERVICE_TEST_size ""
#define TRC_MRE_SERVICE_TEST TRC_MRE_SERVICE_TEST__enum,TRC_MRE_SERVICE_TEST_size

// TRC_MRE_LOAD_CORE_FAIL
#define TRC_MRE_LOAD_CORE_FAIL_size "d"
#define TRC_MRE_LOAD_CORE_FAIL TRC_MRE_LOAD_CORE_FAIL__enum,TRC_MRE_LOAD_CORE_FAIL_size

// TRC_MRE_LAUNCH_APP_CALLBACK_RESULT
#define TRC_MRE_LAUNCH_APP_CALLBACK_RESULT_size "d"
#define TRC_MRE_LAUNCH_APP_CALLBACK_RESULT TRC_MRE_LAUNCH_APP_CALLBACK_RESULT__enum,TRC_MRE_LAUNCH_APP_CALLBACK_RESULT_size

// TRC_MRE_LAUNCH_APP_IS_BG_RUNNING
#define TRC_MRE_LAUNCH_APP_IS_BG_RUNNING_size ""
#define TRC_MRE_LAUNCH_APP_IS_BG_RUNNING TRC_MRE_LAUNCH_APP_IS_BG_RUNNING__enum,TRC_MRE_LAUNCH_APP_IS_BG_RUNNING_size

// TRC_MRE_LAUNCH_APP_RESULT_2
#define TRC_MRE_LAUNCH_APP_RESULT_2_size "d"
#define TRC_MRE_LAUNCH_APP_RESULT_2 TRC_MRE_LAUNCH_APP_RESULT_2__enum,TRC_MRE_LAUNCH_APP_RESULT_2_size

// TRC_MRE_LAUNCH_APP_SET_FG_RUN_RESULT
#define TRC_MRE_LAUNCH_APP_SET_FG_RUN_RESULT_size "d"
#define TRC_MRE_LAUNCH_APP_SET_FG_RUN_RESULT TRC_MRE_LAUNCH_APP_SET_FG_RUN_RESULT__enum,TRC_MRE_LAUNCH_APP_SET_FG_RUN_RESULT_size

// TRC_MRE_LAUNCH_APP_RESULT
#define TRC_MRE_LAUNCH_APP_RESULT_size "d"
#define TRC_MRE_LAUNCH_APP_RESULT TRC_MRE_LAUNCH_APP_RESULT__enum,TRC_MRE_LAUNCH_APP_RESULT_size

// TRC_MRE_SERVICE_IS_APP_BG_RUNNING
#define TRC_MRE_SERVICE_IS_APP_BG_RUNNING_size "d"
#define TRC_MRE_SERVICE_IS_APP_BG_RUNNING TRC_MRE_SERVICE_IS_APP_BG_RUNNING__enum,TRC_MRE_SERVICE_IS_APP_BG_RUNNING_size

// TRC_MRE_SERVICE_DL_INIT
#define TRC_MRE_SERVICE_DL_INIT_size "d"
#define TRC_MRE_SERVICE_DL_INIT TRC_MRE_SERVICE_DL_INIT__enum,TRC_MRE_SERVICE_DL_INIT_size

// TRC_MRE_SERVICE_DL_DEINIT
#define TRC_MRE_SERVICE_DL_DEINIT_size "d"
#define TRC_MRE_SERVICE_DL_DEINIT TRC_MRE_SERVICE_DL_DEINIT__enum,TRC_MRE_SERVICE_DL_DEINIT_size

// TRC_MRE_SERVICE_DL_START
#define TRC_MRE_SERVICE_DL_START_size "dddd"
#define TRC_MRE_SERVICE_DL_START TRC_MRE_SERVICE_DL_START__enum,TRC_MRE_SERVICE_DL_START_size

// TRC_MRE_SERVICE_DL_STOP
#define TRC_MRE_SERVICE_DL_STOP_size "dd"
#define TRC_MRE_SERVICE_DL_STOP TRC_MRE_SERVICE_DL_STOP__enum,TRC_MRE_SERVICE_DL_STOP_size

// TRC_MRE_SERVICE_DL_CANCEL
#define TRC_MRE_SERVICE_DL_CANCEL_size "dd"
#define TRC_MRE_SERVICE_DL_CANCEL TRC_MRE_SERVICE_DL_CANCEL__enum,TRC_MRE_SERVICE_DL_CANCEL_size

// TRC_MRE_SERVICE_DL_CALLBACK
#define TRC_MRE_SERVICE_DL_CALLBACK_size "dddddd"
#define TRC_MRE_SERVICE_DL_CALLBACK TRC_MRE_SERVICE_DL_CALLBACK__enum,TRC_MRE_SERVICE_DL_CALLBACK_size

// TRC_MRE_SERVICE_DL_TRACELINE
#define TRC_MRE_SERVICE_DL_TRACELINE_size "d"
#define TRC_MRE_SERVICE_DL_TRACELINE TRC_MRE_SERVICE_DL_TRACELINE__enum,TRC_MRE_SERVICE_DL_TRACELINE_size

// TRC_MRE_DLTM_INIT
#define TRC_MRE_DLTM_INIT_size "d"
#define TRC_MRE_DLTM_INIT TRC_MRE_DLTM_INIT__enum,TRC_MRE_DLTM_INIT_size

// TRC_MRE_DLTM_FORCE_DEINIT
#define TRC_MRE_DLTM_FORCE_DEINIT_size "d"
#define TRC_MRE_DLTM_FORCE_DEINIT TRC_MRE_DLTM_FORCE_DEINIT__enum,TRC_MRE_DLTM_FORCE_DEINIT_size

// TRC_MRE_DLTM_AUTO_DEINIT
#define TRC_MRE_DLTM_AUTO_DEINIT_size "d"
#define TRC_MRE_DLTM_AUTO_DEINIT TRC_MRE_DLTM_AUTO_DEINIT__enum,TRC_MRE_DLTM_AUTO_DEINIT_size

// TRC_MRE_DLTM_DEINIT
#define TRC_MRE_DLTM_DEINIT_size "d"
#define TRC_MRE_DLTM_DEINIT TRC_MRE_DLTM_DEINIT__enum,TRC_MRE_DLTM_DEINIT_size

// TRC_MRE_DLTM_ADD
#define TRC_MRE_DLTM_ADD_size "ddd"
#define TRC_MRE_DLTM_ADD TRC_MRE_DLTM_ADD__enum,TRC_MRE_DLTM_ADD_size

// TRC_MRE_DLTM_START
#define TRC_MRE_DLTM_START_size "dd"
#define TRC_MRE_DLTM_START TRC_MRE_DLTM_START__enum,TRC_MRE_DLTM_START_size

// TRC_MRE_DLTM_PAUSE
#define TRC_MRE_DLTM_PAUSE_size "dd"
#define TRC_MRE_DLTM_PAUSE TRC_MRE_DLTM_PAUSE__enum,TRC_MRE_DLTM_PAUSE_size

// TRC_MRE_DLTM_REMOVE
#define TRC_MRE_DLTM_REMOVE_size "dd"
#define TRC_MRE_DLTM_REMOVE TRC_MRE_DLTM_REMOVE__enum,TRC_MRE_DLTM_REMOVE_size

// TRC_MRE_DLTM_QUEUE
#define TRC_MRE_DLTM_QUEUE_size "dd"
#define TRC_MRE_DLTM_QUEUE TRC_MRE_DLTM_QUEUE__enum,TRC_MRE_DLTM_QUEUE_size

// TRC_MRE_DLTM_START_NEXT
#define TRC_MRE_DLTM_START_NEXT_size "d"
#define TRC_MRE_DLTM_START_NEXT TRC_MRE_DLTM_START_NEXT__enum,TRC_MRE_DLTM_START_NEXT_size

// TRC_MRE_DLTM_CALLBACK
#define TRC_MRE_DLTM_CALLBACK_size "ddd"
#define TRC_MRE_DLTM_CALLBACK TRC_MRE_DLTM_CALLBACK__enum,TRC_MRE_DLTM_CALLBACK_size

// TRC_MRE_DLTM_NODE_CHANGE_NOTIFY
#define TRC_MRE_DLTM_NODE_CHANGE_NOTIFY_size "dd"
#define TRC_MRE_DLTM_NODE_CHANGE_NOTIFY TRC_MRE_DLTM_NODE_CHANGE_NOTIFY__enum,TRC_MRE_DLTM_NODE_CHANGE_NOTIFY_size

// TRC_MRE_DLTM_LIST_TO_BUF
#define TRC_MRE_DLTM_LIST_TO_BUF_size "dd"
#define TRC_MRE_DLTM_LIST_TO_BUF TRC_MRE_DLTM_LIST_TO_BUF__enum,TRC_MRE_DLTM_LIST_TO_BUF_size

// TRC_MRE_DLTM_BUF_TO_LIST
#define TRC_MRE_DLTM_BUF_TO_LIST_size "ddd"
#define TRC_MRE_DLTM_BUF_TO_LIST TRC_MRE_DLTM_BUF_TO_LIST__enum,TRC_MRE_DLTM_BUF_TO_LIST_size

// TRC_MRE_DLTM_SAVE
#define TRC_MRE_DLTM_SAVE_size "d"
#define TRC_MRE_DLTM_SAVE TRC_MRE_DLTM_SAVE__enum,TRC_MRE_DLTM_SAVE_size

// TRC_MRE_DLTM_LOAD
#define TRC_MRE_DLTM_LOAD_size "d"
#define TRC_MRE_DLTM_LOAD TRC_MRE_DLTM_LOAD__enum,TRC_MRE_DLTM_LOAD_size

// TRC_MRE_DLTM_GET_NEXT
#define TRC_MRE_DLTM_GET_NEXT_size "d"
#define TRC_MRE_DLTM_GET_NEXT TRC_MRE_DLTM_GET_NEXT__enum,TRC_MRE_DLTM_GET_NEXT_size

// TRC_MRE_DLTM_SHOW_NODE
#define TRC_MRE_DLTM_SHOW_NODE_size "dddddd"
#define TRC_MRE_DLTM_SHOW_NODE TRC_MRE_DLTM_SHOW_NODE__enum,TRC_MRE_DLTM_SHOW_NODE_size

// TRC_MRE_DLTM_MOVE_TO_LAST
#define TRC_MRE_DLTM_MOVE_TO_LAST_size "dd"
#define TRC_MRE_DLTM_MOVE_TO_LAST TRC_MRE_DLTM_MOVE_TO_LAST__enum,TRC_MRE_DLTM_MOVE_TO_LAST_size

// TRC_MRE_DLTM_TRACELINE
#define TRC_MRE_DLTM_TRACELINE_size "d"
#define TRC_MRE_DLTM_TRACELINE TRC_MRE_DLTM_TRACELINE__enum,TRC_MRE_DLTM_TRACELINE_size

// TRC_MRE_APPMGR_INIT
#define TRC_MRE_APPMGR_INIT_size "d"
#define TRC_MRE_APPMGR_INIT TRC_MRE_APPMGR_INIT__enum,TRC_MRE_APPMGR_INIT_size

// TRC_MRE_APPMGR_DL_START_CB
#define TRC_MRE_APPMGR_DL_START_CB_size "ddddd"
#define TRC_MRE_APPMGR_DL_START_CB TRC_MRE_APPMGR_DL_START_CB__enum,TRC_MRE_APPMGR_DL_START_CB_size

// TRC_MRE_APPMGR_DL_START_CB_INSTALL
#define TRC_MRE_APPMGR_DL_START_CB_INSTALL_size "d"
#define TRC_MRE_APPMGR_DL_START_CB_INSTALL TRC_MRE_APPMGR_DL_START_CB_INSTALL__enum,TRC_MRE_APPMGR_DL_START_CB_INSTALL_size

// TRC_MRE_APPMGR_DL_START
#define TRC_MRE_APPMGR_DL_START_size "d"
#define TRC_MRE_APPMGR_DL_START TRC_MRE_APPMGR_DL_START__enum,TRC_MRE_APPMGR_DL_START_size

// TRC_MRE_APPMGR_DL_STOP
#define TRC_MRE_APPMGR_DL_STOP_size "d"
#define TRC_MRE_APPMGR_DL_STOP TRC_MRE_APPMGR_DL_STOP__enum,TRC_MRE_APPMGR_DL_STOP_size

// TRC_MRE_APPMGR_DL_CANCEL
#define TRC_MRE_APPMGR_DL_CANCEL_size "d"
#define TRC_MRE_APPMGR_DL_CANCEL TRC_MRE_APPMGR_DL_CANCEL__enum,TRC_MRE_APPMGR_DL_CANCEL_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_S
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_S_size "ddd"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_S MMI_MRE_TRC_G2_APPMGR_INSTALL_S__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_S_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_NUM
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_NUM_size "dd"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_NUM MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_NUM__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_NUM_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_E1
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E1_size "d"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E1 MMI_MRE_TRC_G2_APPMGR_INSTALL_E1__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_E1_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_E2
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E2_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E2 MMI_MRE_TRC_G2_APPMGR_INSTALL_E2__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_E2_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_ID
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_ID_size "dd"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_ID MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_ID__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_ID_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_E3
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E3_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E3 MMI_MRE_TRC_G2_APPMGR_INSTALL_E3__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_E3_size

// MMI_MRE_TRC_G2_APPMGR_GEN_IDENTIFICATION
#define MMI_MRE_TRC_G2_APPMGR_GEN_IDENTIFICATION_size ""
#define MMI_MRE_TRC_G2_APPMGR_GEN_IDENTIFICATION MMI_MRE_TRC_G2_APPMGR_GEN_IDENTIFICATION__enum,MMI_MRE_TRC_G2_APPMGR_GEN_IDENTIFICATION_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_GET_IMAGE
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_GET_IMAGE_size "dd"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_GET_IMAGE MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_GET_IMAGE__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_APP_GET_IMAGE_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_E4
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E4_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E4 MMI_MRE_TRC_G2_APPMGR_INSTALL_E4__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_E4_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_RET
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_RET_size "dd"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_RET MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_RET__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_RET_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_FAIL
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_FAIL_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_FAIL MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_INFO_FAIL
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_INFO_FAIL_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_INFO_FAIL MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_INFO_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_INFO_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_SC_APP_SAVE_INFO_FAIL
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SC_APP_SAVE_INFO_FAIL_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SC_APP_SAVE_INFO_FAIL MMI_MRE_TRC_G2_APPMGR_INSTALL_SC_APP_SAVE_INFO_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_SC_APP_SAVE_INFO_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_SUC
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SUC_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SUC MMI_MRE_TRC_G2_APPMGR_INSTALL_SUC__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_SUC_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_E5
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E5_size "d"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_E5 MMI_MRE_TRC_G2_APPMGR_INSTALL_E5__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_E5_size

// MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_S
#define MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_S_size "ddd"
#define MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_S MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_S__enum,MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_S_size

// MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_E
#define MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_E_size "d"
#define MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_E MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_E__enum,MMI_MRE_TRC_G2_APPMGR_GET_APP_LIST_E_size

// TRC_MRE_APPMGR_CHECK_UPDATE_CB
#define TRC_MRE_APPMGR_CHECK_UPDATE_CB_size "dddd"
#define TRC_MRE_APPMGR_CHECK_UPDATE_CB TRC_MRE_APPMGR_CHECK_UPDATE_CB__enum,TRC_MRE_APPMGR_CHECK_UPDATE_CB_size

// TRC_MRE_APPMGR_CHECK_UPDATE
#define TRC_MRE_APPMGR_CHECK_UPDATE_size "dd"
#define TRC_MRE_APPMGR_CHECK_UPDATE TRC_MRE_APPMGR_CHECK_UPDATE__enum,TRC_MRE_APPMGR_CHECK_UPDATE_size

// TRC_MRE_APPMGR_CHECK_UPDATE_CANCEL
#define TRC_MRE_APPMGR_CHECK_UPDATE_CANCEL_size ""
#define TRC_MRE_APPMGR_CHECK_UPDATE_CANCEL TRC_MRE_APPMGR_CHECK_UPDATE_CANCEL__enum,TRC_MRE_APPMGR_CHECK_UPDATE_CANCEL_size

// TRC_MRE_APPMGR_UPDATE
#define TRC_MRE_APPMGR_UPDATE_size "ddd"
#define TRC_MRE_APPMGR_UPDATE TRC_MRE_APPMGR_UPDATE__enum,TRC_MRE_APPMGR_UPDATE_size

// TRC_MRE_APPMGR_DL_GET_APP_INFO_CB
#define TRC_MRE_APPMGR_DL_GET_APP_INFO_CB_size "dddd"
#define TRC_MRE_APPMGR_DL_GET_APP_INFO_CB TRC_MRE_APPMGR_DL_GET_APP_INFO_CB__enum,TRC_MRE_APPMGR_DL_GET_APP_INFO_CB_size

// TRC_MRE_APPMGR_DL_GET_APP_INFO
#define TRC_MRE_APPMGR_DL_GET_APP_INFO_size "dd"
#define TRC_MRE_APPMGR_DL_GET_APP_INFO TRC_MRE_APPMGR_DL_GET_APP_INFO__enum,TRC_MRE_APPMGR_DL_GET_APP_INFO_size

// TRC_MRE_APPMGR_DL_GET_APP_INFO_CANCEL
#define TRC_MRE_APPMGR_DL_GET_APP_INFO_CANCEL_size ""
#define TRC_MRE_APPMGR_DL_GET_APP_INFO_CANCEL TRC_MRE_APPMGR_DL_GET_APP_INFO_CANCEL__enum,TRC_MRE_APPMGR_DL_GET_APP_INFO_CANCEL_size

// MMI_MRE_APPMGR_IS_BG_DOWNLOADING
#define MMI_MRE_APPMGR_IS_BG_DOWNLOADING_size "dd"
#define MMI_MRE_APPMGR_IS_BG_DOWNLOADING MMI_MRE_APPMGR_IS_BG_DOWNLOADING__enum,MMI_MRE_APPMGR_IS_BG_DOWNLOADING_size

// MMI_MRE_APPMGR_IS_BG_DOWNLOADING_BY_PATH
#define MMI_MRE_APPMGR_IS_BG_DOWNLOADING_BY_PATH_size "dd"
#define MMI_MRE_APPMGR_IS_BG_DOWNLOADING_BY_PATH MMI_MRE_APPMGR_IS_BG_DOWNLOADING_BY_PATH__enum,MMI_MRE_APPMGR_IS_BG_DOWNLOADING_BY_PATH_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_IMG_INFO
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_IMG_INFO_size "dd"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_IMG_INFO MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_IMG_INFO__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_GET_IMG_INFO_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_INFO
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_INFO_size "dd"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_INFO MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_INFO__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_IMG_INFO_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_SUCC
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_SUCC_size "d"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_SUCC MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_SUCC__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_SUCC_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_FAIL
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_FAIL_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_FAIL MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_SAVE_APP_ICON_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_IMG_INFO
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_IMG_INFO_size "dd"
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_IMG_INFO MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_IMG_INFO__enum,MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_IMG_INFO_size

// MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_SUCC
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_SUCC_size "d"
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_SUCC MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_SUCC__enum,MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_SUCC_size

// MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_FAIL
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_FAIL_size ""
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_FAIL MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_UPDATE_SAVE_APP_ICON_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_FOR_PLUTO
#define MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_FOR_PLUTO_size ""
#define MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_FOR_PLUTO MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_FOR_PLUTO__enum,MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_FOR_PLUTO_size

// MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_IMG_RESIZE_INFO
#define MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_IMG_RESIZE_INFO_size "dddd"
#define MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_IMG_RESIZE_INFO MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_IMG_RESIZE_INFO__enum,MMI_MRE_TRC_G2_APPMGR_SAVE_APP_ICON_IMG_RESIZE_INFO_size

// MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_IMG_MEM_FROM_ASM_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_IMG_MEM_FROM_ASM_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_IMG_MEM_FROM_ASM_FAIL MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_IMG_MEM_FROM_ASM_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_IMG_MEM_FROM_ASM_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_MEM_FROM_CORE_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_MEM_FROM_CORE_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_MEM_FROM_CORE_FAIL MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_MEM_FROM_CORE_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_RESIZED_MEM_FROM_CORE_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_CORE_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_CORE_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_CORE_FAIL MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_CORE_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_CORE_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_ASM_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_ASM_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_ASM_FAIL MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_ASM_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAI_ALLOC_IMG_MEM_FROM_ASM_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAI_SAVE_IMG
#define MMI_MRE_TRC_G2_APPMGR_SAI_SAVE_IMG_size ""
#define MMI_MRE_TRC_G2_APPMGR_SAI_SAVE_IMG MMI_MRE_TRC_G2_APPMGR_SAI_SAVE_IMG__enum,MMI_MRE_TRC_G2_APPMGR_SAI_SAVE_IMG_size

// MMI_MRE_TRC_G2_APPMGR_SAITPE_CREATE_IMG_LAYER_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPE_CREATE_IMG_LAYER_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPE_CREATE_IMG_LAYER_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPE_CREATE_IMG_LAYER_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPE_CREATE_IMG_LAYER_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAITPF_INFO
#define MMI_MRE_TRC_G2_APPMGR_SAITPF_INFO_size "ddddd"
#define MMI_MRE_TRC_G2_APPMGR_SAITPF_INFO MMI_MRE_TRC_G2_APPMGR_SAITPF_INFO__enum,MMI_MRE_TRC_G2_APPMGR_SAITPF_INFO_size

// MMI_MRE_TRC_G2_APPMGR_SAITPF_DRAW_IMG_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPF_DRAW_IMG_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPF_DRAW_IMG_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPF_DRAW_IMG_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPF_DRAW_IMG_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAITPF_BMP_ENCODE_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPF_BMP_ENCODE_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPF_BMP_ENCODE_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPF_BMP_ENCODE_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPF_BMP_ENCODE_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAITPFBR_INFO
#define MMI_MRE_TRC_G2_APPMGR_SAITPFBR_INFO_size "dddddd"
#define MMI_MRE_TRC_G2_APPMGR_SAITPFBR_INFO MMI_MRE_TRC_G2_APPMGR_SAITPFBR_INFO__enum,MMI_MRE_TRC_G2_APPMGR_SAITPFBR_INFO_size

// MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_IMG_LAYER_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_IMG_LAYER_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_IMG_LAYER_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_IMG_LAYER_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_IMG_LAYER_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAITPFBR_DRAW_IMG_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPFBR_DRAW_IMG_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPFBR_DRAW_IMG_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPFBR_DRAW_IMG_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPFBR_DRAW_IMG_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAITPFBR_BMP_ENCODE_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPFBR_BMP_ENCODE_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPFBR_BMP_ENCODE_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPFBR_BMP_ENCODE_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPFBR_BMP_ENCODE_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_RESIZED_IMG_LAYER_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_RESIZED_IMG_LAYER_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_RESIZED_IMG_LAYER_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_RESIZED_IMG_LAYER_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPEBR_CREATE_RESIZED_IMG_LAYER_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_SAITPEBR_BITBLT_RESIZER_FAIL
#define MMI_MRE_TRC_G2_APPMGR_SAITPEBR_BITBLT_RESIZER_FAIL_size "d"
#define MMI_MRE_TRC_G2_APPMGR_SAITPEBR_BITBLT_RESIZER_FAIL MMI_MRE_TRC_G2_APPMGR_SAITPEBR_BITBLT_RESIZER_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_SAITPEBR_BITBLT_RESIZER_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_FREE_IMG_FAIL
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_FREE_IMG_FAIL_size ""
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_FREE_IMG_FAIL MMI_MRE_TRC_G2_APPMGR_INSTALL_FREE_IMG_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_FREE_IMG_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_UPDATE_FREE_IMG_FAIL
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_FREE_IMG_FAIL_size ""
#define MMI_MRE_TRC_G2_APPMGR_UPDATE_FREE_IMG_FAIL MMI_MRE_TRC_G2_APPMGR_UPDATE_FREE_IMG_FAIL__enum,MMI_MRE_TRC_G2_APPMGR_UPDATE_FREE_IMG_FAIL_size

// MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_SHORTCUT
#define MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_SHORTCUT_size "d"
#define MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_SHORTCUT MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_SHORTCUT__enum,MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_SHORTCUT_size

// MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_MAX_SHORTCUT
#define MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_MAX_SHORTCUT_size "d"
#define MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_MAX_SHORTCUT MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_MAX_SHORTCUT__enum,MMI_MRE_TRC_G2_APPMGR_PREINSTALL_APP_MAX_SHORTCUT_size

// MMI_MRE_TRC_G2_APPMGR_INSTALL_MAX_NUM
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_MAX_NUM_size "d"
#define MMI_MRE_TRC_G2_APPMGR_INSTALL_MAX_NUM MMI_MRE_TRC_G2_APPMGR_INSTALL_MAX_NUM__enum,MMI_MRE_TRC_G2_APPMGR_INSTALL_MAX_NUM_size

// TRC_MRE_CHSET_CONVERT_S
#define TRC_MRE_CHSET_CONVERT_S_size "ddddd"
#define TRC_MRE_CHSET_CONVERT_S TRC_MRE_CHSET_CONVERT_S__enum,TRC_MRE_CHSET_CONVERT_S_size

// TRC_MRE_IME_INPUT
#define TRC_MRE_IME_INPUT_size "d"
#define TRC_MRE_IME_INPUT TRC_MRE_IME_INPUT__enum,TRC_MRE_IME_INPUT_size

// TRC_MRE_IME_INPUT2
#define TRC_MRE_IME_INPUT2_size "ddd"
#define TRC_MRE_IME_INPUT2 TRC_MRE_IME_INPUT2__enum,TRC_MRE_IME_INPUT2_size

// TRC_MRE_IME_INPUT3
#define TRC_MRE_IME_INPUT3_size "dddd"
#define TRC_MRE_IME_INPUT3 TRC_MRE_IME_INPUT3__enum,TRC_MRE_IME_INPUT3_size

// TRC_MRE_IME_SHOW_SCREEN_S
#define TRC_MRE_IME_SHOW_SCREEN_S_size "d"
#define TRC_MRE_IME_SHOW_SCREEN_S TRC_MRE_IME_SHOW_SCREEN_S__enum,TRC_MRE_IME_SHOW_SCREEN_S_size

// TRC_MRE_IME_SHOW_SCREEN_CATEGORY
#define TRC_MRE_IME_SHOW_SCREEN_CATEGORY_size "dd"
#define TRC_MRE_IME_SHOW_SCREEN_CATEGORY TRC_MRE_IME_SHOW_SCREEN_CATEGORY__enum,TRC_MRE_IME_SHOW_SCREEN_CATEGORY_size

// TRC_MRE_IME_ERROR_NOT_IN_FG
#define TRC_MRE_IME_ERROR_NOT_IN_FG_size ""
#define TRC_MRE_IME_ERROR_NOT_IN_FG TRC_MRE_IME_ERROR_NOT_IN_FG__enum,TRC_MRE_IME_ERROR_NOT_IN_FG_size

// TRC_MRE_IME_ERROR_SAVE_FAILED
#define TRC_MRE_IME_ERROR_SAVE_FAILED_size ""
#define TRC_MRE_IME_ERROR_SAVE_FAILED TRC_MRE_IME_ERROR_SAVE_FAILED__enum,TRC_MRE_IME_ERROR_SAVE_FAILED_size

// TRC_MRE_IME_SELECT_OK_S
#define TRC_MRE_IME_SELECT_OK_S_size ""
#define TRC_MRE_IME_SELECT_OK_S TRC_MRE_IME_SELECT_OK_S__enum,TRC_MRE_IME_SELECT_OK_S_size

// TRC_MRE_IME_SELECT_CANCEL_S
#define TRC_MRE_IME_SELECT_CANCEL_S_size ""
#define TRC_MRE_IME_SELECT_CANCEL_S TRC_MRE_IME_SELECT_CANCEL_S__enum,TRC_MRE_IME_SELECT_CANCEL_S_size

// TRC_MRE_IME_SWITCH_POWER_SAVE_MODE
#define TRC_MRE_IME_SWITCH_POWER_SAVE_MODE_size "d"
#define TRC_MRE_IME_SWITCH_POWER_SAVE_MODE TRC_MRE_IME_SWITCH_POWER_SAVE_MODE__enum,TRC_MRE_IME_SWITCH_POWER_SAVE_MODE_size

// TRC_MRE_RES_MAN_PRINT_RES_TABLE
#define TRC_MRE_RES_MAN_PRINT_RES_TABLE_size "dddd"
#define TRC_MRE_RES_MAN_PRINT_RES_TABLE TRC_MRE_RES_MAN_PRINT_RES_TABLE__enum,TRC_MRE_RES_MAN_PRINT_RES_TABLE_size

// TRC_MRE_RES_MAN_SAVE_DATA_PHANDLE_STATE_UNLOAD
#define TRC_MRE_RES_MAN_SAVE_DATA_PHANDLE_STATE_UNLOAD_size "dd"
#define TRC_MRE_RES_MAN_SAVE_DATA_PHANDLE_STATE_UNLOAD TRC_MRE_RES_MAN_SAVE_DATA_PHANDLE_STATE_UNLOAD__enum,TRC_MRE_RES_MAN_SAVE_DATA_PHANDLE_STATE_UNLOAD_size

// TRC_MRE_RES_MAN_HAVE_NOTIFY_ALL_MODULE
#define TRC_MRE_RES_MAN_HAVE_NOTIFY_ALL_MODULE_size ""
#define TRC_MRE_RES_MAN_HAVE_NOTIFY_ALL_MODULE TRC_MRE_RES_MAN_HAVE_NOTIFY_ALL_MODULE__enum,TRC_MRE_RES_MAN_HAVE_NOTIFY_ALL_MODULE_size

// TRC_MRE_CAMERA_FAIL_TO_REGISTER_MODULE
#define TRC_MRE_CAMERA_FAIL_TO_REGISTER_MODULE_size "d"
#define TRC_MRE_CAMERA_FAIL_TO_REGISTER_MODULE TRC_MRE_CAMERA_FAIL_TO_REGISTER_MODULE__enum,TRC_MRE_CAMERA_FAIL_TO_REGISTER_MODULE_size

// TRC_MRE_CAMERA_NOT_SUPPORT_PREVIEW_IN_MULTI_LAYER
#define TRC_MRE_CAMERA_NOT_SUPPORT_PREVIEW_IN_MULTI_LAYER_size ""
#define TRC_MRE_CAMERA_NOT_SUPPORT_PREVIEW_IN_MULTI_LAYER TRC_MRE_CAMERA_NOT_SUPPORT_PREVIEW_IN_MULTI_LAYER__enum,TRC_MRE_CAMERA_NOT_SUPPORT_PREVIEW_IN_MULTI_LAYER_size

// TRC_MRE_CAMERA_CREATE_PREVIEW_RES_FAIL
#define TRC_MRE_CAMERA_CREATE_PREVIEW_RES_FAIL_size ""
#define TRC_MRE_CAMERA_CREATE_PREVIEW_RES_FAIL TRC_MRE_CAMERA_CREATE_PREVIEW_RES_FAIL__enum,TRC_MRE_CAMERA_CREATE_PREVIEW_RES_FAIL_size

// TRC_MRE_CAMERA_START_PREVIEW_FAIL
#define TRC_MRE_CAMERA_START_PREVIEW_FAIL_size ""
#define TRC_MRE_CAMERA_START_PREVIEW_FAIL TRC_MRE_CAMERA_START_PREVIEW_FAIL__enum,TRC_MRE_CAMERA_START_PREVIEW_FAIL_size

// TRC_MRE_GPS_FAIL_TO_REGISTER_MODULE
#define TRC_MRE_GPS_FAIL_TO_REGISTER_MODULE_size "d"
#define TRC_MRE_GPS_FAIL_TO_REGISTER_MODULE TRC_MRE_GPS_FAIL_TO_REGISTER_MODULE__enum,TRC_MRE_GPS_FAIL_TO_REGISTER_MODULE_size

// TRC_MRE_GPS_RECV_UNKNOWN_EVT
#define TRC_MRE_GPS_RECV_UNKNOWN_EVT_size "d"
#define TRC_MRE_GPS_RECV_UNKNOWN_EVT TRC_MRE_GPS_RECV_UNKNOWN_EVT__enum,TRC_MRE_GPS_RECV_UNKNOWN_EVT_size

// TRC_MRE_GPS_NOTIFY_PROCESS_HANDLER
#define TRC_MRE_GPS_NOTIFY_PROCESS_HANDLER_size "dd"
#define TRC_MRE_GPS_NOTIFY_PROCESS_HANDLER TRC_MRE_GPS_NOTIFY_PROCESS_HANDLER__enum,TRC_MRE_GPS_NOTIFY_PROCESS_HANDLER_size

// TRC_MRE_GPS_OPEN
#define TRC_MRE_GPS_OPEN_size ""
#define TRC_MRE_GPS_OPEN TRC_MRE_GPS_OPEN__enum,TRC_MRE_GPS_OPEN_size

// TRC_MRE_GPS_OPEN_S_PORT
#define TRC_MRE_GPS_OPEN_S_PORT_size "d"
#define TRC_MRE_GPS_OPEN_S_PORT TRC_MRE_GPS_OPEN_S_PORT__enum,TRC_MRE_GPS_OPEN_S_PORT_size

// TRC_MRE_GPS_OPEN_CUR_PROCESS_ID
#define TRC_MRE_GPS_OPEN_CUR_PROCESS_ID_size "d"
#define TRC_MRE_GPS_OPEN_CUR_PROCESS_ID TRC_MRE_GPS_OPEN_CUR_PROCESS_ID__enum,TRC_MRE_GPS_OPEN_CUR_PROCESS_ID_size

// TRC_MRE_GPS_OPEN_S_HANDLE
#define TRC_MRE_GPS_OPEN_S_HANDLE_size "d"
#define TRC_MRE_GPS_OPEN_S_HANDLE TRC_MRE_GPS_OPEN_S_HANDLE__enum,TRC_MRE_GPS_OPEN_S_HANDLE_size

// TRC_MRE_GPS_OPEN_SUCCESS
#define TRC_MRE_GPS_OPEN_SUCCESS_size ""
#define TRC_MRE_GPS_OPEN_SUCCESS TRC_MRE_GPS_OPEN_SUCCESS__enum,TRC_MRE_GPS_OPEN_SUCCESS_size

// TRC_MRE_GPS_ALREADY_OPEN
#define TRC_MRE_GPS_ALREADY_OPEN_size ""
#define TRC_MRE_GPS_ALREADY_OPEN TRC_MRE_GPS_ALREADY_OPEN__enum,TRC_MRE_GPS_ALREADY_OPEN_size

// TRC_MRE_GPS_SAL_UART_OPEN
#define TRC_MRE_GPS_SAL_UART_OPEN_size ""
#define TRC_MRE_GPS_SAL_UART_OPEN TRC_MRE_GPS_SAL_UART_OPEN__enum,TRC_MRE_GPS_SAL_UART_OPEN_size

// TRC_MRE_GPS_SAL_UART_OPEN_MALLOC_FAIL
#define TRC_MRE_GPS_SAL_UART_OPEN_MALLOC_FAIL_size ""
#define TRC_MRE_GPS_SAL_UART_OPEN_MALLOC_FAIL TRC_MRE_GPS_SAL_UART_OPEN_MALLOC_FAIL__enum,TRC_MRE_GPS_SAL_UART_OPEN_MALLOC_FAIL_size

// TRC_MRE_GPS_SAL_UART_OPEN_UART_HANDLE
#define TRC_MRE_GPS_SAL_UART_OPEN_UART_HANDLE_size "d"
#define TRC_MRE_GPS_SAL_UART_OPEN_UART_HANDLE TRC_MRE_GPS_SAL_UART_OPEN_UART_HANDLE__enum,TRC_MRE_GPS_SAL_UART_OPEN_UART_HANDLE_size

// TRC_MRE_GPS_SAL_UART_OPEN_SUCCESS
#define TRC_MRE_GPS_SAL_UART_OPEN_SUCCESS_size ""
#define TRC_MRE_GPS_SAL_UART_OPEN_SUCCESS TRC_MRE_GPS_SAL_UART_OPEN_SUCCESS__enum,TRC_MRE_GPS_SAL_UART_OPEN_SUCCESS_size

// TRC_MRE_GPS_SAL_UART_OPEN_WRONG_HANDLE
#define TRC_MRE_GPS_SAL_UART_OPEN_WRONG_HANDLE_size ""
#define TRC_MRE_GPS_SAL_UART_OPEN_WRONG_HANDLE TRC_MRE_GPS_SAL_UART_OPEN_WRONG_HANDLE__enum,TRC_MRE_GPS_SAL_UART_OPEN_WRONG_HANDLE_size

// TRC_MRE_GPS_SAL_UART_OPEN_GPS_NOT_VALID
#define TRC_MRE_GPS_SAL_UART_OPEN_GPS_NOT_VALID_size ""
#define TRC_MRE_GPS_SAL_UART_OPEN_GPS_NOT_VALID TRC_MRE_GPS_SAL_UART_OPEN_GPS_NOT_VALID__enum,TRC_MRE_GPS_SAL_UART_OPEN_GPS_NOT_VALID_size

// TRC_MRE_GPS_SAL_UART_CLOSE_START
#define TRC_MRE_GPS_SAL_UART_CLOSE_START_size ""
#define TRC_MRE_GPS_SAL_UART_CLOSE_START TRC_MRE_GPS_SAL_UART_CLOSE_START__enum,TRC_MRE_GPS_SAL_UART_CLOSE_START_size

// TRC_MRE_GPS_SAL_UART_CLOSE_END
#define TRC_MRE_GPS_SAL_UART_CLOSE_END_size ""
#define TRC_MRE_GPS_SAL_UART_CLOSE_END TRC_MRE_GPS_SAL_UART_CLOSE_END__enum,TRC_MRE_GPS_SAL_UART_CLOSE_END_size

// TRC_MRE_SENSOR_SAL_REG_FAIL
#define TRC_MRE_SENSOR_SAL_REG_FAIL_size "s"
#define TRC_MRE_SENSOR_SAL_REG_FAIL TRC_MRE_SENSOR_SAL_REG_FAIL__enum,TRC_MRE_SENSOR_SAL_REG_FAIL_size

// TRC_MRE_SENSOR_STOP_FAIL
#define TRC_MRE_SENSOR_STOP_FAIL_size "sd"
#define TRC_MRE_SENSOR_STOP_FAIL TRC_MRE_SENSOR_STOP_FAIL__enum,TRC_MRE_SENSOR_STOP_FAIL_size

// TRC_MRE_SENSOR_RECV_UNKNOWN_EVT
#define TRC_MRE_SENSOR_RECV_UNKNOWN_EVT_size "d"
#define TRC_MRE_SENSOR_RECV_UNKNOWN_EVT TRC_MRE_SENSOR_RECV_UNKNOWN_EVT__enum,TRC_MRE_SENSOR_RECV_UNKNOWN_EVT_size

// TRC_MRE_SENSOR_REG_FAIL
#define TRC_MRE_SENSOR_REG_FAIL_size "d"
#define TRC_MRE_SENSOR_REG_FAIL TRC_MRE_SENSOR_REG_FAIL__enum,TRC_MRE_SENSOR_REG_FAIL_size

// TRC_MRE_SENSOR_SET_NUMERIC_OPTION_FAIL
#define TRC_MRE_SENSOR_SET_NUMERIC_OPTION_FAIL_size "sd"
#define TRC_MRE_SENSOR_SET_NUMERIC_OPTION_FAIL TRC_MRE_SENSOR_SET_NUMERIC_OPTION_FAIL__enum,TRC_MRE_SENSOR_SET_NUMERIC_OPTION_FAIL_size

// TRC_MRE_SENSOR_SET_STRING_OPTION_FAIL
#define TRC_MRE_SENSOR_SET_STRING_OPTION_FAIL_size "sd"
#define TRC_MRE_SENSOR_SET_STRING_OPTION_FAIL TRC_MRE_SENSOR_SET_STRING_OPTION_FAIL__enum,TRC_MRE_SENSOR_SET_STRING_OPTION_FAIL_size

// TRC_MRE_SENSOR_START_SENSOR_FAIL
#define TRC_MRE_SENSOR_START_SENSOR_FAIL_size "sd"
#define TRC_MRE_SENSOR_START_SENSOR_FAIL TRC_MRE_SENSOR_START_SENSOR_FAIL__enum,TRC_MRE_SENSOR_START_SENSOR_FAIL_size

// TRC_MRE_SENSOR_STOP_SENSOR_FAIL
#define TRC_MRE_SENSOR_STOP_SENSOR_FAIL_size "sd"
#define TRC_MRE_SENSOR_STOP_SENSOR_FAIL TRC_MRE_SENSOR_STOP_SENSOR_FAIL__enum,TRC_MRE_SENSOR_STOP_SENSOR_FAIL_size

// TRC_MRE_VIDEO_REG_FAIL
#define TRC_MRE_VIDEO_REG_FAIL_size "d"
#define TRC_MRE_VIDEO_REG_FAIL TRC_MRE_VIDEO_REG_FAIL__enum,TRC_MRE_VIDEO_REG_FAIL_size

// TRC_MRE_VIDEO_RECV_UNKNOWN_EVT
#define TRC_MRE_VIDEO_RECV_UNKNOWN_EVT_size "d"
#define TRC_MRE_VIDEO_RECV_UNKNOWN_EVT TRC_MRE_VIDEO_RECV_UNKNOWN_EVT__enum,TRC_MRE_VIDEO_RECV_UNKNOWN_EVT_size

// TRC_MRE_VIDEO_FINALIZE_PREPROCESS_RESUME_BG_PLAY
#define TRC_MRE_VIDEO_FINALIZE_PREPROCESS_RESUME_BG_PLAY_size ""
#define TRC_MRE_VIDEO_FINALIZE_PREPROCESS_RESUME_BG_PLAY TRC_MRE_VIDEO_FINALIZE_PREPROCESS_RESUME_BG_PLAY__enum,TRC_MRE_VIDEO_FINALIZE_PREPROCESS_RESUME_BG_PLAY_size

// TRC_MRE_VIDEO_INTERFACE_PREPROCESS_INFO
#define TRC_MRE_VIDEO_INTERFACE_PREPROCESS_INFO_size "ddd"
#define TRC_MRE_VIDEO_INTERFACE_PREPROCESS_INFO TRC_MRE_VIDEO_INTERFACE_PREPROCESS_INFO__enum,TRC_MRE_VIDEO_INTERFACE_PREPROCESS_INFO_size

// TRC_MRE_VIDEO_HANDLE_ALREADY_USED
#define TRC_MRE_VIDEO_HANDLE_ALREADY_USED_size ""
#define TRC_MRE_VIDEO_HANDLE_ALREADY_USED TRC_MRE_VIDEO_HANDLE_ALREADY_USED__enum,TRC_MRE_VIDEO_HANDLE_ALREADY_USED_size

// TRC_MRE_VIDEO_PLAY_STREAM_LINK
#define TRC_MRE_VIDEO_PLAY_STREAM_LINK_size "s"
#define TRC_MRE_VIDEO_PLAY_STREAM_LINK TRC_MRE_VIDEO_PLAY_STREAM_LINK__enum,TRC_MRE_VIDEO_PLAY_STREAM_LINK_size

// TRC_MRE_VIDEO_PLAY_SDP_FILE_NAME
#define TRC_MRE_VIDEO_PLAY_SDP_FILE_NAME_size "s"
#define TRC_MRE_VIDEO_PLAY_SDP_FILE_NAME TRC_MRE_VIDEO_PLAY_SDP_FILE_NAME__enum,TRC_MRE_VIDEO_PLAY_SDP_FILE_NAME_size

// TRC_MRE_AUDIO_NOTIFY_CALLBACK_PROCESS_INFO
#define TRC_MRE_AUDIO_NOTIFY_CALLBACK_PROCESS_INFO_size "dd"
#define TRC_MRE_AUDIO_NOTIFY_CALLBACK_PROCESS_INFO TRC_MRE_AUDIO_NOTIFY_CALLBACK_PROCESS_INFO__enum,TRC_MRE_AUDIO_NOTIFY_CALLBACK_PROCESS_INFO_size

// TRC_MRE_MIDI_NOTIFY_CALLBACK_PROCESS_INFO
#define TRC_MRE_MIDI_NOTIFY_CALLBACK_PROCESS_INFO_size "dd"
#define TRC_MRE_MIDI_NOTIFY_CALLBACK_PROCESS_INFO TRC_MRE_MIDI_NOTIFY_CALLBACK_PROCESS_INFO__enum,TRC_MRE_MIDI_NOTIFY_CALLBACK_PROCESS_INFO_size

// TRC_MRE_RECORD_NOTIFY_CALLBACK_PROCESS_INFO
#define TRC_MRE_RECORD_NOTIFY_CALLBACK_PROCESS_INFO_size "dd"
#define TRC_MRE_RECORD_NOTIFY_CALLBACK_PROCESS_INFO TRC_MRE_RECORD_NOTIFY_CALLBACK_PROCESS_INFO__enum,TRC_MRE_RECORD_NOTIFY_CALLBACK_PROCESS_INFO_size

// TRC_MRE_AUDIO_INIT_MODULE
#define TRC_MRE_AUDIO_INIT_MODULE_size ""
#define TRC_MRE_AUDIO_INIT_MODULE TRC_MRE_AUDIO_INIT_MODULE__enum,TRC_MRE_AUDIO_INIT_MODULE_size

// TRC_MRE_AUDIO_FINAILIZE_MODULE
#define TRC_MRE_AUDIO_FINAILIZE_MODULE_size ""
#define TRC_MRE_AUDIO_FINAILIZE_MODULE TRC_MRE_AUDIO_FINAILIZE_MODULE__enum,TRC_MRE_AUDIO_FINAILIZE_MODULE_size

// TRC_MRE_AUDIO_MODULE_PROC_EVT_VALUE
#define TRC_MRE_AUDIO_MODULE_PROC_EVT_VALUE_size "d"
#define TRC_MRE_AUDIO_MODULE_PROC_EVT_VALUE TRC_MRE_AUDIO_MODULE_PROC_EVT_VALUE__enum,TRC_MRE_AUDIO_MODULE_PROC_EVT_VALUE_size

// TRC_MRE_AUDIO_REG_FAIL
#define TRC_MRE_AUDIO_REG_FAIL_size "d"
#define TRC_MRE_AUDIO_REG_FAIL TRC_MRE_AUDIO_REG_FAIL__enum,TRC_MRE_AUDIO_REG_FAIL_size

// TRC_MRE_AUDIO_PLAY_FILE_START
#define TRC_MRE_AUDIO_PLAY_FILE_START_size "d"
#define TRC_MRE_AUDIO_PLAY_FILE_START TRC_MRE_AUDIO_PLAY_FILE_START__enum,TRC_MRE_AUDIO_PLAY_FILE_START_size

// TRC_MRE_AUDIO_PLAY_FILE
#define TRC_MRE_AUDIO_PLAY_FILE_size "dd"
#define TRC_MRE_AUDIO_PLAY_FILE TRC_MRE_AUDIO_PLAY_FILE__enum,TRC_MRE_AUDIO_PLAY_FILE_size

// TRC_MRE_AUDIO_PLAY_FILE_RET
#define TRC_MRE_AUDIO_PLAY_FILE_RET_size "d"
#define TRC_MRE_AUDIO_PLAY_FILE_RET TRC_MRE_AUDIO_PLAY_FILE_RET__enum,TRC_MRE_AUDIO_PLAY_FILE_RET_size

// TRC_MRE_RECORD_PAUSE_SUCCESS
#define TRC_MRE_RECORD_PAUSE_SUCCESS_size ""
#define TRC_MRE_RECORD_PAUSE_SUCCESS TRC_MRE_RECORD_PAUSE_SUCCESS__enum,TRC_MRE_RECORD_PAUSE_SUCCESS_size

// TRC_MRE_AUDIO_PLAY_FILE_EX_START
#define TRC_MRE_AUDIO_PLAY_FILE_EX_START_size "dd"
#define TRC_MRE_AUDIO_PLAY_FILE_EX_START TRC_MRE_AUDIO_PLAY_FILE_EX_START__enum,TRC_MRE_AUDIO_PLAY_FILE_EX_START_size

// TRC_MRE_AUDIO_PLAY_FILE_EX_RES_HANDLE
#define TRC_MRE_AUDIO_PLAY_FILE_EX_RES_HANDLE_size "d"
#define TRC_MRE_AUDIO_PLAY_FILE_EX_RES_HANDLE TRC_MRE_AUDIO_PLAY_FILE_EX_RES_HANDLE__enum,TRC_MRE_AUDIO_PLAY_FILE_EX_RES_HANDLE_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_FAIL
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_FAIL_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_FAIL TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_FAIL__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_FAIL_size

// TRC_MRE_AUDIO_PLAY_FILE_EX_RET
#define TRC_MRE_AUDIO_PLAY_FILE_EX_RET_size "d"
#define TRC_MRE_AUDIO_PLAY_FILE_EX_RET TRC_MRE_AUDIO_PLAY_FILE_EX_RET__enum,TRC_MRE_AUDIO_PLAY_FILE_EX_RET_size

// TRC_MRE_AUDIO_PLAY_BYTES_FORMAT_NOT_SUPPORT
#define TRC_MRE_AUDIO_PLAY_BYTES_FORMAT_NOT_SUPPORT_size ""
#define TRC_MRE_AUDIO_PLAY_BYTES_FORMAT_NOT_SUPPORT TRC_MRE_AUDIO_PLAY_BYTES_FORMAT_NOT_SUPPORT__enum,TRC_MRE_AUDIO_PLAY_BYTES_FORMAT_NOT_SUPPORT_size

// TRC_MRE_AUDIO_PLAY_BYTES_START_TIME_AND_DURATION
#define TRC_MRE_AUDIO_PLAY_BYTES_START_TIME_AND_DURATION_size "dd"
#define TRC_MRE_AUDIO_PLAY_BYTES_START_TIME_AND_DURATION TRC_MRE_AUDIO_PLAY_BYTES_START_TIME_AND_DURATION__enum,TRC_MRE_AUDIO_PLAY_BYTES_START_TIME_AND_DURATION_size

// TRC_MRE_AUDIO_PLAY_BYTES_PREPROCESS_FAIL
#define TRC_MRE_AUDIO_PLAY_BYTES_PREPROCESS_FAIL_size ""
#define TRC_MRE_AUDIO_PLAY_BYTES_PREPROCESS_FAIL TRC_MRE_AUDIO_PLAY_BYTES_PREPROCESS_FAIL__enum,TRC_MRE_AUDIO_PLAY_BYTES_PREPROCESS_FAIL_size

// TRC_MRE_AUDIO_PLAY_BYTES_RET
#define TRC_MRE_AUDIO_PLAY_BYTES_RET_size "d"
#define TRC_MRE_AUDIO_PLAY_BYTES_RET TRC_MRE_AUDIO_PLAY_BYTES_RET__enum,TRC_MRE_AUDIO_PLAY_BYTES_RET_size

// TRC_MRE_AUDIO_PAUSE
#define TRC_MRE_AUDIO_PAUSE_size ""
#define TRC_MRE_AUDIO_PAUSE TRC_MRE_AUDIO_PAUSE__enum,TRC_MRE_AUDIO_PAUSE_size

// TRC_MRE_AUDIO_RESUME
#define TRC_MRE_AUDIO_RESUME_size ""
#define TRC_MRE_AUDIO_RESUME TRC_MRE_AUDIO_RESUME__enum,TRC_MRE_AUDIO_RESUME_size

// TRC_MRE_AUDIO_STOP
#define TRC_MRE_AUDIO_STOP_size ""
#define TRC_MRE_AUDIO_STOP TRC_MRE_AUDIO_STOP__enum,TRC_MRE_AUDIO_STOP_size

// TRC_MRE_AUDIO_STOP_AUDIO_COUNT_NOT_ENOUGH
#define TRC_MRE_AUDIO_STOP_AUDIO_COUNT_NOT_ENOUGH_size ""
#define TRC_MRE_AUDIO_STOP_AUDIO_COUNT_NOT_ENOUGH TRC_MRE_AUDIO_STOP_AUDIO_COUNT_NOT_ENOUGH__enum,TRC_MRE_AUDIO_STOP_AUDIO_COUNT_NOT_ENOUGH_size

// TRC_MRE_AUDIO_STOP_SUCCESS
#define TRC_MRE_AUDIO_STOP_SUCCESS_size "d"
#define TRC_MRE_AUDIO_STOP_SUCCESS TRC_MRE_AUDIO_STOP_SUCCESS__enum,TRC_MRE_AUDIO_STOP_SUCCESS_size

// TRC_MRE_AUDIO_STOP_RET
#define TRC_MRE_AUDIO_STOP_RET_size ""
#define TRC_MRE_AUDIO_STOP_RET TRC_MRE_AUDIO_STOP_RET__enum,TRC_MRE_AUDIO_STOP_RET_size

// TRC_MRE_AUDIO_CALLBACK_INFO
#define TRC_MRE_AUDIO_CALLBACK_INFO_size "dd"
#define TRC_MRE_AUDIO_CALLBACK_INFO TRC_MRE_AUDIO_CALLBACK_INFO__enum,TRC_MRE_AUDIO_CALLBACK_INFO_size

// TRC_MRE_AUDIO_CALLBACK_HANDLE_COUNT
#define TRC_MRE_AUDIO_CALLBACK_HANDLE_COUNT_size "d"
#define TRC_MRE_AUDIO_CALLBACK_HANDLE_COUNT TRC_MRE_AUDIO_CALLBACK_HANDLE_COUNT__enum,TRC_MRE_AUDIO_CALLBACK_HANDLE_COUNT_size

// TRC_MRE_RELEASE_MIDI_RESOURCE
#define TRC_MRE_RELEASE_MIDI_RESOURCE_size "d"
#define TRC_MRE_RELEASE_MIDI_RESOURCE TRC_MRE_RELEASE_MIDI_RESOURCE__enum,TRC_MRE_RELEASE_MIDI_RESOURCE_size

// TRC_MRE_MIDI_PLAY_BY_BYTES_INFO
#define TRC_MRE_MIDI_PLAY_BY_BYTES_INFO_size "dddd"
#define TRC_MRE_MIDI_PLAY_BY_BYTES_INFO TRC_MRE_MIDI_PLAY_BY_BYTES_INFO__enum,TRC_MRE_MIDI_PLAY_BY_BYTES_INFO_size

// TRC_MRE_MIDI_PLAY_BY_BYTES_RET
#define TRC_MRE_MIDI_PLAY_BY_BYTES_RET_size "d"
#define TRC_MRE_MIDI_PLAY_BY_BYTES_RET TRC_MRE_MIDI_PLAY_BY_BYTES_RET__enum,TRC_MRE_MIDI_PLAY_BY_BYTES_RET_size

// TRC_MRE_MIDI_PLAY_BY_BYTES_EX_INFO
#define TRC_MRE_MIDI_PLAY_BY_BYTES_EX_INFO_size "ddddd"
#define TRC_MRE_MIDI_PLAY_BY_BYTES_EX_INFO TRC_MRE_MIDI_PLAY_BY_BYTES_EX_INFO__enum,TRC_MRE_MIDI_PLAY_BY_BYTES_EX_INFO_size

// TRC_MRE_MIDI_PAUSE
#define TRC_MRE_MIDI_PAUSE_size "d"
#define TRC_MRE_MIDI_PAUSE TRC_MRE_MIDI_PAUSE__enum,TRC_MRE_MIDI_PAUSE_size

// TRC_MRE_MIDI_RESUME
#define TRC_MRE_MIDI_RESUME_size "d"
#define TRC_MRE_MIDI_RESUME TRC_MRE_MIDI_RESUME__enum,TRC_MRE_MIDI_RESUME_size

// TRC_MRE_MIDI_STOP
#define TRC_MRE_MIDI_STOP_size "d"
#define TRC_MRE_MIDI_STOP TRC_MRE_MIDI_STOP__enum,TRC_MRE_MIDI_STOP_size

// TRC_MRE_MIDI_GET_TIME
#define TRC_MRE_MIDI_GET_TIME_size "d"
#define TRC_MRE_MIDI_GET_TIME TRC_MRE_MIDI_GET_TIME__enum,TRC_MRE_MIDI_GET_TIME_size

// TRC_MRE_MIDI_STOP_RET
#define TRC_MRE_MIDI_STOP_RET_size ""
#define TRC_MRE_MIDI_STOP_RET TRC_MRE_MIDI_STOP_RET__enum,TRC_MRE_MIDI_STOP_RET_size

// TRC_MRE_MIDI_STOP_ALL
#define TRC_MRE_MIDI_STOP_ALL_size ""
#define TRC_MRE_MIDI_STOP_ALL TRC_MRE_MIDI_STOP_ALL__enum,TRC_MRE_MIDI_STOP_ALL_size

// TRC_MRE_MIDI_CALLBACK_INFO
#define TRC_MRE_MIDI_CALLBACK_INFO_size "dd"
#define TRC_MRE_MIDI_CALLBACK_INFO TRC_MRE_MIDI_CALLBACK_INFO__enum,TRC_MRE_MIDI_CALLBACK_INFO_size

// TRC_MRE_MIDI_CALLBACK_FUNC_ADDR
#define TRC_MRE_MIDI_CALLBACK_FUNC_ADDR_size "d"
#define TRC_MRE_MIDI_CALLBACK_FUNC_ADDR TRC_MRE_MIDI_CALLBACK_FUNC_ADDR__enum,TRC_MRE_MIDI_CALLBACK_FUNC_ADDR_size

// TRC_MRE_MIDI_CALLBACK_RET
#define TRC_MRE_MIDI_CALLBACK_RET_size ""
#define TRC_MRE_MIDI_CALLBACK_RET TRC_MRE_MIDI_CALLBACK_RET__enum,TRC_MRE_MIDI_CALLBACK_RET_size

// TRC_MRE_RECORD_EVENT_RESP_RESULT
#define TRC_MRE_RECORD_EVENT_RESP_RESULT_size "d"
#define TRC_MRE_RECORD_EVENT_RESP_RESULT TRC_MRE_RECORD_EVENT_RESP_RESULT__enum,TRC_MRE_RECORD_EVENT_RESP_RESULT_size

// TRC_MRE_RECORD_EVENT_RESP_CALLBACK_ADDR
#define TRC_MRE_RECORD_EVENT_RESP_CALLBACK_ADDR_size "d"
#define TRC_MRE_RECORD_EVENT_RESP_CALLBACK_ADDR TRC_MRE_RECORD_EVENT_RESP_CALLBACK_ADDR__enum,TRC_MRE_RECORD_EVENT_RESP_CALLBACK_ADDR_size

// TRC_MRE_RECORD_START_MALLOC_TEMP_FN_FAIL
#define TRC_MRE_RECORD_START_MALLOC_TEMP_FN_FAIL_size ""
#define TRC_MRE_RECORD_START_MALLOC_TEMP_FN_FAIL TRC_MRE_RECORD_START_MALLOC_TEMP_FN_FAIL__enum,TRC_MRE_RECORD_START_MALLOC_TEMP_FN_FAIL_size

// TRC_MRE_RECORD_START_MALLOC_WPATH_FAIL
#define TRC_MRE_RECORD_START_MALLOC_WPATH_FAIL_size ""
#define TRC_MRE_RECORD_START_MALLOC_WPATH_FAIL TRC_MRE_RECORD_START_MALLOC_WPATH_FAIL__enum,TRC_MRE_RECORD_START_MALLOC_WPATH_FAIL_size

// TRC_MRE_RECORD_START_EXEC_FILE_FAIL
#define TRC_MRE_RECORD_START_EXEC_FILE_FAIL_size ""
#define TRC_MRE_RECORD_START_EXEC_FILE_FAIL TRC_MRE_RECORD_START_EXEC_FILE_FAIL__enum,TRC_MRE_RECORD_START_EXEC_FILE_FAIL_size

// TRC_MRE_RECORD_START_FULL_FILE_NAME
#define TRC_MRE_RECORD_START_FULL_FILE_NAME_size "s"
#define TRC_MRE_RECORD_START_FULL_FILE_NAME TRC_MRE_RECORD_START_FULL_FILE_NAME__enum,TRC_MRE_RECORD_START_FULL_FILE_NAME_size

// TRC_MRE_RECORD_PAUSE
#define TRC_MRE_RECORD_PAUSE_size ""
#define TRC_MRE_RECORD_PAUSE TRC_MRE_RECORD_PAUSE__enum,TRC_MRE_RECORD_PAUSE_size

// TRC_MRE_RECORD_PAUSE_STATUS_VALUE
#define TRC_MRE_RECORD_PAUSE_STATUS_VALUE_size "d"
#define TRC_MRE_RECORD_PAUSE_STATUS_VALUE TRC_MRE_RECORD_PAUSE_STATUS_VALUE__enum,TRC_MRE_RECORD_PAUSE_STATUS_VALUE_size

// TRC_MRE_RECORD_SAL_PAUSE_SUCCESS
#define TRC_MRE_RECORD_SAL_PAUSE_SUCCESS_size ""
#define TRC_MRE_RECORD_SAL_PAUSE_SUCCESS TRC_MRE_RECORD_SAL_PAUSE_SUCCESS__enum,TRC_MRE_RECORD_SAL_PAUSE_SUCCESS_size

// TRC_MRE_RECORD_SAL_PAUSE_FAIL
#define TRC_MRE_RECORD_SAL_PAUSE_FAIL_size ""
#define TRC_MRE_RECORD_SAL_PAUSE_FAIL TRC_MRE_RECORD_SAL_PAUSE_FAIL__enum,TRC_MRE_RECORD_SAL_PAUSE_FAIL_size

// TRC_MRE_RECORD_RESUME
#define TRC_MRE_RECORD_RESUME_size ""
#define TRC_MRE_RECORD_RESUME TRC_MRE_RECORD_RESUME__enum,TRC_MRE_RECORD_RESUME_size

// TRC_MRE_RECORD_SAL_RESUME_SUCCESS
#define TRC_MRE_RECORD_SAL_RESUME_SUCCESS_size ""
#define TRC_MRE_RECORD_SAL_RESUME_SUCCESS TRC_MRE_RECORD_SAL_RESUME_SUCCESS__enum,TRC_MRE_RECORD_SAL_RESUME_SUCCESS_size

// TRC_MRE_RECORD_SAL_RESUME_FAIL
#define TRC_MRE_RECORD_SAL_RESUME_FAIL_size ""
#define TRC_MRE_RECORD_SAL_RESUME_FAIL TRC_MRE_RECORD_SAL_RESUME_FAIL__enum,TRC_MRE_RECORD_SAL_RESUME_FAIL_size

// TRC_MRE_RECORD_RESUME_RET
#define TRC_MRE_RECORD_RESUME_RET_size "d"
#define TRC_MRE_RECORD_RESUME_RET TRC_MRE_RECORD_RESUME_RET__enum,TRC_MRE_RECORD_RESUME_RET_size

// TRC_MRE_RECORD_STOP
#define TRC_MRE_RECORD_STOP_size ""
#define TRC_MRE_RECORD_STOP TRC_MRE_RECORD_STOP__enum,TRC_MRE_RECORD_STOP_size

// TRC_MRE_RECORD_SAL_STOP_SUCCESS
#define TRC_MRE_RECORD_SAL_STOP_SUCCESS_size ""
#define TRC_MRE_RECORD_SAL_STOP_SUCCESS TRC_MRE_RECORD_SAL_STOP_SUCCESS__enum,TRC_MRE_RECORD_SAL_STOP_SUCCESS_size

// TRC_MRE_RECORD_SAL_STOP_FAIL
#define TRC_MRE_RECORD_SAL_STOP_FAIL_size ""
#define TRC_MRE_RECORD_SAL_STOP_FAIL TRC_MRE_RECORD_SAL_STOP_FAIL__enum,TRC_MRE_RECORD_SAL_STOP_FAIL_size

// TRC_MRE_RECORD_STOP_RET
#define TRC_MRE_RECORD_STOP_RET_size "d"
#define TRC_MRE_RECORD_STOP_RET TRC_MRE_RECORD_STOP_RET__enum,TRC_MRE_RECORD_STOP_RET_size

// TRC_MRE_AUDIO_PREPRO_PLAY_AUD_TYPE
#define TRC_MRE_AUDIO_PREPRO_PLAY_AUD_TYPE_size "d"
#define TRC_MRE_AUDIO_PREPRO_PLAY_AUD_TYPE TRC_MRE_AUDIO_PREPRO_PLAY_AUD_TYPE__enum,TRC_MRE_AUDIO_PREPRO_PLAY_AUD_TYPE_size

// TRC_MRE_AUDIO_CUR_BG_USE_FG
#define TRC_MRE_AUDIO_CUR_BG_USE_FG_size ""
#define TRC_MRE_AUDIO_CUR_BG_USE_FG TRC_MRE_AUDIO_CUR_BG_USE_FG__enum,TRC_MRE_AUDIO_CUR_BG_USE_FG_size

// TRC_MRE_AUDIO_PREPRO_PLAY_RET
#define TRC_MRE_AUDIO_PREPRO_PLAY_RET_size "d"
#define TRC_MRE_AUDIO_PREPRO_PLAY_RET TRC_MRE_AUDIO_PREPRO_PLAY_RET__enum,TRC_MRE_AUDIO_PREPRO_PLAY_RET_size

// TRC_MRE_MIDI_PREPRO_PLAY_AUD_TYPE
#define TRC_MRE_MIDI_PREPRO_PLAY_AUD_TYPE_size "d"
#define TRC_MRE_MIDI_PREPRO_PLAY_AUD_TYPE TRC_MRE_MIDI_PREPRO_PLAY_AUD_TYPE__enum,TRC_MRE_MIDI_PREPRO_PLAY_AUD_TYPE_size

// TRC_MRE_MIDI_PREPRO_PLAY_CUR_PRO_BG
#define TRC_MRE_MIDI_PREPRO_PLAY_CUR_PRO_BG_size ""
#define TRC_MRE_MIDI_PREPRO_PLAY_CUR_PRO_BG TRC_MRE_MIDI_PREPRO_PLAY_CUR_PRO_BG__enum,TRC_MRE_MIDI_PREPRO_PLAY_CUR_PRO_BG_size

// TRC_MRE_MIDI_PREPRO_PLAY_USE_PRO_BG
#define TRC_MRE_MIDI_PREPRO_PLAY_USE_PRO_BG_size ""
#define TRC_MRE_MIDI_PREPRO_PLAY_USE_PRO_BG TRC_MRE_MIDI_PREPRO_PLAY_USE_PRO_BG__enum,TRC_MRE_MIDI_PREPRO_PLAY_USE_PRO_BG_size

// TRC_MRE_MIDI_PREPRO_PLAY_OPEN_COUNT
#define TRC_MRE_MIDI_PREPRO_PLAY_OPEN_COUNT_size "d"
#define TRC_MRE_MIDI_PREPRO_PLAY_OPEN_COUNT TRC_MRE_MIDI_PREPRO_PLAY_OPEN_COUNT__enum,TRC_MRE_MIDI_PREPRO_PLAY_OPEN_COUNT_size

// TRC_MRE_MIDI_PREPRO_PLAY_RET
#define TRC_MRE_MIDI_PREPRO_PLAY_RET_size "d"
#define TRC_MRE_MIDI_PREPRO_PLAY_RET TRC_MRE_MIDI_PREPRO_PLAY_RET__enum,TRC_MRE_MIDI_PREPRO_PLAY_RET_size

// TRC_MRE_RECORD_CUR_PRO_BG
#define TRC_MRE_RECORD_CUR_PRO_BG_size ""
#define TRC_MRE_RECORD_CUR_PRO_BG TRC_MRE_RECORD_CUR_PRO_BG__enum,TRC_MRE_RECORD_CUR_PRO_BG_size

// TRC_MRE_RECORD_RESOURCE_NOT_ENOUGH
#define TRC_MRE_RECORD_RESOURCE_NOT_ENOUGH_size ""
#define TRC_MRE_RECORD_RESOURCE_NOT_ENOUGH TRC_MRE_RECORD_RESOURCE_NOT_ENOUGH__enum,TRC_MRE_RECORD_RESOURCE_NOT_ENOUGH_size

// TRC_MRE_BIT_AUDIO_SAL_CALLBACK_INFO
#define TRC_MRE_BIT_AUDIO_SAL_CALLBACK_INFO_size "dd"
#define TRC_MRE_BIT_AUDIO_SAL_CALLBACK_INFO TRC_MRE_BIT_AUDIO_SAL_CALLBACK_INFO__enum,TRC_MRE_BIT_AUDIO_SAL_CALLBACK_INFO_size

// TRC_MRE_BIT_AUDIO_SAL_OPEN_INFO
#define TRC_MRE_BIT_AUDIO_SAL_OPEN_INFO_size "d"
#define TRC_MRE_BIT_AUDIO_SAL_OPEN_INFO TRC_MRE_BIT_AUDIO_SAL_OPEN_INFO__enum,TRC_MRE_BIT_AUDIO_SAL_OPEN_INFO_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_size "d"
#define TRC_MRE_AUDIO_SAL_PLAY_FILE TRC_MRE_AUDIO_SAL_PLAY_FILE__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_LENGTH_ERR
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_LENGTH_ERR_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_LENGTH_ERR TRC_MRE_AUDIO_SAL_PLAY_FILE_LENGTH_ERR__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_LENGTH_ERR_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_MALLOC_FAIL
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_MALLOC_FAIL_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_MALLOC_FAIL TRC_MRE_AUDIO_SAL_PLAY_FILE_MALLOC_FAIL__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_MALLOC_FAIL_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_REMAP_USR_DISK_ERR
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_REMAP_USR_DISK_ERR_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_REMAP_USR_DISK_ERR TRC_MRE_AUDIO_SAL_PLAY_FILE_REMAP_USR_DISK_ERR__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_REMAP_USR_DISK_ERR_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_MDI_RET
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_MDI_RET_size "d"
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_MDI_RET TRC_MRE_AUDIO_SAL_PLAY_FILE_MDI_RET__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_MDI_RET_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_EX
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_size "d"
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX TRC_MRE_AUDIO_SAL_PLAY_FILE_EX__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_LENGTH_ERR
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_LENGTH_ERR_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_LENGTH_ERR TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_LENGTH_ERR__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_LENGTH_ERR_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MALLOC_FAIL
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MALLOC_FAIL_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MALLOC_FAIL TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MALLOC_FAIL__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MALLOC_FAIL_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_REMAP_USR_DISK_ERR
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_REMAP_USR_DISK_ERR_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_REMAP_USR_DISK_ERR TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_REMAP_USR_DISK_ERR__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_REMAP_USR_DISK_ERR_size

// TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MDI_RET
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MDI_RET_size "d"
#define TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MDI_RET TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MDI_RET__enum,TRC_MRE_AUDIO_SAL_PLAY_FILE_EX_MDI_RET_size

// TRC_MRE_AUDIO_SAL_PLAY_BYTES
#define TRC_MRE_AUDIO_SAL_PLAY_BYTES_size ""
#define TRC_MRE_AUDIO_SAL_PLAY_BYTES TRC_MRE_AUDIO_SAL_PLAY_BYTES__enum,TRC_MRE_AUDIO_SAL_PLAY_BYTES_size

// TRC_MRE_AUDIO_SAL_PLAY_BYTES_MDI_RET
#define TRC_MRE_AUDIO_SAL_PLAY_BYTES_MDI_RET_size "d"
#define TRC_MRE_AUDIO_SAL_PLAY_BYTES_MDI_RET TRC_MRE_AUDIO_SAL_PLAY_BYTES_MDI_RET__enum,TRC_MRE_AUDIO_SAL_PLAY_BYTES_MDI_RET_size

// TRC_MRE_AUDIO_SAL_PAUSE
#define TRC_MRE_AUDIO_SAL_PAUSE_size ""
#define TRC_MRE_AUDIO_SAL_PAUSE TRC_MRE_AUDIO_SAL_PAUSE__enum,TRC_MRE_AUDIO_SAL_PAUSE_size

// TRC_MRE_AUDIO_SAL_PAUSE_MDI_RET
#define TRC_MRE_AUDIO_SAL_PAUSE_MDI_RET_size "d"
#define TRC_MRE_AUDIO_SAL_PAUSE_MDI_RET TRC_MRE_AUDIO_SAL_PAUSE_MDI_RET__enum,TRC_MRE_AUDIO_SAL_PAUSE_MDI_RET_size

// TRC_MRE_AUDIO_SAL_RESUME
#define TRC_MRE_AUDIO_SAL_RESUME_size ""
#define TRC_MRE_AUDIO_SAL_RESUME TRC_MRE_AUDIO_SAL_RESUME__enum,TRC_MRE_AUDIO_SAL_RESUME_size

// TRC_MRE_AUDIO_SAL_RESUME_MDI_RET
#define TRC_MRE_AUDIO_SAL_RESUME_MDI_RET_size "d"
#define TRC_MRE_AUDIO_SAL_RESUME_MDI_RET TRC_MRE_AUDIO_SAL_RESUME_MDI_RET__enum,TRC_MRE_AUDIO_SAL_RESUME_MDI_RET_size

// TRC_MRE_AUDIO_SAL_STOP
#define TRC_MRE_AUDIO_SAL_STOP_size "d"
#define TRC_MRE_AUDIO_SAL_STOP TRC_MRE_AUDIO_SAL_STOP__enum,TRC_MRE_AUDIO_SAL_STOP_size

// TRC_MRE_AUDIO_SAL_STOP_MDI_RET
#define TRC_MRE_AUDIO_SAL_STOP_MDI_RET_size "d"
#define TRC_MRE_AUDIO_SAL_STOP_MDI_RET TRC_MRE_AUDIO_SAL_STOP_MDI_RET__enum,TRC_MRE_AUDIO_SAL_STOP_MDI_RET_size

// TRC_MRE_AUDIO_SAL_DURATION
#define TRC_MRE_AUDIO_SAL_DURATION_size "d"
#define TRC_MRE_AUDIO_SAL_DURATION TRC_MRE_AUDIO_SAL_DURATION__enum,TRC_MRE_AUDIO_SAL_DURATION_size

// TRC_MRE_AUDIO_SAL_DURATION_LENGTH_ERR
#define TRC_MRE_AUDIO_SAL_DURATION_LENGTH_ERR_size ""
#define TRC_MRE_AUDIO_SAL_DURATION_LENGTH_ERR TRC_MRE_AUDIO_SAL_DURATION_LENGTH_ERR__enum,TRC_MRE_AUDIO_SAL_DURATION_LENGTH_ERR_size

// TRC_MRE_AUDIO_SAL_DURATION_MALLOC_FAIL
#define TRC_MRE_AUDIO_SAL_DURATION_MALLOC_FAIL_size ""
#define TRC_MRE_AUDIO_SAL_DURATION_MALLOC_FAIL TRC_MRE_AUDIO_SAL_DURATION_MALLOC_FAIL__enum,TRC_MRE_AUDIO_SAL_DURATION_MALLOC_FAIL_size

// TRC_MRE_AUDIO_SAL_DURATION_REMAP_USR_DISK_ERR
#define TRC_MRE_AUDIO_SAL_DURATION_REMAP_USR_DISK_ERR_size ""
#define TRC_MRE_AUDIO_SAL_DURATION_REMAP_USR_DISK_ERR TRC_MRE_AUDIO_SAL_DURATION_REMAP_USR_DISK_ERR__enum,TRC_MRE_AUDIO_SAL_DURATION_REMAP_USR_DISK_ERR_size

// TRC_MRE_AUDIO_SAL_DURATION_MDI_INFO
#define TRC_MRE_AUDIO_SAL_DURATION_MDI_INFO_size "dd"
#define TRC_MRE_AUDIO_SAL_DURATION_MDI_INFO TRC_MRE_AUDIO_SAL_DURATION_MDI_INFO__enum,TRC_MRE_AUDIO_SAL_DURATION_MDI_INFO_size

// TRC_MRE_AUDIO_SAL_INTERRUPT_CALLBACK
#define TRC_MRE_AUDIO_SAL_INTERRUPT_CALLBACK_size "d"
#define TRC_MRE_AUDIO_SAL_INTERRUPT_CALLBACK TRC_MRE_AUDIO_SAL_INTERRUPT_CALLBACK__enum,TRC_MRE_AUDIO_SAL_INTERRUPT_CALLBACK_size

// TRC_MRE_AUDIO_SAL_CALLBACK_INFO
#define TRC_MRE_AUDIO_SAL_CALLBACK_INFO_size "dd"
#define TRC_MRE_AUDIO_SAL_CALLBACK_INFO TRC_MRE_AUDIO_SAL_CALLBACK_INFO__enum,TRC_MRE_AUDIO_SAL_CALLBACK_INFO_size

// TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_size ""
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR__enum,TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_size

// TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_1
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_1_size ""
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_1 TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_1__enum,TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_1_size

// TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_2
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_2_size ""
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_2 TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_2__enum,TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_2_size

// TRC_MRE_MIDI_SAL_PLAY_MDI_RET
#define TRC_MRE_MIDI_SAL_PLAY_MDI_RET_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_MDI_RET TRC_MRE_MIDI_SAL_PLAY_MDI_RET__enum,TRC_MRE_MIDI_SAL_PLAY_MDI_RET_size

// TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_3
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_3_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_3 TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_3__enum,TRC_MRE_MIDI_SAL_PLAY_GET_RES_ERROR_3_size

// TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_size ""
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR__enum,TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_size

// TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_1
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_1_size ""
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_1 TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_1__enum,TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_1_size

// TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_2
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_2_size ""
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_2 TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_2__enum,TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_2_size

// TRC_MRE_MIDI_SAL_PLAY_EX_MDI_RET
#define TRC_MRE_MIDI_SAL_PLAY_EX_MDI_RET_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_EX_MDI_RET TRC_MRE_MIDI_SAL_PLAY_EX_MDI_RET__enum,TRC_MRE_MIDI_SAL_PLAY_EX_MDI_RET_size

// TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_3
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_3_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_3 TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_3__enum,TRC_MRE_MIDI_SAL_PLAY_EX_GET_RES_ERROR_3_size

// TRC_MRE_MIDI_SAL_PLAY_BYTES_MDI_RET
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_MDI_RET_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_MDI_RET TRC_MRE_MIDI_SAL_PLAY_BYTES_MDI_RET__enum,TRC_MRE_MIDI_SAL_PLAY_BYTES_MDI_RET_size

// TRC_MRE_MIDI_SAL_PLAY_BYTES_GET_RES_ERROR_3
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_GET_RES_ERROR_3_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_GET_RES_ERROR_3 TRC_MRE_MIDI_SAL_PLAY_BYTES_GET_RES_ERROR_3__enum,TRC_MRE_MIDI_SAL_PLAY_BYTES_GET_RES_ERROR_3_size

// TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_MDI_RET
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_MDI_RET_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_MDI_RET TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_MDI_RET__enum,TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_MDI_RET_size

// TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_GET_RES_ERROR_3
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_GET_RES_ERROR_3_size "d"
#define TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_GET_RES_ERROR_3 TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_GET_RES_ERROR_3__enum,TRC_MRE_MIDI_SAL_PLAY_BYTES_EX_GET_RES_ERROR_3_size

// TRC_MRE_MIDI_SAL_STOP
#define TRC_MRE_MIDI_SAL_STOP_size "d"
#define TRC_MRE_MIDI_SAL_STOP TRC_MRE_MIDI_SAL_STOP__enum,TRC_MRE_MIDI_SAL_STOP_size

// TRC_MRE_MIDI_SAL_STOP_MDI_RET_0
#define TRC_MRE_MIDI_SAL_STOP_MDI_RET_0_size "d"
#define TRC_MRE_MIDI_SAL_STOP_MDI_RET_0 TRC_MRE_MIDI_SAL_STOP_MDI_RET_0__enum,TRC_MRE_MIDI_SAL_STOP_MDI_RET_0_size

// TRC_MRE_MIDI_SAL_STOP_MDI_RET_1
#define TRC_MRE_MIDI_SAL_STOP_MDI_RET_1_size "d"
#define TRC_MRE_MIDI_SAL_STOP_MDI_RET_1 TRC_MRE_MIDI_SAL_STOP_MDI_RET_1__enum,TRC_MRE_MIDI_SAL_STOP_MDI_RET_1_size

// TRC_MRE_MIDI_SAL_CALLBACK_INFO
#define TRC_MRE_MIDI_SAL_CALLBACK_INFO_size "ddd"
#define TRC_MRE_MIDI_SAL_CALLBACK_INFO TRC_MRE_MIDI_SAL_CALLBACK_INFO__enum,TRC_MRE_MIDI_SAL_CALLBACK_INFO_size

// TRC_MRE_MIDI_SAL_CALLBACK_MDI_RET
#define TRC_MRE_MIDI_SAL_CALLBACK_MDI_RET_size "d"
#define TRC_MRE_MIDI_SAL_CALLBACK_MDI_RET TRC_MRE_MIDI_SAL_CALLBACK_MDI_RET__enum,TRC_MRE_MIDI_SAL_CALLBACK_MDI_RET_size

// TRC_MRE_MIDI_SAL_CALLBACK_RET
#define TRC_MRE_MIDI_SAL_CALLBACK_RET_size ""
#define TRC_MRE_MIDI_SAL_CALLBACK_RET TRC_MRE_MIDI_SAL_CALLBACK_RET__enum,TRC_MRE_MIDI_SAL_CALLBACK_RET_size

// TRC_MRE_MIDI_SAL_INTERRUPT_CALLBACK
#define TRC_MRE_MIDI_SAL_INTERRUPT_CALLBACK_size "d"
#define TRC_MRE_MIDI_SAL_INTERRUPT_CALLBACK TRC_MRE_MIDI_SAL_INTERRUPT_CALLBACK__enum,TRC_MRE_MIDI_SAL_INTERRUPT_CALLBACK_size

// TRC_MRE_SAL_SET_VOL
#define TRC_MRE_SAL_SET_VOL_size "dd"
#define TRC_MRE_SAL_SET_VOL TRC_MRE_SAL_SET_VOL__enum,TRC_MRE_SAL_SET_VOL_size

// TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY
#define TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_size ""
#define TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY__enum,TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_size

// TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_MDI_RET
#define TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_MDI_RET_size ""
#define TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_MDI_RET TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_MDI_RET__enum,TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_MDI_RET_size

// TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_HAS_REG
#define TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_HAS_REG_size "d"
#define TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_HAS_REG TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_HAS_REG__enum,TRC_MRE_AUDIO_SAL_SUSPEND_BG_PLAY_HAS_REG_size

// TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_MDI_RET
#define TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_MDI_RET_size ""
#define TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_MDI_RET TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_MDI_RET__enum,TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_MDI_RET_size

// TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_HAS_REG
#define TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_HAS_REG_size "d"
#define TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_HAS_REG TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_HAS_REG__enum,TRC_MRE_AUDIO_SAL_RESUME_BG_PLAY_HAS_REG_size

// TRC_MRE_SAL_SET_KEY_TONE_STATE
#define TRC_MRE_SAL_SET_KEY_TONE_STATE_size "d"
#define TRC_MRE_SAL_SET_KEY_TONE_STATE TRC_MRE_SAL_SET_KEY_TONE_STATE__enum,TRC_MRE_SAL_SET_KEY_TONE_STATE_size

// TRC_MRE_RECORD_SAL_CALLBACK_INFO
#define TRC_MRE_RECORD_SAL_CALLBACK_INFO_size "d"
#define TRC_MRE_RECORD_SAL_CALLBACK_INFO TRC_MRE_RECORD_SAL_CALLBACK_INFO__enum,TRC_MRE_RECORD_SAL_CALLBACK_INFO_size

// TRC_MRE_RECORD_SAL_START
#define TRC_MRE_RECORD_SAL_START_size "d"
#define TRC_MRE_RECORD_SAL_START TRC_MRE_RECORD_SAL_START__enum,TRC_MRE_RECORD_SAL_START_size

// TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES
#define TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_size "dd"
#define TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES__enum,TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_size

// TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_0
#define TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_0_size "d"
#define TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_0 TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_0__enum,TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_0_size

// TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_1
#define TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_1_size "d"
#define TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_1 TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_1__enum,TRC_MRE_BITSTREAM_RELEASE_AUDIO_RES_RET_1_size

// TRC_MRE_BITSTREAM_AUDIO_NOTIFY_CB_INFO
#define TRC_MRE_BITSTREAM_AUDIO_NOTIFY_CB_INFO_size "dd"
#define TRC_MRE_BITSTREAM_AUDIO_NOTIFY_CB_INFO TRC_MRE_BITSTREAM_AUDIO_NOTIFY_CB_INFO__enum,TRC_MRE_BITSTREAM_AUDIO_NOTIFY_CB_INFO_size

// TRC_MRE_BITSTREAM_AUDIO_MOD_PROC_INFO
#define TRC_MRE_BITSTREAM_AUDIO_MOD_PROC_INFO_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_MOD_PROC_INFO TRC_MRE_BITSTREAM_AUDIO_MOD_PROC_INFO__enum,TRC_MRE_BITSTREAM_AUDIO_MOD_PROC_INFO_size

// TRC_MRE_BITSTREAM_AUDIO_REG_FAIL
#define TRC_MRE_BITSTREAM_AUDIO_REG_FAIL_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_REG_FAIL TRC_MRE_BITSTREAM_AUDIO_REG_FAIL__enum,TRC_MRE_BITSTREAM_AUDIO_REG_FAIL_size

// TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY
#define TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY__enum,TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY_size

// TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY_RET
#define TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY_RET_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY_RET TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY_RET__enum,TRC_MRE_BITSTREAM_AUDIO_PREPRO_PLAY_RET_size

// TRC_MRE_BITSTREAM_AUDIO_CB_INFO
#define TRC_MRE_BITSTREAM_AUDIO_CB_INFO_size "ddd"
#define TRC_MRE_BITSTREAM_AUDIO_CB_INFO TRC_MRE_BITSTREAM_AUDIO_CB_INFO__enum,TRC_MRE_BITSTREAM_AUDIO_CB_INFO_size

// TRC_MRE_BITSTREAM_AUDIO_OPEN
#define TRC_MRE_BITSTREAM_AUDIO_OPEN_size ""
#define TRC_MRE_BITSTREAM_AUDIO_OPEN TRC_MRE_BITSTREAM_AUDIO_OPEN__enum,TRC_MRE_BITSTREAM_AUDIO_OPEN_size

// TRC_MRE_BITSTREAM_AUDIO_OPEN_RET
#define TRC_MRE_BITSTREAM_AUDIO_OPEN_RET_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_OPEN_RET TRC_MRE_BITSTREAM_AUDIO_OPEN_RET__enum,TRC_MRE_BITSTREAM_AUDIO_OPEN_RET_size

// TRC_MRE_BITSTREAM_AUDIO_CLOSE
#define TRC_MRE_BITSTREAM_AUDIO_CLOSE_size ""
#define TRC_MRE_BITSTREAM_AUDIO_CLOSE TRC_MRE_BITSTREAM_AUDIO_CLOSE__enum,TRC_MRE_BITSTREAM_AUDIO_CLOSE_size

// TRC_MRE_BITSTREAM_AUDIO_CLOSE_RET
#define TRC_MRE_BITSTREAM_AUDIO_CLOSE_RET_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_CLOSE_RET TRC_MRE_BITSTREAM_AUDIO_CLOSE_RET__enum,TRC_MRE_BITSTREAM_AUDIO_CLOSE_RET_size

// TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS
#define TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS_size ""
#define TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS__enum,TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS_size

// TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS_RET
#define TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS_RET_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS_RET TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS_RET__enum,TRC_MRE_BITSTREAM_AUDIO_GET_BUF_STATUS_RET_size

// TRC_MRE_BITSTREAM_AUDIO_PUT_DATA
#define TRC_MRE_BITSTREAM_AUDIO_PUT_DATA_size "dddd"
#define TRC_MRE_BITSTREAM_AUDIO_PUT_DATA TRC_MRE_BITSTREAM_AUDIO_PUT_DATA__enum,TRC_MRE_BITSTREAM_AUDIO_PUT_DATA_size

// TRC_MRE_BITSTREAM_AUDIO_PUT_FRAME
#define TRC_MRE_BITSTREAM_AUDIO_PUT_FRAME_size "dddd"
#define TRC_MRE_BITSTREAM_AUDIO_PUT_FRAME TRC_MRE_BITSTREAM_AUDIO_PUT_FRAME__enum,TRC_MRE_BITSTREAM_AUDIO_PUT_FRAME_size

// TRC_MRE_BITSTREAM_AUDIO_START
#define TRC_MRE_BITSTREAM_AUDIO_START_size "ddd"
#define TRC_MRE_BITSTREAM_AUDIO_START TRC_MRE_BITSTREAM_AUDIO_START__enum,TRC_MRE_BITSTREAM_AUDIO_START_size

// TRC_MRE_BITSTREAM_AUDIO_START_NOT_FG
#define TRC_MRE_BITSTREAM_AUDIO_START_NOT_FG_size ""
#define TRC_MRE_BITSTREAM_AUDIO_START_NOT_FG TRC_MRE_BITSTREAM_AUDIO_START_NOT_FG__enum,TRC_MRE_BITSTREAM_AUDIO_START_NOT_FG_size

// TRC_MRE_BITSTREAM_AUDIO_START_RET
#define TRC_MRE_BITSTREAM_AUDIO_START_RET_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_START_RET TRC_MRE_BITSTREAM_AUDIO_START_RET__enum,TRC_MRE_BITSTREAM_AUDIO_START_RET_size

// TRC_MRE_BITSTREAM_AUDIO_STOP
#define TRC_MRE_BITSTREAM_AUDIO_STOP_size "dd"
#define TRC_MRE_BITSTREAM_AUDIO_STOP TRC_MRE_BITSTREAM_AUDIO_STOP__enum,TRC_MRE_BITSTREAM_AUDIO_STOP_size

// TRC_MRE_BITSTREAM_AUDIO_STOP_RET
#define TRC_MRE_BITSTREAM_AUDIO_STOP_RET_size "d"
#define TRC_MRE_BITSTREAM_AUDIO_STOP_RET TRC_MRE_BITSTREAM_AUDIO_STOP_RET__enum,TRC_MRE_BITSTREAM_AUDIO_STOP_RET_size

// TRC_MRE_BITSTREAM_VIDEO_REG_FAIL
#define TRC_MRE_BITSTREAM_VIDEO_REG_FAIL_size "d"
#define TRC_MRE_BITSTREAM_VIDEO_REG_FAIL TRC_MRE_BITSTREAM_VIDEO_REG_FAIL__enum,TRC_MRE_BITSTREAM_VIDEO_REG_FAIL_size

// TRC_MRE_BITSTREAM_VIDEO_MOD_PROC
#define TRC_MRE_BITSTREAM_VIDEO_MOD_PROC_size "d"
#define TRC_MRE_BITSTREAM_VIDEO_MOD_PROC TRC_MRE_BITSTREAM_VIDEO_MOD_PROC__enum,TRC_MRE_BITSTREAM_VIDEO_MOD_PROC_size

// TRC_MRE_BITSTREAM_VIDEO_RELEASE_CB_INFO
#define TRC_MRE_BITSTREAM_VIDEO_RELEASE_CB_INFO_size "ddd"
#define TRC_MRE_BITSTREAM_VIDEO_RELEASE_CB_INFO TRC_MRE_BITSTREAM_VIDEO_RELEASE_CB_INFO__enum,TRC_MRE_BITSTREAM_VIDEO_RELEASE_CB_INFO_size

// TRC_MRE_BITSTREAM_VIDEO_FINIALIZE
#define TRC_MRE_BITSTREAM_VIDEO_FINIALIZE_size ""
#define TRC_MRE_BITSTREAM_VIDEO_FINIALIZE TRC_MRE_BITSTREAM_VIDEO_FINIALIZE__enum,TRC_MRE_BITSTREAM_VIDEO_FINIALIZE_size

// TRC_MRE_SYS_START_ENV
#define TRC_MRE_SYS_START_ENV_size "ddd"
#define TRC_MRE_SYS_START_ENV TRC_MRE_SYS_START_ENV__enum,TRC_MRE_SYS_START_ENV_size

// TRC_MRE_SYS_START_ENV_ERR
#define TRC_MRE_SYS_START_ENV_ERR_size "dd"
#define TRC_MRE_SYS_START_ENV_ERR TRC_MRE_SYS_START_ENV_ERR__enum,TRC_MRE_SYS_START_ENV_ERR_size

// TRC_MRE_SYS_START_ENV_ADM_ID
#define TRC_MRE_SYS_START_ENV_ADM_ID_size "d"
#define TRC_MRE_SYS_START_ENV_ADM_ID TRC_MRE_SYS_START_ENV_ADM_ID__enum,TRC_MRE_SYS_START_ENV_ADM_ID_size

// TRC_MRE_SYS_START_ENV_VER
#define TRC_MRE_SYS_START_ENV_VER_size "d"
#define TRC_MRE_SYS_START_ENV_VER TRC_MRE_SYS_START_ENV_VER__enum,TRC_MRE_SYS_START_ENV_VER_size

// TRC_MRE_SYS_START_ENV_VAM_CB
#define TRC_MRE_SYS_START_ENV_VAM_CB_size "d"
#define TRC_MRE_SYS_START_ENV_VAM_CB TRC_MRE_SYS_START_ENV_VAM_CB__enum,TRC_MRE_SYS_START_ENV_VAM_CB_size

// TRC_MRE_SYS_START_ENV_END
#define TRC_MRE_SYS_START_ENV_END_size ""
#define TRC_MRE_SYS_START_ENV_END TRC_MRE_SYS_START_ENV_END__enum,TRC_MRE_SYS_START_ENV_END_size

// TRC_MRE_SYS_STOP_ENV
#define TRC_MRE_SYS_STOP_ENV_size "d"
#define TRC_MRE_SYS_STOP_ENV TRC_MRE_SYS_STOP_ENV__enum,TRC_MRE_SYS_STOP_ENV_size

// TRC_MRE_SYS_STOP_ENV_END
#define TRC_MRE_SYS_STOP_ENV_END_size ""
#define TRC_MRE_SYS_STOP_ENV_END TRC_MRE_SYS_STOP_ENV_END__enum,TRC_MRE_SYS_STOP_ENV_END_size

// TRC_MRE_SYS_DEL_CB
#define TRC_MRE_SYS_DEL_CB_size "d"
#define TRC_MRE_SYS_DEL_CB TRC_MRE_SYS_DEL_CB__enum,TRC_MRE_SYS_DEL_CB_size

// TRC_MRE_SYS_DEL_CB_END
#define TRC_MRE_SYS_DEL_CB_END_size ""
#define TRC_MRE_SYS_DEL_CB_END TRC_MRE_SYS_DEL_CB_END__enum,TRC_MRE_SYS_DEL_CB_END_size

// TRC_MRE_SYS_BACK_HISTORY
#define TRC_MRE_SYS_BACK_HISTORY_size ""
#define TRC_MRE_SYS_BACK_HISTORY TRC_MRE_SYS_BACK_HISTORY__enum,TRC_MRE_SYS_BACK_HISTORY_size

// TRC_MRE_SYS_BACK_HISTORY_GO
#define TRC_MRE_SYS_BACK_HISTORY_GO_size ""
#define TRC_MRE_SYS_BACK_HISTORY_GO TRC_MRE_SYS_BACK_HISTORY_GO__enum,TRC_MRE_SYS_BACK_HISTORY_GO_size

// TRC_MRE_SYS_BACK_HISTORY_END
#define TRC_MRE_SYS_BACK_HISTORY_END_size ""
#define TRC_MRE_SYS_BACK_HISTORY_END TRC_MRE_SYS_BACK_HISTORY_END__enum,TRC_MRE_SYS_BACK_HISTORY_END_size

// TRC_MRE_SYS_START_APP
#define TRC_MRE_SYS_START_APP_size "dd"
#define TRC_MRE_SYS_START_APP TRC_MRE_SYS_START_APP__enum,TRC_MRE_SYS_START_APP_size

// TRC_MRE_SYS_START_APP_END
#define TRC_MRE_SYS_START_APP_END_size "dd"
#define TRC_MRE_SYS_START_APP_END TRC_MRE_SYS_START_APP_END__enum,TRC_MRE_SYS_START_APP_END_size

// TRC_MRE_SYS_ERR_NO_MEM
#define TRC_MRE_SYS_ERR_NO_MEM_size "dd"
#define TRC_MRE_SYS_ERR_NO_MEM TRC_MRE_SYS_ERR_NO_MEM__enum,TRC_MRE_SYS_ERR_NO_MEM_size

// TRC_MRE_PMNG_INIT
#define TRC_MRE_PMNG_INIT_size "d"
#define TRC_MRE_PMNG_INIT TRC_MRE_PMNG_INIT__enum,TRC_MRE_PMNG_INIT_size

// TRC_MRE_PMNG_CREATE_PROCESS
#define TRC_MRE_PMNG_CREATE_PROCESS_size "ddd"
#define TRC_MRE_PMNG_CREATE_PROCESS TRC_MRE_PMNG_CREATE_PROCESS__enum,TRC_MRE_PMNG_CREATE_PROCESS_size

// TRC_MRE_PMNG_CREATE_OPEN
#define TRC_MRE_PMNG_CREATE_OPEN_size ""
#define TRC_MRE_PMNG_CREATE_OPEN TRC_MRE_PMNG_CREATE_OPEN__enum,TRC_MRE_PMNG_CREATE_OPEN_size

// TRC_MSG_LDR_UNZIP
#define TRC_MSG_LDR_UNZIP_size "dddd"
#define TRC_MSG_LDR_UNZIP TRC_MSG_LDR_UNZIP__enum,TRC_MSG_LDR_UNZIP_size

// TRC_MRE_LDR_LOAD_INFO1
#define TRC_MRE_LDR_LOAD_INFO1_size "dddd"
#define TRC_MRE_LDR_LOAD_INFO1 TRC_MRE_LDR_LOAD_INFO1__enum,TRC_MRE_LDR_LOAD_INFO1_size

// TRC_MRE_LDR_LOAD_INFO2
#define TRC_MRE_LDR_LOAD_INFO2_size "dd"
#define TRC_MRE_LDR_LOAD_INFO2 TRC_MRE_LDR_LOAD_INFO2__enum,TRC_MRE_LDR_LOAD_INFO2_size

// TRC_MRE_LDR_LOAD_INFO3
#define TRC_MRE_LDR_LOAD_INFO3_size "d"
#define TRC_MRE_LDR_LOAD_INFO3 TRC_MRE_LDR_LOAD_INFO3__enum,TRC_MRE_LDR_LOAD_INFO3_size

// TRC_MRE_LDR_LOAD_INFO4
#define TRC_MRE_LDR_LOAD_INFO4_size "ddddddddd"
#define TRC_MRE_LDR_LOAD_INFO4 TRC_MRE_LDR_LOAD_INFO4__enum,TRC_MRE_LDR_LOAD_INFO4_size

// TRC_MRE_LDR_LOAD_INFO5
#define TRC_MRE_LDR_LOAD_INFO5_size "ddddddddd"
#define TRC_MRE_LDR_LOAD_INFO5 TRC_MRE_LDR_LOAD_INFO5__enum,TRC_MRE_LDR_LOAD_INFO5_size

// TRC_MRE_LDR_ROM_Z_ADS
#define TRC_MRE_LDR_ROM_Z_ADS_size "ddd"
#define TRC_MRE_LDR_ROM_Z_ADS TRC_MRE_LDR_ROM_Z_ADS__enum,TRC_MRE_LDR_ROM_Z_ADS_size

// TRC_MRE_LDR_ROM_N_ADS
#define TRC_MRE_LDR_ROM_N_ADS_size "ddd"
#define TRC_MRE_LDR_ROM_N_ADS TRC_MRE_LDR_ROM_N_ADS__enum,TRC_MRE_LDR_ROM_N_ADS_size

// TRC_MRE_LDR_FILE_Z_ADS
#define TRC_MRE_LDR_FILE_Z_ADS_size "ddd"
#define TRC_MRE_LDR_FILE_Z_ADS TRC_MRE_LDR_FILE_Z_ADS__enum,TRC_MRE_LDR_FILE_Z_ADS_size

// TRC_MRE_LDR_FILE_N_ADS
#define TRC_MRE_LDR_FILE_N_ADS_size "ddd"
#define TRC_MRE_LDR_FILE_N_ADS TRC_MRE_LDR_FILE_N_ADS__enum,TRC_MRE_LDR_FILE_N_ADS_size

// TRC_MRE_LDR_ROM_Z_SYSV
#define TRC_MRE_LDR_ROM_Z_SYSV_size "ddd"
#define TRC_MRE_LDR_ROM_Z_SYSV TRC_MRE_LDR_ROM_Z_SYSV__enum,TRC_MRE_LDR_ROM_Z_SYSV_size

// TRC_MRE_LDR_ROM_N_SYSV
#define TRC_MRE_LDR_ROM_N_SYSV_size "ddd"
#define TRC_MRE_LDR_ROM_N_SYSV TRC_MRE_LDR_ROM_N_SYSV__enum,TRC_MRE_LDR_ROM_N_SYSV_size

// TRC_MRE_LDR_FILE_Z_SYSV
#define TRC_MRE_LDR_FILE_Z_SYSV_size "ddd"
#define TRC_MRE_LDR_FILE_Z_SYSV TRC_MRE_LDR_FILE_Z_SYSV__enum,TRC_MRE_LDR_FILE_Z_SYSV_size

// TRC_MRE_LDR_FILE_N_SYSV
#define TRC_MRE_LDR_FILE_N_SYSV_size "ddd"
#define TRC_MRE_LDR_FILE_N_SYSV TRC_MRE_LDR_FILE_N_SYSV__enum,TRC_MRE_LDR_FILE_N_SYSV_size

// TRC_MRE_LDR_ROM_SYSV_FIX
#define TRC_MRE_LDR_ROM_SYSV_FIX_size "ddd"
#define TRC_MRE_LDR_ROM_SYSV_FIX TRC_MRE_LDR_ROM_SYSV_FIX__enum,TRC_MRE_LDR_ROM_SYSV_FIX_size

// TRC_MRE_LDR_FILE_SYSV_FIX
#define TRC_MRE_LDR_FILE_SYSV_FIX_size "ddd"
#define TRC_MRE_LDR_FILE_SYSV_FIX TRC_MRE_LDR_FILE_SYSV_FIX__enum,TRC_MRE_LDR_FILE_SYSV_FIX_size

// TRC_MRE_LDR_SYSV_FIX
#define TRC_MRE_LDR_SYSV_FIX_size "ddd"
#define TRC_MRE_LDR_SYSV_FIX TRC_MRE_LDR_SYSV_FIX__enum,TRC_MRE_LDR_SYSV_FIX_size

// TRC_MRE_LDR_RORW_OVERLAPPED
#define TRC_MRE_LDR_RORW_OVERLAPPED_size "dd"
#define TRC_MRE_LDR_RORW_OVERLAPPED TRC_MRE_LDR_RORW_OVERLAPPED__enum,TRC_MRE_LDR_RORW_OVERLAPPED_size

// TRC_MRE_PRELDR_READ
#define TRC_MRE_PRELDR_READ_size "ddd"
#define TRC_MRE_PRELDR_READ TRC_MRE_PRELDR_READ__enum,TRC_MRE_PRELDR_READ_size

// TRC_MRE_PRELDR_PRELOAD
#define TRC_MRE_PRELDR_PRELOAD_size "ddd"
#define TRC_MRE_PRELDR_PRELOAD TRC_MRE_PRELDR_PRELOAD__enum,TRC_MRE_PRELDR_PRELOAD_size

// TRC_MRE_PRELDR_PRELOAD_RORW
#define TRC_MRE_PRELDR_PRELOAD_RORW_size "ddd"
#define TRC_MRE_PRELDR_PRELOAD_RORW TRC_MRE_PRELDR_PRELOAD_RORW__enum,TRC_MRE_PRELDR_PRELOAD_RORW_size

// TRC_MRE_PRELDR_LOAD
#define TRC_MRE_PRELDR_LOAD_size "ddd"
#define TRC_MRE_PRELDR_LOAD TRC_MRE_PRELDR_LOAD__enum,TRC_MRE_PRELDR_LOAD_size

// TRC_MRE_ELFLDR_RELOC1
#define TRC_MRE_ELFLDR_RELOC1_size "d"
#define TRC_MRE_ELFLDR_RELOC1 TRC_MRE_ELFLDR_RELOC1__enum,TRC_MRE_ELFLDR_RELOC1_size

// TRC_MRE_ELFLDR_RELOC2
#define TRC_MRE_ELFLDR_RELOC2_size "d"
#define TRC_MRE_ELFLDR_RELOC2 TRC_MRE_ELFLDR_RELOC2__enum,TRC_MRE_ELFLDR_RELOC2_size

// TRC_MRE_ELFLDR_RELOC3
#define TRC_MRE_ELFLDR_RELOC3_size "dd"
#define TRC_MRE_ELFLDR_RELOC3 TRC_MRE_ELFLDR_RELOC3__enum,TRC_MRE_ELFLDR_RELOC3_size

// TRC_MRE_ELFLDR_RESOLVE1
#define TRC_MRE_ELFLDR_RESOLVE1_size ""
#define TRC_MRE_ELFLDR_RESOLVE1 TRC_MRE_ELFLDR_RESOLVE1__enum,TRC_MRE_ELFLDR_RESOLVE1_size

// TRC_MRE_ELFLDR_RESOLVE2
#define TRC_MRE_ELFLDR_RESOLVE2_size "dd"
#define TRC_MRE_ELFLDR_RESOLVE2 TRC_MRE_ELFLDR_RESOLVE2__enum,TRC_MRE_ELFLDR_RESOLVE2_size

// TRC_MRE_ELFLDR_RESOLVE3
#define TRC_MRE_ELFLDR_RESOLVE3_size ""
#define TRC_MRE_ELFLDR_RESOLVE3 TRC_MRE_ELFLDR_RESOLVE3__enum,TRC_MRE_ELFLDR_RESOLVE3_size

// TRC_MRE_ELFLDR_RESOLVE4
#define TRC_MRE_ELFLDR_RESOLVE4_size "d"
#define TRC_MRE_ELFLDR_RESOLVE4 TRC_MRE_ELFLDR_RESOLVE4__enum,TRC_MRE_ELFLDR_RESOLVE4_size

// TRC_MRE_VMIO_STARTUP_EMAIL1
#define TRC_MRE_VMIO_STARTUP_EMAIL1_size ""
#define TRC_MRE_VMIO_STARTUP_EMAIL1 TRC_MRE_VMIO_STARTUP_EMAIL1__enum,TRC_MRE_VMIO_STARTUP_EMAIL1_size

// TRC_MRE_VMIO_STARTUP_EMAIL2
#define TRC_MRE_VMIO_STARTUP_EMAIL2_size "dd"
#define TRC_MRE_VMIO_STARTUP_EMAIL2 TRC_MRE_VMIO_STARTUP_EMAIL2__enum,TRC_MRE_VMIO_STARTUP_EMAIL2_size

// TRC_MRE_VMIO_FILE_COPY_S
#define TRC_MRE_VMIO_FILE_COPY_S_size "dd"
#define TRC_MRE_VMIO_FILE_COPY_S TRC_MRE_VMIO_FILE_COPY_S__enum,TRC_MRE_VMIO_FILE_COPY_S_size

// TRC_MRE_VMIO_FILE_COPY_E
#define TRC_MRE_VMIO_FILE_COPY_E_size "dd"
#define TRC_MRE_VMIO_FILE_COPY_E TRC_MRE_VMIO_FILE_COPY_E__enum,TRC_MRE_VMIO_FILE_COPY_E_size

// TRC_MRE_VMIO_FILE_COPY_E1
#define TRC_MRE_VMIO_FILE_COPY_E1_size "dd"
#define TRC_MRE_VMIO_FILE_COPY_E1 TRC_MRE_VMIO_FILE_COPY_E1__enum,TRC_MRE_VMIO_FILE_COPY_E1_size

// TRC_MRE_VMIO_FILE_COPY_E2
#define TRC_MRE_VMIO_FILE_COPY_E2_size "dd"
#define TRC_MRE_VMIO_FILE_COPY_E2 TRC_MRE_VMIO_FILE_COPY_E2__enum,TRC_MRE_VMIO_FILE_COPY_E2_size

// TRC_MRE_VMIO_FILE_COPY_LOG
#define TRC_MRE_VMIO_FILE_COPY_LOG_size "dddddddd"
#define TRC_MRE_VMIO_FILE_COPY_LOG TRC_MRE_VMIO_FILE_COPY_LOG__enum,TRC_MRE_VMIO_FILE_COPY_LOG_size

// TRC_MRE_VMIO_MTOUCH_S
#define TRC_MRE_VMIO_MTOUCH_S_size "dd"
#define TRC_MRE_VMIO_MTOUCH_S TRC_MRE_VMIO_MTOUCH_S__enum,TRC_MRE_VMIO_MTOUCH_S_size

// TRC_MRE_VMIO_MTOUCH_E
#define TRC_MRE_VMIO_MTOUCH_E_size "dd"
#define TRC_MRE_VMIO_MTOUCH_E TRC_MRE_VMIO_MTOUCH_E__enum,TRC_MRE_VMIO_MTOUCH_E_size

// TRC_MRE_VMIO_MTOUCH_E1
#define TRC_MRE_VMIO_MTOUCH_E1_size "dd"
#define TRC_MRE_VMIO_MTOUCH_E1 TRC_MRE_VMIO_MTOUCH_E1__enum,TRC_MRE_VMIO_MTOUCH_E1_size

// TRC_MRE_VMIO_MTOUCH_E2
#define TRC_MRE_VMIO_MTOUCH_E2_size "dd"
#define TRC_MRE_VMIO_MTOUCH_E2 TRC_MRE_VMIO_MTOUCH_E2__enum,TRC_MRE_VMIO_MTOUCH_E2_size

// TRC_MRE_VMIO_MTOUCH_E3
#define TRC_MRE_VMIO_MTOUCH_E3_size "dd"
#define TRC_MRE_VMIO_MTOUCH_E3 TRC_MRE_VMIO_MTOUCH_E3__enum,TRC_MRE_VMIO_MTOUCH_E3_size

// TRC_MRE_VMIO_MTOUCH_LOG
#define TRC_MRE_VMIO_MTOUCH_LOG_size "dddddddd"
#define TRC_MRE_VMIO_MTOUCH_LOG TRC_MRE_VMIO_MTOUCH_LOG__enum,TRC_MRE_VMIO_MTOUCH_LOG_size

// TRC_MRE_VMIO_FS_AVAIL_LOG
#define TRC_MRE_VMIO_FS_AVAIL_LOG_size "ddddddd"
#define TRC_MRE_VMIO_FS_AVAIL_LOG TRC_MRE_VMIO_FS_AVAIL_LOG__enum,TRC_MRE_VMIO_FS_AVAIL_LOG_size

// TRC_MRE_VMIO_KEYCODE_S
#define TRC_MRE_VMIO_KEYCODE_S_size "dddd"
#define TRC_MRE_VMIO_KEYCODE_S TRC_MRE_VMIO_KEYCODE_S__enum,TRC_MRE_VMIO_KEYCODE_S_size

// TRC_MRE_VMIO_KEYCODE_E
#define TRC_MRE_VMIO_KEYCODE_E_size "dddd"
#define TRC_MRE_VMIO_KEYCODE_E TRC_MRE_VMIO_KEYCODE_E__enum,TRC_MRE_VMIO_KEYCODE_E_size

// TRC_MRE_VMIO_KEYCODE_E1
#define TRC_MRE_VMIO_KEYCODE_E1_size "dddd"
#define TRC_MRE_VMIO_KEYCODE_E1 TRC_MRE_VMIO_KEYCODE_E1__enum,TRC_MRE_VMIO_KEYCODE_E1_size

// TRC_MRE_SOC_CONNECT
#define TRC_MRE_SOC_CONNECT_size "ddddd"
#define TRC_MRE_SOC_CONNECT TRC_MRE_SOC_CONNECT__enum,TRC_MRE_SOC_CONNECT_size

// TRC_MRE_SOC_CONNECT_WIFI_ACNT_ID
#define TRC_MRE_SOC_CONNECT_WIFI_ACNT_ID_size "d"
#define TRC_MRE_SOC_CONNECT_WIFI_ACNT_ID TRC_MRE_SOC_CONNECT_WIFI_ACNT_ID__enum,TRC_MRE_SOC_CONNECT_WIFI_ACNT_ID_size

// TRC_MRE_SOC_CONNECT_APP_ID
#define TRC_MRE_SOC_CONNECT_APP_ID_size "d"
#define TRC_MRE_SOC_CONNECT_APP_ID TRC_MRE_SOC_CONNECT_APP_ID__enum,TRC_MRE_SOC_CONNECT_APP_ID_size

// TRC_MRE_SOC_CONNECT_DTCNT_ID
#define TRC_MRE_SOC_CONNECT_DTCNT_ID_size "dd"
#define TRC_MRE_SOC_CONNECT_DTCNT_ID TRC_MRE_SOC_CONNECT_DTCNT_ID__enum,TRC_MRE_SOC_CONNECT_DTCNT_ID_size

// TRC_MRE_SOC_CONNECT_CREATED_SOC
#define TRC_MRE_SOC_CONNECT_CREATED_SOC_size "dd"
#define TRC_MRE_SOC_CONNECT_CREATED_SOC TRC_MRE_SOC_CONNECT_CREATED_SOC__enum,TRC_MRE_SOC_CONNECT_CREATED_SOC_size

// TRC_MRE_SOC_CONNECT_GET_HOST
#define TRC_MRE_SOC_CONNECT_GET_HOST_size "d"
#define TRC_MRE_SOC_CONNECT_GET_HOST TRC_MRE_SOC_CONNECT_GET_HOST__enum,TRC_MRE_SOC_CONNECT_GET_HOST_size

// TRC_MRE_SOC_CONNECT_IP_HOST
#define TRC_MRE_SOC_CONNECT_IP_HOST_size "d"
#define TRC_MRE_SOC_CONNECT_IP_HOST TRC_MRE_SOC_CONNECT_IP_HOST__enum,TRC_MRE_SOC_CONNECT_IP_HOST_size

// TRC_MRE_SOC_CONNECT_WAIT
#define TRC_MRE_SOC_CONNECT_WAIT_size "d"
#define TRC_MRE_SOC_CONNECT_WAIT TRC_MRE_SOC_CONNECT_WAIT__enum,TRC_MRE_SOC_CONNECT_WAIT_size

// TRC_MRE_SOC_CONNECT_ERR_01
#define TRC_MRE_SOC_CONNECT_ERR_01_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_01 TRC_MRE_SOC_CONNECT_ERR_01__enum,TRC_MRE_SOC_CONNECT_ERR_01_size

// TRC_MRE_SOC_CONNECT_ERR_02
#define TRC_MRE_SOC_CONNECT_ERR_02_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_02 TRC_MRE_SOC_CONNECT_ERR_02__enum,TRC_MRE_SOC_CONNECT_ERR_02_size

// TRC_MRE_SOC_CONNECT_ERR_03
#define TRC_MRE_SOC_CONNECT_ERR_03_size "ddd"
#define TRC_MRE_SOC_CONNECT_ERR_03 TRC_MRE_SOC_CONNECT_ERR_03__enum,TRC_MRE_SOC_CONNECT_ERR_03_size

// TRC_MRE_SOC_CONNECT_ERR_04
#define TRC_MRE_SOC_CONNECT_ERR_04_size "ddd"
#define TRC_MRE_SOC_CONNECT_ERR_04 TRC_MRE_SOC_CONNECT_ERR_04__enum,TRC_MRE_SOC_CONNECT_ERR_04_size

// TRC_MRE_SOC_CONNECT_ERR_05
#define TRC_MRE_SOC_CONNECT_ERR_05_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_05 TRC_MRE_SOC_CONNECT_ERR_05__enum,TRC_MRE_SOC_CONNECT_ERR_05_size

// TRC_MRE_SOC_CONNECT_ERR_06
#define TRC_MRE_SOC_CONNECT_ERR_06_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_06 TRC_MRE_SOC_CONNECT_ERR_06__enum,TRC_MRE_SOC_CONNECT_ERR_06_size

// TRC_MRE_SOC_CONNECT_ERR_07
#define TRC_MRE_SOC_CONNECT_ERR_07_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_07 TRC_MRE_SOC_CONNECT_ERR_07__enum,TRC_MRE_SOC_CONNECT_ERR_07_size

// TRC_MRE_SOC_CONNECT_ERR_08
#define TRC_MRE_SOC_CONNECT_ERR_08_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_08 TRC_MRE_SOC_CONNECT_ERR_08__enum,TRC_MRE_SOC_CONNECT_ERR_08_size

// TRC_MRE_SOC_CONNECT_ERR_09
#define TRC_MRE_SOC_CONNECT_ERR_09_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_09 TRC_MRE_SOC_CONNECT_ERR_09__enum,TRC_MRE_SOC_CONNECT_ERR_09_size

// TRC_MRE_SOC_CONNECT_ERR_10
#define TRC_MRE_SOC_CONNECT_ERR_10_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_10 TRC_MRE_SOC_CONNECT_ERR_10__enum,TRC_MRE_SOC_CONNECT_ERR_10_size

// TRC_MRE_SOC_CONNECT_ERR_11
#define TRC_MRE_SOC_CONNECT_ERR_11_size "dd"
#define TRC_MRE_SOC_CONNECT_ERR_11 TRC_MRE_SOC_CONNECT_ERR_11__enum,TRC_MRE_SOC_CONNECT_ERR_11_size

// TRC_MRE_SOC_CLOSE
#define TRC_MRE_SOC_CLOSE_size "d"
#define TRC_MRE_SOC_CLOSE TRC_MRE_SOC_CLOSE__enum,TRC_MRE_SOC_CLOSE_size

// TRC_MRE_SOC_CLOSE_ABORT
#define TRC_MRE_SOC_CLOSE_ABORT_size "d"
#define TRC_MRE_SOC_CLOSE_ABORT TRC_MRE_SOC_CLOSE_ABORT__enum,TRC_MRE_SOC_CLOSE_ABORT_size

// TRC_MRE_SOC_CLOSE_END
#define TRC_MRE_SOC_CLOSE_END_size "d"
#define TRC_MRE_SOC_CLOSE_END TRC_MRE_SOC_CLOSE_END__enum,TRC_MRE_SOC_CLOSE_END_size

// TRC_MRE_SOC_HOST_S
#define TRC_MRE_SOC_HOST_S_size "dd"
#define TRC_MRE_SOC_HOST_S TRC_MRE_SOC_HOST_S__enum,TRC_MRE_SOC_HOST_S_size

// TRC_MRE_SOC_HOST_E
#define TRC_MRE_SOC_HOST_E_size "dd"
#define TRC_MRE_SOC_HOST_E TRC_MRE_SOC_HOST_E__enum,TRC_MRE_SOC_HOST_E_size

// TRC_MRE_SOC_HOST_E1
#define TRC_MRE_SOC_HOST_E1_size "dd"
#define TRC_MRE_SOC_HOST_E1 TRC_MRE_SOC_HOST_E1__enum,TRC_MRE_SOC_HOST_E1_size

// TRC_MRE_SOC_HOST_E2
#define TRC_MRE_SOC_HOST_E2_size "dd"
#define TRC_MRE_SOC_HOST_E2 TRC_MRE_SOC_HOST_E2__enum,TRC_MRE_SOC_HOST_E2_size

// TRC_MRE_SOC_HOST_E3
#define TRC_MRE_SOC_HOST_E3_size "dd"
#define TRC_MRE_SOC_HOST_E3 TRC_MRE_SOC_HOST_E3__enum,TRC_MRE_SOC_HOST_E3_size

// TRC_MRE_SOC_HOST_E4
#define TRC_MRE_SOC_HOST_E4_size "dd"
#define TRC_MRE_SOC_HOST_E4 TRC_MRE_SOC_HOST_E4__enum,TRC_MRE_SOC_HOST_E4_size

// TRC_MRE_SOC_HOST_FAILURE
#define TRC_MRE_SOC_HOST_FAILURE_size "ddd"
#define TRC_MRE_SOC_HOST_FAILURE TRC_MRE_SOC_HOST_FAILURE__enum,TRC_MRE_SOC_HOST_FAILURE_size

// TRC_MRE_SOC_HOST_LOG
#define TRC_MRE_SOC_HOST_LOG_size "dddddddd"
#define TRC_MRE_SOC_HOST_LOG TRC_MRE_SOC_HOST_LOG__enum,TRC_MRE_SOC_HOST_LOG_size

// TRC_MRE_VMHTTP_512
#define TRC_MRE_VMHTTP_512_size "d"
#define TRC_MRE_VMHTTP_512 TRC_MRE_VMHTTP_512__enum,TRC_MRE_VMHTTP_512_size

// TRC_MRE_VMHTTP_554
#define TRC_MRE_VMHTTP_554_size "dd"
#define TRC_MRE_VMHTTP_554 TRC_MRE_VMHTTP_554__enum,TRC_MRE_VMHTTP_554_size

// TRC_MRE_VMHTTP_561
#define TRC_MRE_VMHTTP_561_size "d"
#define TRC_MRE_VMHTTP_561 TRC_MRE_VMHTTP_561__enum,TRC_MRE_VMHTTP_561_size

// TRC_MRE_VMHTTP_563
#define TRC_MRE_VMHTTP_563_size "d"
#define TRC_MRE_VMHTTP_563 TRC_MRE_VMHTTP_563__enum,TRC_MRE_VMHTTP_563_size

// TRC_MRE_VMHTTP_572
#define TRC_MRE_VMHTTP_572_size "dd"
#define TRC_MRE_VMHTTP_572 TRC_MRE_VMHTTP_572__enum,TRC_MRE_VMHTTP_572_size

// TRC_MRE_VMHTTP_578
#define TRC_MRE_VMHTTP_578_size "dd"
#define TRC_MRE_VMHTTP_578 TRC_MRE_VMHTTP_578__enum,TRC_MRE_VMHTTP_578_size

// TRC_MRE_VMHTTP_670
#define TRC_MRE_VMHTTP_670_size "dd"
#define TRC_MRE_VMHTTP_670 TRC_MRE_VMHTTP_670__enum,TRC_MRE_VMHTTP_670_size

// TRC_MRE_VMHTTP_683
#define TRC_MRE_VMHTTP_683_size "ddd"
#define TRC_MRE_VMHTTP_683 TRC_MRE_VMHTTP_683__enum,TRC_MRE_VMHTTP_683_size

// TRC_MRE_VMHTTP_688
#define TRC_MRE_VMHTTP_688_size "dd"
#define TRC_MRE_VMHTTP_688 TRC_MRE_VMHTTP_688__enum,TRC_MRE_VMHTTP_688_size

// TRC_MRE_VMHTTP_692
#define TRC_MRE_VMHTTP_692_size "dd"
#define TRC_MRE_VMHTTP_692 TRC_MRE_VMHTTP_692__enum,TRC_MRE_VMHTTP_692_size

// TRC_MRE_VMHTTP_699
#define TRC_MRE_VMHTTP_699_size "ddd"
#define TRC_MRE_VMHTTP_699 TRC_MRE_VMHTTP_699__enum,TRC_MRE_VMHTTP_699_size

// TRC_MRE_VMHTTP_704
#define TRC_MRE_VMHTTP_704_size "dd"
#define TRC_MRE_VMHTTP_704 TRC_MRE_VMHTTP_704__enum,TRC_MRE_VMHTTP_704_size

// TRC_MRE_VMHTTP_711
#define TRC_MRE_VMHTTP_711_size "dd"
#define TRC_MRE_VMHTTP_711 TRC_MRE_VMHTTP_711__enum,TRC_MRE_VMHTTP_711_size

// TRC_MRE_VMHTTP_869
#define TRC_MRE_VMHTTP_869_size "d"
#define TRC_MRE_VMHTTP_869 TRC_MRE_VMHTTP_869__enum,TRC_MRE_VMHTTP_869_size

// TRC_MRE_VMHTTP_901
#define TRC_MRE_VMHTTP_901_size "d"
#define TRC_MRE_VMHTTP_901 TRC_MRE_VMHTTP_901__enum,TRC_MRE_VMHTTP_901_size

// TRC_MRE_VMHTTP_905
#define TRC_MRE_VMHTTP_905_size "dd"
#define TRC_MRE_VMHTTP_905 TRC_MRE_VMHTTP_905__enum,TRC_MRE_VMHTTP_905_size

// TRC_MRE_VMHTTP_910
#define TRC_MRE_VMHTTP_910_size "d"
#define TRC_MRE_VMHTTP_910 TRC_MRE_VMHTTP_910__enum,TRC_MRE_VMHTTP_910_size

// TRC_MRE_VMHTTP_926
#define TRC_MRE_VMHTTP_926_size "dd"
#define TRC_MRE_VMHTTP_926 TRC_MRE_VMHTTP_926__enum,TRC_MRE_VMHTTP_926_size

// TRC_MRE_VMHTTP_943
#define TRC_MRE_VMHTTP_943_size "d"
#define TRC_MRE_VMHTTP_943 TRC_MRE_VMHTTP_943__enum,TRC_MRE_VMHTTP_943_size

// TRC_MRE_VMHTTP_952
#define TRC_MRE_VMHTTP_952_size "dd"
#define TRC_MRE_VMHTTP_952 TRC_MRE_VMHTTP_952__enum,TRC_MRE_VMHTTP_952_size

// TRC_MRE_VMHTTP_970
#define TRC_MRE_VMHTTP_970_size "d"
#define TRC_MRE_VMHTTP_970 TRC_MRE_VMHTTP_970__enum,TRC_MRE_VMHTTP_970_size

// TRC_MRE_VMHTTP_975
#define TRC_MRE_VMHTTP_975_size "d"
#define TRC_MRE_VMHTTP_975 TRC_MRE_VMHTTP_975__enum,TRC_MRE_VMHTTP_975_size

// TRC_MRE_VMHTTP_1020
#define TRC_MRE_VMHTTP_1020_size "d"
#define TRC_MRE_VMHTTP_1020 TRC_MRE_VMHTTP_1020__enum,TRC_MRE_VMHTTP_1020_size

// TRC_MRE_VMHTTP_1025
#define TRC_MRE_VMHTTP_1025_size "d"
#define TRC_MRE_VMHTTP_1025 TRC_MRE_VMHTTP_1025__enum,TRC_MRE_VMHTTP_1025_size

// TRC_MRE_VMHTTP_1030
#define TRC_MRE_VMHTTP_1030_size "dd"
#define TRC_MRE_VMHTTP_1030 TRC_MRE_VMHTTP_1030__enum,TRC_MRE_VMHTTP_1030_size

// TRC_MRE_VMHTTP_1039
#define TRC_MRE_VMHTTP_1039_size ""
#define TRC_MRE_VMHTTP_1039 TRC_MRE_VMHTTP_1039__enum,TRC_MRE_VMHTTP_1039_size

// TRC_MRE_VMHTTP_1042
#define TRC_MRE_VMHTTP_1042_size "d"
#define TRC_MRE_VMHTTP_1042 TRC_MRE_VMHTTP_1042__enum,TRC_MRE_VMHTTP_1042_size

// TRC_MRE_VMHTTP_1047
#define TRC_MRE_VMHTTP_1047_size "d"
#define TRC_MRE_VMHTTP_1047 TRC_MRE_VMHTTP_1047__enum,TRC_MRE_VMHTTP_1047_size

// TRC_MRE_VMHTTP_1052
#define TRC_MRE_VMHTTP_1052_size "dd"
#define TRC_MRE_VMHTTP_1052 TRC_MRE_VMHTTP_1052__enum,TRC_MRE_VMHTTP_1052_size

// TRC_MRE_VMHTTP_1163
#define TRC_MRE_VMHTTP_1163_size "ddd"
#define TRC_MRE_VMHTTP_1163 TRC_MRE_VMHTTP_1163__enum,TRC_MRE_VMHTTP_1163_size

// TRC_MRE_VMHTTP_1174
#define TRC_MRE_VMHTTP_1174_size "ddd"
#define TRC_MRE_VMHTTP_1174 TRC_MRE_VMHTTP_1174__enum,TRC_MRE_VMHTTP_1174_size

// TRC_MRE_VMHTTP_1186
#define TRC_MRE_VMHTTP_1186_size "ddd"
#define TRC_MRE_VMHTTP_1186 TRC_MRE_VMHTTP_1186__enum,TRC_MRE_VMHTTP_1186_size

// TRC_MRE_VMHTTP_1188
#define TRC_MRE_VMHTTP_1188_size "ddd"
#define TRC_MRE_VMHTTP_1188 TRC_MRE_VMHTTP_1188__enum,TRC_MRE_VMHTTP_1188_size

// TRC_MRE_VMHTTP_1218
#define TRC_MRE_VMHTTP_1218_size "d"
#define TRC_MRE_VMHTTP_1218 TRC_MRE_VMHTTP_1218__enum,TRC_MRE_VMHTTP_1218_size

// TRC_MRE_VMHTTP_1223
#define TRC_MRE_VMHTTP_1223_size "d"
#define TRC_MRE_VMHTTP_1223 TRC_MRE_VMHTTP_1223__enum,TRC_MRE_VMHTTP_1223_size

// TRC_MRE_VMHTTP_1228
#define TRC_MRE_VMHTTP_1228_size "d"
#define TRC_MRE_VMHTTP_1228 TRC_MRE_VMHTTP_1228__enum,TRC_MRE_VMHTTP_1228_size

// TRC_MRE_VMHTTP_1270
#define TRC_MRE_VMHTTP_1270_size "ddd"
#define TRC_MRE_VMHTTP_1270 TRC_MRE_VMHTTP_1270__enum,TRC_MRE_VMHTTP_1270_size

// TRC_MRE_VMHTTP_1294
#define TRC_MRE_VMHTTP_1294_size ""
#define TRC_MRE_VMHTTP_1294 TRC_MRE_VMHTTP_1294__enum,TRC_MRE_VMHTTP_1294_size

// TRC_MRE_VMHTTP_1322
#define TRC_MRE_VMHTTP_1322_size "d"
#define TRC_MRE_VMHTTP_1322 TRC_MRE_VMHTTP_1322__enum,TRC_MRE_VMHTTP_1322_size

// TRC_MRE_VMHTTP_1325
#define TRC_MRE_VMHTTP_1325_size "dd"
#define TRC_MRE_VMHTTP_1325 TRC_MRE_VMHTTP_1325__enum,TRC_MRE_VMHTTP_1325_size

// TRC_MRE_VMHTTP_1330
#define TRC_MRE_VMHTTP_1330_size "dd"
#define TRC_MRE_VMHTTP_1330 TRC_MRE_VMHTTP_1330__enum,TRC_MRE_VMHTTP_1330_size

// TRC_MRE_VMHTTP_1334
#define TRC_MRE_VMHTTP_1334_size "d"
#define TRC_MRE_VMHTTP_1334 TRC_MRE_VMHTTP_1334__enum,TRC_MRE_VMHTTP_1334_size

// TRC_MRE_VMHTTP_1375
#define TRC_MRE_VMHTTP_1375_size "ddd"
#define TRC_MRE_VMHTTP_1375 TRC_MRE_VMHTTP_1375__enum,TRC_MRE_VMHTTP_1375_size

// TRC_MRE_VMHTTP_1389
#define TRC_MRE_VMHTTP_1389_size "dddd"
#define TRC_MRE_VMHTTP_1389 TRC_MRE_VMHTTP_1389__enum,TRC_MRE_VMHTTP_1389_size

// TRC_MRE_VMHTTP_1403
#define TRC_MRE_VMHTTP_1403_size "dd"
#define TRC_MRE_VMHTTP_1403 TRC_MRE_VMHTTP_1403__enum,TRC_MRE_VMHTTP_1403_size

// TRC_MRE_VMHTTP_1405
#define TRC_MRE_VMHTTP_1405_size "ddd"
#define TRC_MRE_VMHTTP_1405 TRC_MRE_VMHTTP_1405__enum,TRC_MRE_VMHTTP_1405_size

// TRC_MRE_VMHTTP_1425
#define TRC_MRE_VMHTTP_1425_size "d"
#define TRC_MRE_VMHTTP_1425 TRC_MRE_VMHTTP_1425__enum,TRC_MRE_VMHTTP_1425_size

// TRC_MRE_VMHTTP_1435
#define TRC_MRE_VMHTTP_1435_size "d"
#define TRC_MRE_VMHTTP_1435 TRC_MRE_VMHTTP_1435__enum,TRC_MRE_VMHTTP_1435_size

// TRC_MRE_VMHTTP_1441
#define TRC_MRE_VMHTTP_1441_size "d"
#define TRC_MRE_VMHTTP_1441 TRC_MRE_VMHTTP_1441__enum,TRC_MRE_VMHTTP_1441_size

// TRC_MRE_VMHTTP_1447
#define TRC_MRE_VMHTTP_1447_size "d"
#define TRC_MRE_VMHTTP_1447 TRC_MRE_VMHTTP_1447__enum,TRC_MRE_VMHTTP_1447_size

// TRC_MRE_VMHTTP_1457
#define TRC_MRE_VMHTTP_1457_size "dddd"
#define TRC_MRE_VMHTTP_1457 TRC_MRE_VMHTTP_1457__enum,TRC_MRE_VMHTTP_1457_size

// TRC_MRE_VMHTTP_1476
#define TRC_MRE_VMHTTP_1476_size ""
#define TRC_MRE_VMHTTP_1476 TRC_MRE_VMHTTP_1476__enum,TRC_MRE_VMHTTP_1476_size

// TRC_MRE_VMHTTP_1482
#define TRC_MRE_VMHTTP_1482_size "d"
#define TRC_MRE_VMHTTP_1482 TRC_MRE_VMHTTP_1482__enum,TRC_MRE_VMHTTP_1482_size

// TRC_MRE_VMHTTP_1492
#define TRC_MRE_VMHTTP_1492_size "d"
#define TRC_MRE_VMHTTP_1492 TRC_MRE_VMHTTP_1492__enum,TRC_MRE_VMHTTP_1492_size

// TRC_MRE_VMHTTP_1498
#define TRC_MRE_VMHTTP_1498_size "d"
#define TRC_MRE_VMHTTP_1498 TRC_MRE_VMHTTP_1498__enum,TRC_MRE_VMHTTP_1498_size

// TRC_MRE_VMHTTP_1504
#define TRC_MRE_VMHTTP_1504_size "d"
#define TRC_MRE_VMHTTP_1504 TRC_MRE_VMHTTP_1504__enum,TRC_MRE_VMHTTP_1504_size

// TRC_MRE_VMHTTP_1515
#define TRC_MRE_VMHTTP_1515_size ""
#define TRC_MRE_VMHTTP_1515 TRC_MRE_VMHTTP_1515__enum,TRC_MRE_VMHTTP_1515_size

// TRC_MRE_VMHTTP_1530
#define TRC_MRE_VMHTTP_1530_size ""
#define TRC_MRE_VMHTTP_1530 TRC_MRE_VMHTTP_1530__enum,TRC_MRE_VMHTTP_1530_size

// TRC_MRE_VMHTTP_1549
#define TRC_MRE_VMHTTP_1549_size "d"
#define TRC_MRE_VMHTTP_1549 TRC_MRE_VMHTTP_1549__enum,TRC_MRE_VMHTTP_1549_size

// TRC_MRE_VMHTTP_1559
#define TRC_MRE_VMHTTP_1559_size "d"
#define TRC_MRE_VMHTTP_1559 TRC_MRE_VMHTTP_1559__enum,TRC_MRE_VMHTTP_1559_size

// TRC_MRE_VMHTTP_1565
#define TRC_MRE_VMHTTP_1565_size "d"
#define TRC_MRE_VMHTTP_1565 TRC_MRE_VMHTTP_1565__enum,TRC_MRE_VMHTTP_1565_size

// TRC_MRE_VMHTTP_1571
#define TRC_MRE_VMHTTP_1571_size "d"
#define TRC_MRE_VMHTTP_1571 TRC_MRE_VMHTTP_1571__enum,TRC_MRE_VMHTTP_1571_size

// TRC_MRE_VMHTTP_1582
#define TRC_MRE_VMHTTP_1582_size "ddd"
#define TRC_MRE_VMHTTP_1582 TRC_MRE_VMHTTP_1582__enum,TRC_MRE_VMHTTP_1582_size

// TRC_MRE_VMHTTP_1592
#define TRC_MRE_VMHTTP_1592_size "dd"
#define TRC_MRE_VMHTTP_1592 TRC_MRE_VMHTTP_1592__enum,TRC_MRE_VMHTTP_1592_size

// TRC_MRE_VMHTTP_1609
#define TRC_MRE_VMHTTP_1609_size "dd"
#define TRC_MRE_VMHTTP_1609 TRC_MRE_VMHTTP_1609__enum,TRC_MRE_VMHTTP_1609_size

// TRC_MRE_VMHTTP_1649
#define TRC_MRE_VMHTTP_1649_size "dd"
#define TRC_MRE_VMHTTP_1649 TRC_MRE_VMHTTP_1649__enum,TRC_MRE_VMHTTP_1649_size

// TRC_MRE_VMHTTP_1674
#define TRC_MRE_VMHTTP_1674_size "d"
#define TRC_MRE_VMHTTP_1674 TRC_MRE_VMHTTP_1674__enum,TRC_MRE_VMHTTP_1674_size

// TRC_MRE_VMHTTP_1684
#define TRC_MRE_VMHTTP_1684_size "d"
#define TRC_MRE_VMHTTP_1684 TRC_MRE_VMHTTP_1684__enum,TRC_MRE_VMHTTP_1684_size

// TRC_MRE_VMHTTP_1690
#define TRC_MRE_VMHTTP_1690_size "d"
#define TRC_MRE_VMHTTP_1690 TRC_MRE_VMHTTP_1690__enum,TRC_MRE_VMHTTP_1690_size

// TRC_MRE_VMHTTP_1696
#define TRC_MRE_VMHTTP_1696_size "d"
#define TRC_MRE_VMHTTP_1696 TRC_MRE_VMHTTP_1696__enum,TRC_MRE_VMHTTP_1696_size

// TRC_MRE_VMHTTP_1731
#define TRC_MRE_VMHTTP_1731_size ""
#define TRC_MRE_VMHTTP_1731 TRC_MRE_VMHTTP_1731__enum,TRC_MRE_VMHTTP_1731_size

// TRC_MRE_VMHTTP_1734
#define TRC_MRE_VMHTTP_1734_size "d"
#define TRC_MRE_VMHTTP_1734 TRC_MRE_VMHTTP_1734__enum,TRC_MRE_VMHTTP_1734_size

// TRC_MRE_VMHTTP_1749
#define TRC_MRE_VMHTTP_1749_size ""
#define TRC_MRE_VMHTTP_1749 TRC_MRE_VMHTTP_1749__enum,TRC_MRE_VMHTTP_1749_size

// TRC_MRE_VMHTTP_1771
#define TRC_MRE_VMHTTP_1771_size "d"
#define TRC_MRE_VMHTTP_1771 TRC_MRE_VMHTTP_1771__enum,TRC_MRE_VMHTTP_1771_size

// TRC_MRE_VMHTTP_1779
#define TRC_MRE_VMHTTP_1779_size "d"
#define TRC_MRE_VMHTTP_1779 TRC_MRE_VMHTTP_1779__enum,TRC_MRE_VMHTTP_1779_size

// TRC_MRE_VMHTTP_1784
#define TRC_MRE_VMHTTP_1784_size "d"
#define TRC_MRE_VMHTTP_1784 TRC_MRE_VMHTTP_1784__enum,TRC_MRE_VMHTTP_1784_size

// TRC_MRE_VMHTTP_1789
#define TRC_MRE_VMHTTP_1789_size "d"
#define TRC_MRE_VMHTTP_1789 TRC_MRE_VMHTTP_1789__enum,TRC_MRE_VMHTTP_1789_size

// TRC_MRE_VMHTTP_1808
#define TRC_MRE_VMHTTP_1808_size ""
#define TRC_MRE_VMHTTP_1808 TRC_MRE_VMHTTP_1808__enum,TRC_MRE_VMHTTP_1808_size

// TRC_MRE_VMHTTP_1818
#define TRC_MRE_VMHTTP_1818_size "d"
#define TRC_MRE_VMHTTP_1818 TRC_MRE_VMHTTP_1818__enum,TRC_MRE_VMHTTP_1818_size

// TRC_MRE_VMHTTP_1863
#define TRC_MRE_VMHTTP_1863_size "d"
#define TRC_MRE_VMHTTP_1863 TRC_MRE_VMHTTP_1863__enum,TRC_MRE_VMHTTP_1863_size

// TRC_MRE_VMHTTP_1876
#define TRC_MRE_VMHTTP_1876_size "d"
#define TRC_MRE_VMHTTP_1876 TRC_MRE_VMHTTP_1876__enum,TRC_MRE_VMHTTP_1876_size

// TRC_MRE_VMHTTP_1884
#define TRC_MRE_VMHTTP_1884_size "d"
#define TRC_MRE_VMHTTP_1884 TRC_MRE_VMHTTP_1884__enum,TRC_MRE_VMHTTP_1884_size

// TRC_MRE_VMHTTP_1888
#define TRC_MRE_VMHTTP_1888_size "d"
#define TRC_MRE_VMHTTP_1888 TRC_MRE_VMHTTP_1888__enum,TRC_MRE_VMHTTP_1888_size

// TRC_MRE_VMHTTP_1908
#define TRC_MRE_VMHTTP_1908_size ""
#define TRC_MRE_VMHTTP_1908 TRC_MRE_VMHTTP_1908__enum,TRC_MRE_VMHTTP_1908_size

// TRC_MRE_VMHTTP_1934
#define TRC_MRE_VMHTTP_1934_size ""
#define TRC_MRE_VMHTTP_1934 TRC_MRE_VMHTTP_1934__enum,TRC_MRE_VMHTTP_1934_size

// TRC_MRE_VMHTTP_1995
#define TRC_MRE_VMHTTP_1995_size "d"
#define TRC_MRE_VMHTTP_1995 TRC_MRE_VMHTTP_1995__enum,TRC_MRE_VMHTTP_1995_size

// TRC_MRE_VMHTTP_2005
#define TRC_MRE_VMHTTP_2005_size "d"
#define TRC_MRE_VMHTTP_2005 TRC_MRE_VMHTTP_2005__enum,TRC_MRE_VMHTTP_2005_size

// TRC_MRE_VMHTTP_2011
#define TRC_MRE_VMHTTP_2011_size "d"
#define TRC_MRE_VMHTTP_2011 TRC_MRE_VMHTTP_2011__enum,TRC_MRE_VMHTTP_2011_size

// TRC_MRE_VMHTTP_2017
#define TRC_MRE_VMHTTP_2017_size "d"
#define TRC_MRE_VMHTTP_2017 TRC_MRE_VMHTTP_2017__enum,TRC_MRE_VMHTTP_2017_size

// TRC_MRE_VMHTTP_2028
#define TRC_MRE_VMHTTP_2028_size "d"
#define TRC_MRE_VMHTTP_2028 TRC_MRE_VMHTTP_2028__enum,TRC_MRE_VMHTTP_2028_size

// TRC_MRE_VMHTTP_2042
#define TRC_MRE_VMHTTP_2042_size "dd"
#define TRC_MRE_VMHTTP_2042 TRC_MRE_VMHTTP_2042__enum,TRC_MRE_VMHTTP_2042_size

// TRC_MRE_VMHTTP_2071
#define TRC_MRE_VMHTTP_2071_size "ddd"
#define TRC_MRE_VMHTTP_2071 TRC_MRE_VMHTTP_2071__enum,TRC_MRE_VMHTTP_2071_size

// TRC_MRE_VMHTTP_2085
#define TRC_MRE_VMHTTP_2085_size ""
#define TRC_MRE_VMHTTP_2085 TRC_MRE_VMHTTP_2085__enum,TRC_MRE_VMHTTP_2085_size

// TRC_MRE_VMHTTP_2113
#define TRC_MRE_VMHTTP_2113_size "dd"
#define TRC_MRE_VMHTTP_2113 TRC_MRE_VMHTTP_2113__enum,TRC_MRE_VMHTTP_2113_size

// TRC_MRE_VMHTTP_2120
#define TRC_MRE_VMHTTP_2120_size ""
#define TRC_MRE_VMHTTP_2120 TRC_MRE_VMHTTP_2120__enum,TRC_MRE_VMHTTP_2120_size

// TRC_MRE_VMHTTP_2128
#define TRC_MRE_VMHTTP_2128_size ""
#define TRC_MRE_VMHTTP_2128 TRC_MRE_VMHTTP_2128__enum,TRC_MRE_VMHTTP_2128_size

// TRC_MRE_VMHTTP_2139
#define TRC_MRE_VMHTTP_2139_size "dd"
#define TRC_MRE_VMHTTP_2139 TRC_MRE_VMHTTP_2139__enum,TRC_MRE_VMHTTP_2139_size

// TRC_MRE_VMHTTP_2197
#define TRC_MRE_VMHTTP_2197_size ""
#define TRC_MRE_VMHTTP_2197 TRC_MRE_VMHTTP_2197__enum,TRC_MRE_VMHTTP_2197_size

// TRC_MRE_VMHTTP_2250
#define TRC_MRE_VMHTTP_2250_size ""
#define TRC_MRE_VMHTTP_2250 TRC_MRE_VMHTTP_2250__enum,TRC_MRE_VMHTTP_2250_size

// TRC_MRE_VMHTTP_2293
#define TRC_MRE_VMHTTP_2293_size "ddd"
#define TRC_MRE_VMHTTP_2293 TRC_MRE_VMHTTP_2293__enum,TRC_MRE_VMHTTP_2293_size

// TRC_MRE_VMHTTP_2299
#define TRC_MRE_VMHTTP_2299_size "d"
#define TRC_MRE_VMHTTP_2299 TRC_MRE_VMHTTP_2299__enum,TRC_MRE_VMHTTP_2299_size

// TRC_MRE_VMHTTP_2308
#define TRC_MRE_VMHTTP_2308_size "d"
#define TRC_MRE_VMHTTP_2308 TRC_MRE_VMHTTP_2308__enum,TRC_MRE_VMHTTP_2308_size

// TRC_MRE_VMHTTP_2322
#define TRC_MRE_VMHTTP_2322_size "d"
#define TRC_MRE_VMHTTP_2322 TRC_MRE_VMHTTP_2322__enum,TRC_MRE_VMHTTP_2322_size

// TRC_MRE_VMHTTP_2352
#define TRC_MRE_VMHTTP_2352_size "d"
#define TRC_MRE_VMHTTP_2352 TRC_MRE_VMHTTP_2352__enum,TRC_MRE_VMHTTP_2352_size

// TRC_MRE_VMHTTP_2361
#define TRC_MRE_VMHTTP_2361_size "dd"
#define TRC_MRE_VMHTTP_2361 TRC_MRE_VMHTTP_2361__enum,TRC_MRE_VMHTTP_2361_size

// TRC_MRE_VMHTTP_2392
#define TRC_MRE_VMHTTP_2392_size "d"
#define TRC_MRE_VMHTTP_2392 TRC_MRE_VMHTTP_2392__enum,TRC_MRE_VMHTTP_2392_size

// TRC_MRE_VMHTTP_2408
#define TRC_MRE_VMHTTP_2408_size "d"
#define TRC_MRE_VMHTTP_2408 TRC_MRE_VMHTTP_2408__enum,TRC_MRE_VMHTTP_2408_size

// TRC_MRE_VMHTTP_2424
#define TRC_MRE_VMHTTP_2424_size "d"
#define TRC_MRE_VMHTTP_2424 TRC_MRE_VMHTTP_2424__enum,TRC_MRE_VMHTTP_2424_size

// TRC_MRE_VMHTTP_2440
#define TRC_MRE_VMHTTP_2440_size "dd"
#define TRC_MRE_VMHTTP_2440 TRC_MRE_VMHTTP_2440__enum,TRC_MRE_VMHTTP_2440_size

// TRC_MRE_VMHTTP_2442
#define TRC_MRE_VMHTTP_2442_size "d"
#define TRC_MRE_VMHTTP_2442 TRC_MRE_VMHTTP_2442__enum,TRC_MRE_VMHTTP_2442_size

// TRC_MRE_VMHTTP_2467
#define TRC_MRE_VMHTTP_2467_size "ddd"
#define TRC_MRE_VMHTTP_2467 TRC_MRE_VMHTTP_2467__enum,TRC_MRE_VMHTTP_2467_size

// TRC_MRE_VMHTTP_2471
#define TRC_MRE_VMHTTP_2471_size "d"
#define TRC_MRE_VMHTTP_2471 TRC_MRE_VMHTTP_2471__enum,TRC_MRE_VMHTTP_2471_size

// TRC_MRE_VMHTTP_2477
#define TRC_MRE_VMHTTP_2477_size "dd"
#define TRC_MRE_VMHTTP_2477 TRC_MRE_VMHTTP_2477__enum,TRC_MRE_VMHTTP_2477_size

// TRC_MRE_VMHTTP_2485
#define TRC_MRE_VMHTTP_2485_size "dd"
#define TRC_MRE_VMHTTP_2485 TRC_MRE_VMHTTP_2485__enum,TRC_MRE_VMHTTP_2485_size

// TRC_MRE_VMHTTP_2491
#define TRC_MRE_VMHTTP_2491_size "d"
#define TRC_MRE_VMHTTP_2491 TRC_MRE_VMHTTP_2491__enum,TRC_MRE_VMHTTP_2491_size

// TRC_MRE_VMHTTP_2495
#define TRC_MRE_VMHTTP_2495_size "ddd"
#define TRC_MRE_VMHTTP_2495 TRC_MRE_VMHTTP_2495__enum,TRC_MRE_VMHTTP_2495_size

// TRC_MRE_VMHTTP_2519
#define TRC_MRE_VMHTTP_2519_size "dd"
#define TRC_MRE_VMHTTP_2519 TRC_MRE_VMHTTP_2519__enum,TRC_MRE_VMHTTP_2519_size

// TRC_MRE_VMHTTP_2520
#define TRC_MRE_VMHTTP_2520_size "d"
#define TRC_MRE_VMHTTP_2520 TRC_MRE_VMHTTP_2520__enum,TRC_MRE_VMHTTP_2520_size

// TRC_MRE_VMHTTP_2531
#define TRC_MRE_VMHTTP_2531_size "d"
#define TRC_MRE_VMHTTP_2531 TRC_MRE_VMHTTP_2531__enum,TRC_MRE_VMHTTP_2531_size

// TRC_MRE_VMHTTP_2557
#define TRC_MRE_VMHTTP_2557_size "d"
#define TRC_MRE_VMHTTP_2557 TRC_MRE_VMHTTP_2557__enum,TRC_MRE_VMHTTP_2557_size

// TRC_MRE_VMHTTP_2563
#define TRC_MRE_VMHTTP_2563_size "d"
#define TRC_MRE_VMHTTP_2563 TRC_MRE_VMHTTP_2563__enum,TRC_MRE_VMHTTP_2563_size

// TRC_MRE_VMHTTP_2612
#define TRC_MRE_VMHTTP_2612_size "d"
#define TRC_MRE_VMHTTP_2612 TRC_MRE_VMHTTP_2612__enum,TRC_MRE_VMHTTP_2612_size

// TRC_MRE_VMHTTP_2621
#define TRC_MRE_VMHTTP_2621_size "d"
#define TRC_MRE_VMHTTP_2621 TRC_MRE_VMHTTP_2621__enum,TRC_MRE_VMHTTP_2621_size

// TRC_MRE_VMHTTP_2626
#define TRC_MRE_VMHTTP_2626_size "dd"
#define TRC_MRE_VMHTTP_2626 TRC_MRE_VMHTTP_2626__enum,TRC_MRE_VMHTTP_2626_size

// TRC_MRE_VMHTTP_2633
#define TRC_MRE_VMHTTP_2633_size "d"
#define TRC_MRE_VMHTTP_2633 TRC_MRE_VMHTTP_2633__enum,TRC_MRE_VMHTTP_2633_size

// TRC_MRE_VMHTTP_2651
#define TRC_MRE_VMHTTP_2651_size "ddd"
#define TRC_MRE_VMHTTP_2651 TRC_MRE_VMHTTP_2651__enum,TRC_MRE_VMHTTP_2651_size

// TRC_MRE_VMHTTP_2656
#define TRC_MRE_VMHTTP_2656_size "d"
#define TRC_MRE_VMHTTP_2656 TRC_MRE_VMHTTP_2656__enum,TRC_MRE_VMHTTP_2656_size

// TRC_MRE_VMHTTP_2662
#define TRC_MRE_VMHTTP_2662_size ""
#define TRC_MRE_VMHTTP_2662 TRC_MRE_VMHTTP_2662__enum,TRC_MRE_VMHTTP_2662_size

// TRC_MRE_VMHTTP_2665
#define TRC_MRE_VMHTTP_2665_size "ddd"
#define TRC_MRE_VMHTTP_2665 TRC_MRE_VMHTTP_2665__enum,TRC_MRE_VMHTTP_2665_size

// TRC_MRE_VMHTTP_2695
#define TRC_MRE_VMHTTP_2695_size "d"
#define TRC_MRE_VMHTTP_2695 TRC_MRE_VMHTTP_2695__enum,TRC_MRE_VMHTTP_2695_size

// TRC_MRE_VMHTTP_2700
#define TRC_MRE_VMHTTP_2700_size "ddd"
#define TRC_MRE_VMHTTP_2700 TRC_MRE_VMHTTP_2700__enum,TRC_MRE_VMHTTP_2700_size

// TRC_MRE_VMHTTP_2710
#define TRC_MRE_VMHTTP_2710_size "d"
#define TRC_MRE_VMHTTP_2710 TRC_MRE_VMHTTP_2710__enum,TRC_MRE_VMHTTP_2710_size

// TRC_MRE_VMHTTP_2717
#define TRC_MRE_VMHTTP_2717_size "ddd"
#define TRC_MRE_VMHTTP_2717 TRC_MRE_VMHTTP_2717__enum,TRC_MRE_VMHTTP_2717_size

// TRC_MRE_VMHTTP_2725
#define TRC_MRE_VMHTTP_2725_size ""
#define TRC_MRE_VMHTTP_2725 TRC_MRE_VMHTTP_2725__enum,TRC_MRE_VMHTTP_2725_size

// TRC_MRE_VMHTTP_2743
#define TRC_MRE_VMHTTP_2743_size "d"
#define TRC_MRE_VMHTTP_2743 TRC_MRE_VMHTTP_2743__enum,TRC_MRE_VMHTTP_2743_size

// TRC_MRE_VMHTTP_2751
#define TRC_MRE_VMHTTP_2751_size "dd"
#define TRC_MRE_VMHTTP_2751 TRC_MRE_VMHTTP_2751__enum,TRC_MRE_VMHTTP_2751_size

// TRC_MRE_VMHTTP_2756
#define TRC_MRE_VMHTTP_2756_size "d"
#define TRC_MRE_VMHTTP_2756 TRC_MRE_VMHTTP_2756__enum,TRC_MRE_VMHTTP_2756_size

// TRC_MRE_VMHTTP_2790
#define TRC_MRE_VMHTTP_2790_size "d"
#define TRC_MRE_VMHTTP_2790 TRC_MRE_VMHTTP_2790__enum,TRC_MRE_VMHTTP_2790_size

// TRC_MRE_VMHTTP_2795
#define TRC_MRE_VMHTTP_2795_size ""
#define TRC_MRE_VMHTTP_2795 TRC_MRE_VMHTTP_2795__enum,TRC_MRE_VMHTTP_2795_size

// TRC_MRE_VMHTTP_2806
#define TRC_MRE_VMHTTP_2806_size ""
#define TRC_MRE_VMHTTP_2806 TRC_MRE_VMHTTP_2806__enum,TRC_MRE_VMHTTP_2806_size

// TRC_MRE_VMHTTP_2808
#define TRC_MRE_VMHTTP_2808_size "dd"
#define TRC_MRE_VMHTTP_2808 TRC_MRE_VMHTTP_2808__enum,TRC_MRE_VMHTTP_2808_size

// TRC_MRE_VMHTTP_2816
#define TRC_MRE_VMHTTP_2816_size "dddd"
#define TRC_MRE_VMHTTP_2816 TRC_MRE_VMHTTP_2816__enum,TRC_MRE_VMHTTP_2816_size

// TRC_MRE_VMHTTP_2826
#define TRC_MRE_VMHTTP_2826_size "ddd"
#define TRC_MRE_VMHTTP_2826 TRC_MRE_VMHTTP_2826__enum,TRC_MRE_VMHTTP_2826_size

// TRC_MRE_VMHTTP_2833
#define TRC_MRE_VMHTTP_2833_size "ddd"
#define TRC_MRE_VMHTTP_2833 TRC_MRE_VMHTTP_2833__enum,TRC_MRE_VMHTTP_2833_size

// TRC_MRE_VMHTTP_2842
#define TRC_MRE_VMHTTP_2842_size ""
#define TRC_MRE_VMHTTP_2842 TRC_MRE_VMHTTP_2842__enum,TRC_MRE_VMHTTP_2842_size

// TRC_MRE_VMHTTP_2871
#define TRC_MRE_VMHTTP_2871_size "ddd"
#define TRC_MRE_VMHTTP_2871 TRC_MRE_VMHTTP_2871__enum,TRC_MRE_VMHTTP_2871_size

// TRC_MRE_VMHTTP_2881
#define TRC_MRE_VMHTTP_2881_size "ddd"
#define TRC_MRE_VMHTTP_2881 TRC_MRE_VMHTTP_2881__enum,TRC_MRE_VMHTTP_2881_size

// TRC_MRE_VMHTTP_2887
#define TRC_MRE_VMHTTP_2887_size ""
#define TRC_MRE_VMHTTP_2887 TRC_MRE_VMHTTP_2887__enum,TRC_MRE_VMHTTP_2887_size

// TRC_MRE_VMHTTP_2893
#define TRC_MRE_VMHTTP_2893_size "d"
#define TRC_MRE_VMHTTP_2893 TRC_MRE_VMHTTP_2893__enum,TRC_MRE_VMHTTP_2893_size

// TRC_MRE_VMHTTP_2923
#define TRC_MRE_VMHTTP_2923_size "d"
#define TRC_MRE_VMHTTP_2923 TRC_MRE_VMHTTP_2923__enum,TRC_MRE_VMHTTP_2923_size

// TRC_MRE_VMHTTP_2941
#define TRC_MRE_VMHTTP_2941_size "d"
#define TRC_MRE_VMHTTP_2941 TRC_MRE_VMHTTP_2941__enum,TRC_MRE_VMHTTP_2941_size

// TRC_MRE_VMHTTP_2946
#define TRC_MRE_VMHTTP_2946_size "d"
#define TRC_MRE_VMHTTP_2946 TRC_MRE_VMHTTP_2946__enum,TRC_MRE_VMHTTP_2946_size

// TRC_MRE_VMHTTP_2975
#define TRC_MRE_VMHTTP_2975_size "d"
#define TRC_MRE_VMHTTP_2975 TRC_MRE_VMHTTP_2975__enum,TRC_MRE_VMHTTP_2975_size

// TRC_MRE_VMHTTP_2993
#define TRC_MRE_VMHTTP_2993_size "d"
#define TRC_MRE_VMHTTP_2993 TRC_MRE_VMHTTP_2993__enum,TRC_MRE_VMHTTP_2993_size

// TRC_MRE_VMHTTP_2998
#define TRC_MRE_VMHTTP_2998_size "d"
#define TRC_MRE_VMHTTP_2998 TRC_MRE_VMHTTP_2998__enum,TRC_MRE_VMHTTP_2998_size

// TRC_MRE_VMHTTP_3022
#define TRC_MRE_VMHTTP_3022_size "d"
#define TRC_MRE_VMHTTP_3022 TRC_MRE_VMHTTP_3022__enum,TRC_MRE_VMHTTP_3022_size

// TRC_MRE_VMHTTP_3033
#define TRC_MRE_VMHTTP_3033_size "d"
#define TRC_MRE_VMHTTP_3033 TRC_MRE_VMHTTP_3033__enum,TRC_MRE_VMHTTP_3033_size

// TRC_MRE_VMHTTP_3041
#define TRC_MRE_VMHTTP_3041_size "d"
#define TRC_MRE_VMHTTP_3041 TRC_MRE_VMHTTP_3041__enum,TRC_MRE_VMHTTP_3041_size

// TRC_MRE_VMHTTP_3054
#define TRC_MRE_VMHTTP_3054_size "d"
#define TRC_MRE_VMHTTP_3054 TRC_MRE_VMHTTP_3054__enum,TRC_MRE_VMHTTP_3054_size

// TRC_MRE_VMHTTP_3058
#define TRC_MRE_VMHTTP_3058_size "d"
#define TRC_MRE_VMHTTP_3058 TRC_MRE_VMHTTP_3058__enum,TRC_MRE_VMHTTP_3058_size

// TRC_MRE_VMHTTP_3141
#define TRC_MRE_VMHTTP_3141_size "d"
#define TRC_MRE_VMHTTP_3141 TRC_MRE_VMHTTP_3141__enum,TRC_MRE_VMHTTP_3141_size

// TRC_MRE_VMHTTP_3145
#define TRC_MRE_VMHTTP_3145_size ""
#define TRC_MRE_VMHTTP_3145 TRC_MRE_VMHTTP_3145__enum,TRC_MRE_VMHTTP_3145_size

// TRC_MRE_VMHTTP_3149
#define TRC_MRE_VMHTTP_3149_size "ddd"
#define TRC_MRE_VMHTTP_3149 TRC_MRE_VMHTTP_3149__enum,TRC_MRE_VMHTTP_3149_size

// TRC_MRE_VMHTTP_3162
#define TRC_MRE_VMHTTP_3162_size "ddd"
#define TRC_MRE_VMHTTP_3162 TRC_MRE_VMHTTP_3162__enum,TRC_MRE_VMHTTP_3162_size

// TRC_MRE_VMHTTP_3167
#define TRC_MRE_VMHTTP_3167_size ""
#define TRC_MRE_VMHTTP_3167 TRC_MRE_VMHTTP_3167__enum,TRC_MRE_VMHTTP_3167_size

// TRC_MRE_VMHTTP_3173
#define TRC_MRE_VMHTTP_3173_size ""
#define TRC_MRE_VMHTTP_3173 TRC_MRE_VMHTTP_3173__enum,TRC_MRE_VMHTTP_3173_size

// TRC_MRE_VMHTTP_3180
#define TRC_MRE_VMHTTP_3180_size ""
#define TRC_MRE_VMHTTP_3180 TRC_MRE_VMHTTP_3180__enum,TRC_MRE_VMHTTP_3180_size

// TRC_MRE_VMHTTP_3186
#define TRC_MRE_VMHTTP_3186_size ""
#define TRC_MRE_VMHTTP_3186 TRC_MRE_VMHTTP_3186__enum,TRC_MRE_VMHTTP_3186_size

// TRC_MRE_VMHTTP_3192
#define TRC_MRE_VMHTTP_3192_size "ddddd"
#define TRC_MRE_VMHTTP_3192 TRC_MRE_VMHTTP_3192__enum,TRC_MRE_VMHTTP_3192_size

// TRC_MRE_VMHTTP_3232
#define TRC_MRE_VMHTTP_3232_size "d"
#define TRC_MRE_VMHTTP_3232 TRC_MRE_VMHTTP_3232__enum,TRC_MRE_VMHTTP_3232_size

// TRC_MRE_VMHTTP_3255
#define TRC_MRE_VMHTTP_3255_size "d"
#define TRC_MRE_VMHTTP_3255 TRC_MRE_VMHTTP_3255__enum,TRC_MRE_VMHTTP_3255_size

// TRC_MRE_VMHTTP_3260
#define TRC_MRE_VMHTTP_3260_size "d"
#define TRC_MRE_VMHTTP_3260 TRC_MRE_VMHTTP_3260__enum,TRC_MRE_VMHTTP_3260_size

// TRC_MRE_VMHTTP_3275
#define TRC_MRE_VMHTTP_3275_size "d"
#define TRC_MRE_VMHTTP_3275 TRC_MRE_VMHTTP_3275__enum,TRC_MRE_VMHTTP_3275_size

// TRC_MRE_VMHTTP_3298
#define TRC_MRE_VMHTTP_3298_size "d"
#define TRC_MRE_VMHTTP_3298 TRC_MRE_VMHTTP_3298__enum,TRC_MRE_VMHTTP_3298_size

// TRC_MRE_VMHTTP_3311
#define TRC_MRE_VMHTTP_3311_size "d"
#define TRC_MRE_VMHTTP_3311 TRC_MRE_VMHTTP_3311__enum,TRC_MRE_VMHTTP_3311_size

// TRC_MRE_VMHTTP_3319
#define TRC_MRE_VMHTTP_3319_size "d"
#define TRC_MRE_VMHTTP_3319 TRC_MRE_VMHTTP_3319__enum,TRC_MRE_VMHTTP_3319_size

// TRC_MRE_VMHTTP_3325
#define TRC_MRE_VMHTTP_3325_size "d"
#define TRC_MRE_VMHTTP_3325 TRC_MRE_VMHTTP_3325__enum,TRC_MRE_VMHTTP_3325_size

// TRC_MRE_VMHTTP_3334
#define TRC_MRE_VMHTTP_3334_size "dd"
#define TRC_MRE_VMHTTP_3334 TRC_MRE_VMHTTP_3334__enum,TRC_MRE_VMHTTP_3334_size

// TRC_MRE_VMHTTP_3348
#define TRC_MRE_VMHTTP_3348_size "dd"
#define TRC_MRE_VMHTTP_3348 TRC_MRE_VMHTTP_3348__enum,TRC_MRE_VMHTTP_3348_size

// TRC_MRE_VMHTTP_3356
#define TRC_MRE_VMHTTP_3356_size "d"
#define TRC_MRE_VMHTTP_3356 TRC_MRE_VMHTTP_3356__enum,TRC_MRE_VMHTTP_3356_size

// TRC_MRE_VMHTTP_3361
#define TRC_MRE_VMHTTP_3361_size "dd"
#define TRC_MRE_VMHTTP_3361 TRC_MRE_VMHTTP_3361__enum,TRC_MRE_VMHTTP_3361_size

// TRC_MRE_VMHTTP_3375
#define TRC_MRE_VMHTTP_3375_size "dd"
#define TRC_MRE_VMHTTP_3375 TRC_MRE_VMHTTP_3375__enum,TRC_MRE_VMHTTP_3375_size

// TRC_MRE_VMHTTP_3383
#define TRC_MRE_VMHTTP_3383_size ""
#define TRC_MRE_VMHTTP_3383 TRC_MRE_VMHTTP_3383__enum,TRC_MRE_VMHTTP_3383_size

// TRC_MRE_VMHTTP_3393
#define TRC_MRE_VMHTTP_3393_size ""
#define TRC_MRE_VMHTTP_3393 TRC_MRE_VMHTTP_3393__enum,TRC_MRE_VMHTTP_3393_size

// TRC_MRE_VMHTTP_3401
#define TRC_MRE_VMHTTP_3401_size ""
#define TRC_MRE_VMHTTP_3401 TRC_MRE_VMHTTP_3401__enum,TRC_MRE_VMHTTP_3401_size

// TRC_MRE_VMHTTP_3418
#define TRC_MRE_VMHTTP_3418_size ""
#define TRC_MRE_VMHTTP_3418 TRC_MRE_VMHTTP_3418__enum,TRC_MRE_VMHTTP_3418_size

// TRC_MRE_VMHTTP_3425
#define TRC_MRE_VMHTTP_3425_size "d"
#define TRC_MRE_VMHTTP_3425 TRC_MRE_VMHTTP_3425__enum,TRC_MRE_VMHTTP_3425_size

// TRC_MRE_VMHTTP_3436
#define TRC_MRE_VMHTTP_3436_size "dd"
#define TRC_MRE_VMHTTP_3436 TRC_MRE_VMHTTP_3436__enum,TRC_MRE_VMHTTP_3436_size

// TRC_MRE_VMHTTP_3438
#define TRC_MRE_VMHTTP_3438_size "dd"
#define TRC_MRE_VMHTTP_3438 TRC_MRE_VMHTTP_3438__enum,TRC_MRE_VMHTTP_3438_size

// TRC_MRE_VMHTTP_3447
#define TRC_MRE_VMHTTP_3447_size "d"
#define TRC_MRE_VMHTTP_3447 TRC_MRE_VMHTTP_3447__enum,TRC_MRE_VMHTTP_3447_size

// TRC_MRE_VMHTTP_3455
#define TRC_MRE_VMHTTP_3455_size "dd"
#define TRC_MRE_VMHTTP_3455 TRC_MRE_VMHTTP_3455__enum,TRC_MRE_VMHTTP_3455_size

// TRC_MRE_VMHTTP_3468
#define TRC_MRE_VMHTTP_3468_size "d"
#define TRC_MRE_VMHTTP_3468 TRC_MRE_VMHTTP_3468__enum,TRC_MRE_VMHTTP_3468_size

// TRC_MRE_VMHTTP_3544
#define TRC_MRE_VMHTTP_3544_size "d"
#define TRC_MRE_VMHTTP_3544 TRC_MRE_VMHTTP_3544__enum,TRC_MRE_VMHTTP_3544_size

// TRC_MRE_VMHTTP_3596
#define TRC_MRE_VMHTTP_3596_size "ddd"
#define TRC_MRE_VMHTTP_3596 TRC_MRE_VMHTTP_3596__enum,TRC_MRE_VMHTTP_3596_size

// TRC_MRE_VMHTTP_3606
#define TRC_MRE_VMHTTP_3606_size "ddd"
#define TRC_MRE_VMHTTP_3606 TRC_MRE_VMHTTP_3606__enum,TRC_MRE_VMHTTP_3606_size

// TRC_MRE_VMHTTP_3611
#define TRC_MRE_VMHTTP_3611_size "dd"
#define TRC_MRE_VMHTTP_3611 TRC_MRE_VMHTTP_3611__enum,TRC_MRE_VMHTTP_3611_size

// TRC_MRE_VMHTTP_3616
#define TRC_MRE_VMHTTP_3616_size "d"
#define TRC_MRE_VMHTTP_3616 TRC_MRE_VMHTTP_3616__enum,TRC_MRE_VMHTTP_3616_size

// TRC_MRE_VMHTTP_3619
#define TRC_MRE_VMHTTP_3619_size "dddd"
#define TRC_MRE_VMHTTP_3619 TRC_MRE_VMHTTP_3619__enum,TRC_MRE_VMHTTP_3619_size

// TRC_MRE_VMHTTP_3624
#define TRC_MRE_VMHTTP_3624_size ""
#define TRC_MRE_VMHTTP_3624 TRC_MRE_VMHTTP_3624__enum,TRC_MRE_VMHTTP_3624_size

// TRC_MRE_VMHTTP_3626
#define TRC_MRE_VMHTTP_3626_size ""
#define TRC_MRE_VMHTTP_3626 TRC_MRE_VMHTTP_3626__enum,TRC_MRE_VMHTTP_3626_size

// TRC_MRE_VMHTTP_3635
#define TRC_MRE_VMHTTP_3635_size "d"
#define TRC_MRE_VMHTTP_3635 TRC_MRE_VMHTTP_3635__enum,TRC_MRE_VMHTTP_3635_size

// TRC_MRE_VMHTTP_3641
#define TRC_MRE_VMHTTP_3641_size "d"
#define TRC_MRE_VMHTTP_3641 TRC_MRE_VMHTTP_3641__enum,TRC_MRE_VMHTTP_3641_size

// TRC_MRE_VMHTTP_3646
#define TRC_MRE_VMHTTP_3646_size ""
#define TRC_MRE_VMHTTP_3646 TRC_MRE_VMHTTP_3646__enum,TRC_MRE_VMHTTP_3646_size

// TRC_MRE_VMHTTP_3648
#define TRC_MRE_VMHTTP_3648_size ""
#define TRC_MRE_VMHTTP_3648 TRC_MRE_VMHTTP_3648__enum,TRC_MRE_VMHTTP_3648_size

// TRC_MRE_VMHTTP_3659
#define TRC_MRE_VMHTTP_3659_size ""
#define TRC_MRE_VMHTTP_3659 TRC_MRE_VMHTTP_3659__enum,TRC_MRE_VMHTTP_3659_size

// TRC_MRE_VMHTTP_3667
#define TRC_MRE_VMHTTP_3667_size ""
#define TRC_MRE_VMHTTP_3667 TRC_MRE_VMHTTP_3667__enum,TRC_MRE_VMHTTP_3667_size

// TRC_MRE_VMHTTP_3672
#define TRC_MRE_VMHTTP_3672_size ""
#define TRC_MRE_VMHTTP_3672 TRC_MRE_VMHTTP_3672__enum,TRC_MRE_VMHTTP_3672_size

// TRC_MRE_VMHTTP_3674
#define TRC_MRE_VMHTTP_3674_size ""
#define TRC_MRE_VMHTTP_3674 TRC_MRE_VMHTTP_3674__enum,TRC_MRE_VMHTTP_3674_size

// TRC_MRE_VMHTTP_3684
#define TRC_MRE_VMHTTP_3684_size "dd"
#define TRC_MRE_VMHTTP_3684 TRC_MRE_VMHTTP_3684__enum,TRC_MRE_VMHTTP_3684_size

// TRC_MRE_VMHTTP_3690
#define TRC_MRE_VMHTTP_3690_size ""
#define TRC_MRE_VMHTTP_3690 TRC_MRE_VMHTTP_3690__enum,TRC_MRE_VMHTTP_3690_size

// TRC_MRE_VMHTTP_3693
#define TRC_MRE_VMHTTP_3693_size ""
#define TRC_MRE_VMHTTP_3693 TRC_MRE_VMHTTP_3693__enum,TRC_MRE_VMHTTP_3693_size

// TRC_MRE_VMHTTP_3699
#define TRC_MRE_VMHTTP_3699_size ""
#define TRC_MRE_VMHTTP_3699 TRC_MRE_VMHTTP_3699__enum,TRC_MRE_VMHTTP_3699_size

// TRC_MRE_VMHTTP_3702
#define TRC_MRE_VMHTTP_3702_size ""
#define TRC_MRE_VMHTTP_3702 TRC_MRE_VMHTTP_3702__enum,TRC_MRE_VMHTTP_3702_size

// TRC_MRE_VMHTTP_3712
#define TRC_MRE_VMHTTP_3712_size "dd"
#define TRC_MRE_VMHTTP_3712 TRC_MRE_VMHTTP_3712__enum,TRC_MRE_VMHTTP_3712_size

// TRC_MRE_VMHTTP_3720
#define TRC_MRE_VMHTTP_3720_size "dd"
#define TRC_MRE_VMHTTP_3720 TRC_MRE_VMHTTP_3720__enum,TRC_MRE_VMHTTP_3720_size

// TRC_MRE_VMHTTP_3727
#define TRC_MRE_VMHTTP_3727_size "dd"
#define TRC_MRE_VMHTTP_3727 TRC_MRE_VMHTTP_3727__enum,TRC_MRE_VMHTTP_3727_size

// TRC_MRE_VMHTTP_3733
#define TRC_MRE_VMHTTP_3733_size ""
#define TRC_MRE_VMHTTP_3733 TRC_MRE_VMHTTP_3733__enum,TRC_MRE_VMHTTP_3733_size

// TRC_MRE_VMHTTP_3740
#define TRC_MRE_VMHTTP_3740_size "dd"
#define TRC_MRE_VMHTTP_3740 TRC_MRE_VMHTTP_3740__enum,TRC_MRE_VMHTTP_3740_size

// TRC_MRE_VMHTTP_3747
#define TRC_MRE_VMHTTP_3747_size "dd"
#define TRC_MRE_VMHTTP_3747 TRC_MRE_VMHTTP_3747__enum,TRC_MRE_VMHTTP_3747_size

// TRC_MRE_VMHTTP_3751
#define TRC_MRE_VMHTTP_3751_size "dd"
#define TRC_MRE_VMHTTP_3751 TRC_MRE_VMHTTP_3751__enum,TRC_MRE_VMHTTP_3751_size

// TRC_MRE_VMHTTP_3755
#define TRC_MRE_VMHTTP_3755_size "ddd"
#define TRC_MRE_VMHTTP_3755 TRC_MRE_VMHTTP_3755__enum,TRC_MRE_VMHTTP_3755_size

// TRC_MRE_VMHTTP_3799
#define TRC_MRE_VMHTTP_3799_size "ddd"
#define TRC_MRE_VMHTTP_3799 TRC_MRE_VMHTTP_3799__enum,TRC_MRE_VMHTTP_3799_size

// TRC_MRE_VMHTTP_3811
#define TRC_MRE_VMHTTP_3811_size "ddd"
#define TRC_MRE_VMHTTP_3811 TRC_MRE_VMHTTP_3811__enum,TRC_MRE_VMHTTP_3811_size

// TRC_MRE_VMHTTP_3816
#define TRC_MRE_VMHTTP_3816_size "dd"
#define TRC_MRE_VMHTTP_3816 TRC_MRE_VMHTTP_3816__enum,TRC_MRE_VMHTTP_3816_size

// TRC_MRE_VMHTTP_3820
#define TRC_MRE_VMHTTP_3820_size "d"
#define TRC_MRE_VMHTTP_3820 TRC_MRE_VMHTTP_3820__enum,TRC_MRE_VMHTTP_3820_size

// TRC_MRE_VMHTTP_3834
#define TRC_MRE_VMHTTP_3834_size "dd"
#define TRC_MRE_VMHTTP_3834 TRC_MRE_VMHTTP_3834__enum,TRC_MRE_VMHTTP_3834_size

// TRC_MRE_VMHTTP_3842
#define TRC_MRE_VMHTTP_3842_size "dd"
#define TRC_MRE_VMHTTP_3842 TRC_MRE_VMHTTP_3842__enum,TRC_MRE_VMHTTP_3842_size

// TRC_MRE_VMHTTP_3848
#define TRC_MRE_VMHTTP_3848_size "dd"
#define TRC_MRE_VMHTTP_3848 TRC_MRE_VMHTTP_3848__enum,TRC_MRE_VMHTTP_3848_size

// TRC_MRE_VMHTTP_3855
#define TRC_MRE_VMHTTP_3855_size "dd"
#define TRC_MRE_VMHTTP_3855 TRC_MRE_VMHTTP_3855__enum,TRC_MRE_VMHTTP_3855_size

// TRC_MRE_VMHTTP_3912
#define TRC_MRE_VMHTTP_3912_size "d"
#define TRC_MRE_VMHTTP_3912 TRC_MRE_VMHTTP_3912__enum,TRC_MRE_VMHTTP_3912_size

// TRC_MRE_VMHTTP_3918
#define TRC_MRE_VMHTTP_3918_size "d"
#define TRC_MRE_VMHTTP_3918 TRC_MRE_VMHTTP_3918__enum,TRC_MRE_VMHTTP_3918_size

// TRC_MRE_VMHTTP_3930
#define TRC_MRE_VMHTTP_3930_size "dd"
#define TRC_MRE_VMHTTP_3930 TRC_MRE_VMHTTP_3930__enum,TRC_MRE_VMHTTP_3930_size

// TRC_MRE_VMHTTP_3937
#define TRC_MRE_VMHTTP_3937_size "d"
#define TRC_MRE_VMHTTP_3937 TRC_MRE_VMHTTP_3937__enum,TRC_MRE_VMHTTP_3937_size

// TRC_MRE_VMHTTP_3955
#define TRC_MRE_VMHTTP_3955_size "d"
#define TRC_MRE_VMHTTP_3955 TRC_MRE_VMHTTP_3955__enum,TRC_MRE_VMHTTP_3955_size

// TRC_MRE_VMHTTP_3958
#define TRC_MRE_VMHTTP_3958_size ""
#define TRC_MRE_VMHTTP_3958 TRC_MRE_VMHTTP_3958__enum,TRC_MRE_VMHTTP_3958_size

// TRC_MRE_VMHTTP_3965
#define TRC_MRE_VMHTTP_3965_size ""
#define TRC_MRE_VMHTTP_3965 TRC_MRE_VMHTTP_3965__enum,TRC_MRE_VMHTTP_3965_size

// TRC_MRE_VMHTTP_3972
#define TRC_MRE_VMHTTP_3972_size "d"
#define TRC_MRE_VMHTTP_3972 TRC_MRE_VMHTTP_3972__enum,TRC_MRE_VMHTTP_3972_size

// TRC_MRE_VMHTTP_3979
#define TRC_MRE_VMHTTP_3979_size "d"
#define TRC_MRE_VMHTTP_3979 TRC_MRE_VMHTTP_3979__enum,TRC_MRE_VMHTTP_3979_size

// TRC_MRE_VMHTTP_3997
#define TRC_MRE_VMHTTP_3997_size "d"
#define TRC_MRE_VMHTTP_3997 TRC_MRE_VMHTTP_3997__enum,TRC_MRE_VMHTTP_3997_size

// TRC_MRE_VMHTTP_4028
#define TRC_MRE_VMHTTP_4028_size "d"
#define TRC_MRE_VMHTTP_4028 TRC_MRE_VMHTTP_4028__enum,TRC_MRE_VMHTTP_4028_size

// TRC_MRE_VMHTTP_4036
#define TRC_MRE_VMHTTP_4036_size ""
#define TRC_MRE_VMHTTP_4036 TRC_MRE_VMHTTP_4036__enum,TRC_MRE_VMHTTP_4036_size

// TRC_MRE_VMHTTP_4042
#define TRC_MRE_VMHTTP_4042_size "d"
#define TRC_MRE_VMHTTP_4042 TRC_MRE_VMHTTP_4042__enum,TRC_MRE_VMHTTP_4042_size

// TRC_MRE_VMHTTP_4047
#define TRC_MRE_VMHTTP_4047_size "d"
#define TRC_MRE_VMHTTP_4047 TRC_MRE_VMHTTP_4047__enum,TRC_MRE_VMHTTP_4047_size

// TRC_MRE_VMHTTP_4072
#define TRC_MRE_VMHTTP_4072_size "d"
#define TRC_MRE_VMHTTP_4072 TRC_MRE_VMHTTP_4072__enum,TRC_MRE_VMHTTP_4072_size

// TRC_MRE_VMHTTP_4099
#define TRC_MRE_VMHTTP_4099_size "d"
#define TRC_MRE_VMHTTP_4099 TRC_MRE_VMHTTP_4099__enum,TRC_MRE_VMHTTP_4099_size

// TRC_MRE_VMHTTP_4139
#define TRC_MRE_VMHTTP_4139_size "d"
#define TRC_MRE_VMHTTP_4139 TRC_MRE_VMHTTP_4139__enum,TRC_MRE_VMHTTP_4139_size

// TRC_MRE_VMHTTP_4145
#define TRC_MRE_VMHTTP_4145_size "ddd"
#define TRC_MRE_VMHTTP_4145 TRC_MRE_VMHTTP_4145__enum,TRC_MRE_VMHTTP_4145_size

// TRC_MRE_VMHTTP_4148
#define TRC_MRE_VMHTTP_4148_size "dd"
#define TRC_MRE_VMHTTP_4148 TRC_MRE_VMHTTP_4148__enum,TRC_MRE_VMHTTP_4148_size

// TRC_MRE_VMHTTP_4164
#define TRC_MRE_VMHTTP_4164_size "dd"
#define TRC_MRE_VMHTTP_4164 TRC_MRE_VMHTTP_4164__enum,TRC_MRE_VMHTTP_4164_size

// TRC_MRE_VMHTTP_4168
#define TRC_MRE_VMHTTP_4168_size "d"
#define TRC_MRE_VMHTTP_4168 TRC_MRE_VMHTTP_4168__enum,TRC_MRE_VMHTTP_4168_size

// TRC_MRE_VMHTTP_4179
#define TRC_MRE_VMHTTP_4179_size "d"
#define TRC_MRE_VMHTTP_4179 TRC_MRE_VMHTTP_4179__enum,TRC_MRE_VMHTTP_4179_size

// TRC_MRE_VMHTTP_4184
#define TRC_MRE_VMHTTP_4184_size "d"
#define TRC_MRE_VMHTTP_4184 TRC_MRE_VMHTTP_4184__enum,TRC_MRE_VMHTTP_4184_size

// TRC_MRE_VMHTTP_4222
#define TRC_MRE_VMHTTP_4222_size "dd"
#define TRC_MRE_VMHTTP_4222 TRC_MRE_VMHTTP_4222__enum,TRC_MRE_VMHTTP_4222_size

// TRC_MRE_VMHTTP_4228
#define TRC_MRE_VMHTTP_4228_size "d"
#define TRC_MRE_VMHTTP_4228 TRC_MRE_VMHTTP_4228__enum,TRC_MRE_VMHTTP_4228_size

// TRC_MRE_VMHTTP_4234
#define TRC_MRE_VMHTTP_4234_size "d"
#define TRC_MRE_VMHTTP_4234 TRC_MRE_VMHTTP_4234__enum,TRC_MRE_VMHTTP_4234_size

// TRC_MRE_VMHTTP_4240
#define TRC_MRE_VMHTTP_4240_size "dd"
#define TRC_MRE_VMHTTP_4240 TRC_MRE_VMHTTP_4240__enum,TRC_MRE_VMHTTP_4240_size

// TRC_MRE_VMHTTP_4287
#define TRC_MRE_VMHTTP_4287_size "d"
#define TRC_MRE_VMHTTP_4287 TRC_MRE_VMHTTP_4287__enum,TRC_MRE_VMHTTP_4287_size

// TRC_MRE_VMHTTP_4293
#define TRC_MRE_VMHTTP_4293_size "dd"
#define TRC_MRE_VMHTTP_4293 TRC_MRE_VMHTTP_4293__enum,TRC_MRE_VMHTTP_4293_size

// TRC_MRE_VMHTTP_4299
#define TRC_MRE_VMHTTP_4299_size "d"
#define TRC_MRE_VMHTTP_4299 TRC_MRE_VMHTTP_4299__enum,TRC_MRE_VMHTTP_4299_size

// TRC_MRE_VMHTTP_4339
#define TRC_MRE_VMHTTP_4339_size "dd"
#define TRC_MRE_VMHTTP_4339 TRC_MRE_VMHTTP_4339__enum,TRC_MRE_VMHTTP_4339_size

// TRC_MRE_VMHTTP_4346
#define TRC_MRE_VMHTTP_4346_size "dd"
#define TRC_MRE_VMHTTP_4346 TRC_MRE_VMHTTP_4346__enum,TRC_MRE_VMHTTP_4346_size

// TRC_MRE_VMHTTP_4352
#define TRC_MRE_VMHTTP_4352_size "dd"
#define TRC_MRE_VMHTTP_4352 TRC_MRE_VMHTTP_4352__enum,TRC_MRE_VMHTTP_4352_size

// TRC_MRE_VMHTTP_4386
#define TRC_MRE_VMHTTP_4386_size "d"
#define TRC_MRE_VMHTTP_4386 TRC_MRE_VMHTTP_4386__enum,TRC_MRE_VMHTTP_4386_size

// TRC_MRE_VMHTTP_4394
#define TRC_MRE_VMHTTP_4394_size "d"
#define TRC_MRE_VMHTTP_4394 TRC_MRE_VMHTTP_4394__enum,TRC_MRE_VMHTTP_4394_size

// TRC_MRE_VMHTTP_4428
#define TRC_MRE_VMHTTP_4428_size "d"
#define TRC_MRE_VMHTTP_4428 TRC_MRE_VMHTTP_4428__enum,TRC_MRE_VMHTTP_4428_size

// TRC_MRE_VMHTTP_4436
#define TRC_MRE_VMHTTP_4436_size "d"
#define TRC_MRE_VMHTTP_4436 TRC_MRE_VMHTTP_4436__enum,TRC_MRE_VMHTTP_4436_size

// TRC_MRE_VMHTTP_4508
#define TRC_MRE_VMHTTP_4508_size "ddd"
#define TRC_MRE_VMHTTP_4508 TRC_MRE_VMHTTP_4508__enum,TRC_MRE_VMHTTP_4508_size

// TRC_MRE_VMHTTP_4512
#define TRC_MRE_VMHTTP_4512_size "dd"
#define TRC_MRE_VMHTTP_4512 TRC_MRE_VMHTTP_4512__enum,TRC_MRE_VMHTTP_4512_size

// TRC_MRE_VMHTTP_4519
#define TRC_MRE_VMHTTP_4519_size "d"
#define TRC_MRE_VMHTTP_4519 TRC_MRE_VMHTTP_4519__enum,TRC_MRE_VMHTTP_4519_size

// TRC_MRE_VMHTTP_4529
#define TRC_MRE_VMHTTP_4529_size "dd"
#define TRC_MRE_VMHTTP_4529 TRC_MRE_VMHTTP_4529__enum,TRC_MRE_VMHTTP_4529_size

// TRC_MRE_VMHTTP_4588
#define TRC_MRE_VMHTTP_4588_size "dd"
#define TRC_MRE_VMHTTP_4588 TRC_MRE_VMHTTP_4588__enum,TRC_MRE_VMHTTP_4588_size

// TRC_MRE_VMHTTP_4609
#define TRC_MRE_VMHTTP_4609_size "ddd"
#define TRC_MRE_VMHTTP_4609 TRC_MRE_VMHTTP_4609__enum,TRC_MRE_VMHTTP_4609_size

// TRC_MRE_VMHTTP_4614
#define TRC_MRE_VMHTTP_4614_size "ddd"
#define TRC_MRE_VMHTTP_4614 TRC_MRE_VMHTTP_4614__enum,TRC_MRE_VMHTTP_4614_size

// TRC_MRE_VMHTTP_4619
#define TRC_MRE_VMHTTP_4619_size "dd"
#define TRC_MRE_VMHTTP_4619 TRC_MRE_VMHTTP_4619__enum,TRC_MRE_VMHTTP_4619_size

// TRC_MRE_VMHTTP_4626
#define TRC_MRE_VMHTTP_4626_size "dd"
#define TRC_MRE_VMHTTP_4626 TRC_MRE_VMHTTP_4626__enum,TRC_MRE_VMHTTP_4626_size

// TRC_MRE_VMHTTP_4685
#define TRC_MRE_VMHTTP_4685_size "dd"
#define TRC_MRE_VMHTTP_4685 TRC_MRE_VMHTTP_4685__enum,TRC_MRE_VMHTTP_4685_size

// TRC_MRE_VMHTTP_4690
#define TRC_MRE_VMHTTP_4690_size "ddd"
#define TRC_MRE_VMHTTP_4690 TRC_MRE_VMHTTP_4690__enum,TRC_MRE_VMHTTP_4690_size

// TRC_MRE_VMHTTP_4713
#define TRC_MRE_VMHTTP_4713_size "d"
#define TRC_MRE_VMHTTP_4713 TRC_MRE_VMHTTP_4713__enum,TRC_MRE_VMHTTP_4713_size

// TRC_MRE_VMHTTP_4722
#define TRC_MRE_VMHTTP_4722_size "d"
#define TRC_MRE_VMHTTP_4722 TRC_MRE_VMHTTP_4722__enum,TRC_MRE_VMHTTP_4722_size

// TRC_MRE_VMHTTP_4754
#define TRC_MRE_VMHTTP_4754_size "d"
#define TRC_MRE_VMHTTP_4754 TRC_MRE_VMHTTP_4754__enum,TRC_MRE_VMHTTP_4754_size

// TRC_MRE_VMHTTP_4771
#define TRC_MRE_VMHTTP_4771_size "ddd"
#define TRC_MRE_VMHTTP_4771 TRC_MRE_VMHTTP_4771__enum,TRC_MRE_VMHTTP_4771_size

// TRC_MRE_VMHTTP_4779
#define TRC_MRE_VMHTTP_4779_size "ddd"
#define TRC_MRE_VMHTTP_4779 TRC_MRE_VMHTTP_4779__enum,TRC_MRE_VMHTTP_4779_size

// TRC_MRE_VMHTTP_4783
#define TRC_MRE_VMHTTP_4783_size "dd"
#define TRC_MRE_VMHTTP_4783 TRC_MRE_VMHTTP_4783__enum,TRC_MRE_VMHTTP_4783_size

// TRC_MRE_VMHTTP_4791
#define TRC_MRE_VMHTTP_4791_size "dd"
#define TRC_MRE_VMHTTP_4791 TRC_MRE_VMHTTP_4791__enum,TRC_MRE_VMHTTP_4791_size

// TRC_MRE_VMHTTP_4828
#define TRC_MRE_VMHTTP_4828_size "dd"
#define TRC_MRE_VMHTTP_4828 TRC_MRE_VMHTTP_4828__enum,TRC_MRE_VMHTTP_4828_size

// TRC_MRE_VMHTTP_4842
#define TRC_MRE_VMHTTP_4842_size ""
#define TRC_MRE_VMHTTP_4842 TRC_MRE_VMHTTP_4842__enum,TRC_MRE_VMHTTP_4842_size

// TRC_MRE_VMHTTP_4853
#define TRC_MRE_VMHTTP_4853_size "s"
#define TRC_MRE_VMHTTP_4853 TRC_MRE_VMHTTP_4853__enum,TRC_MRE_VMHTTP_4853_size

// TRC_MRE_VMHTTP_4859
#define TRC_MRE_VMHTTP_4859_size "dd"
#define TRC_MRE_VMHTTP_4859 TRC_MRE_VMHTTP_4859__enum,TRC_MRE_VMHTTP_4859_size

// TRC_MRE_VMHTTP_4915
#define TRC_MRE_VMHTTP_4915_size "d"
#define TRC_MRE_VMHTTP_4915 TRC_MRE_VMHTTP_4915__enum,TRC_MRE_VMHTTP_4915_size

// TRC_MRE_VMHTTP_4964
#define TRC_MRE_VMHTTP_4964_size "dddd"
#define TRC_MRE_VMHTTP_4964 TRC_MRE_VMHTTP_4964__enum,TRC_MRE_VMHTTP_4964_size

// TRC_MRE_VMHTTP_4993
#define TRC_MRE_VMHTTP_4993_size "dddd"
#define TRC_MRE_VMHTTP_4993 TRC_MRE_VMHTTP_4993__enum,TRC_MRE_VMHTTP_4993_size

// TRC_MRE_VMHTTP_5008
#define TRC_MRE_VMHTTP_5008_size "ddd"
#define TRC_MRE_VMHTTP_5008 TRC_MRE_VMHTTP_5008__enum,TRC_MRE_VMHTTP_5008_size

// TRC_MRE_VMHTTP_5047
#define TRC_MRE_VMHTTP_5047_size ""
#define TRC_MRE_VMHTTP_5047 TRC_MRE_VMHTTP_5047__enum,TRC_MRE_VMHTTP_5047_size

// TRC_MRE_VMHTTP_5060
#define TRC_MRE_VMHTTP_5060_size ""
#define TRC_MRE_VMHTTP_5060 TRC_MRE_VMHTTP_5060__enum,TRC_MRE_VMHTTP_5060_size

// TRC_MRE_VMHTTP_5086
#define TRC_MRE_VMHTTP_5086_size "dd"
#define TRC_MRE_VMHTTP_5086 TRC_MRE_VMHTTP_5086__enum,TRC_MRE_VMHTTP_5086_size

// TRC_MRE_VMCAMERA_001
#define TRC_MRE_VMCAMERA_001_size ""
#define TRC_MRE_VMCAMERA_001 TRC_MRE_VMCAMERA_001__enum,TRC_MRE_VMCAMERA_001_size

// TRC_MRE_VMCAMERA_002
#define TRC_MRE_VMCAMERA_002_size ""
#define TRC_MRE_VMCAMERA_002 TRC_MRE_VMCAMERA_002__enum,TRC_MRE_VMCAMERA_002_size

// TRC_MRE_VMCAMERA_003
#define TRC_MRE_VMCAMERA_003_size ""
#define TRC_MRE_VMCAMERA_003 TRC_MRE_VMCAMERA_003__enum,TRC_MRE_VMCAMERA_003_size

// TRC_MRE_VMCAMERA_004
#define TRC_MRE_VMCAMERA_004_size ""
#define TRC_MRE_VMCAMERA_004 TRC_MRE_VMCAMERA_004__enum,TRC_MRE_VMCAMERA_004_size

// TRC_MRE_VMCAMERA_005
#define TRC_MRE_VMCAMERA_005_size ""
#define TRC_MRE_VMCAMERA_005 TRC_MRE_VMCAMERA_005__enum,TRC_MRE_VMCAMERA_005_size

// TRC_MRE_VMCAMERA_006
#define TRC_MRE_VMCAMERA_006_size ""
#define TRC_MRE_VMCAMERA_006 TRC_MRE_VMCAMERA_006__enum,TRC_MRE_VMCAMERA_006_size

// TRC_MRE_VMCAMERA_007
#define TRC_MRE_VMCAMERA_007_size "d"
#define TRC_MRE_VMCAMERA_007 TRC_MRE_VMCAMERA_007__enum,TRC_MRE_VMCAMERA_007_size

// TRC_MRE_VMCAMERA_008
#define TRC_MRE_VMCAMERA_008_size "d"
#define TRC_MRE_VMCAMERA_008 TRC_MRE_VMCAMERA_008__enum,TRC_MRE_VMCAMERA_008_size

// TRC_MRE_VMCAMERA_009
#define TRC_MRE_VMCAMERA_009_size "d"
#define TRC_MRE_VMCAMERA_009 TRC_MRE_VMCAMERA_009__enum,TRC_MRE_VMCAMERA_009_size

// TRC_MRE_VMCAMERA_010
#define TRC_MRE_VMCAMERA_010_size "d"
#define TRC_MRE_VMCAMERA_010 TRC_MRE_VMCAMERA_010__enum,TRC_MRE_VMCAMERA_010_size

// TRC_MRE_VMCAMERA_011
#define TRC_MRE_VMCAMERA_011_size ""
#define TRC_MRE_VMCAMERA_011 TRC_MRE_VMCAMERA_011__enum,TRC_MRE_VMCAMERA_011_size

// TRC_MRE_VMCAMERA_012
#define TRC_MRE_VMCAMERA_012_size ""
#define TRC_MRE_VMCAMERA_012 TRC_MRE_VMCAMERA_012__enum,TRC_MRE_VMCAMERA_012_size

// TRC_MRE_VMCAMERA_013
#define TRC_MRE_VMCAMERA_013_size ""
#define TRC_MRE_VMCAMERA_013 TRC_MRE_VMCAMERA_013__enum,TRC_MRE_VMCAMERA_013_size

// TRC_MRE_VMCAMERA_014
#define TRC_MRE_VMCAMERA_014_size "dd"
#define TRC_MRE_VMCAMERA_014 TRC_MRE_VMCAMERA_014__enum,TRC_MRE_VMCAMERA_014_size

// TRC_MRE_VMCAMERA_015
#define TRC_MRE_VMCAMERA_015_size ""
#define TRC_MRE_VMCAMERA_015 TRC_MRE_VMCAMERA_015__enum,TRC_MRE_VMCAMERA_015_size

// TRC_MRE_VMCAMERA_016
#define TRC_MRE_VMCAMERA_016_size ""
#define TRC_MRE_VMCAMERA_016 TRC_MRE_VMCAMERA_016__enum,TRC_MRE_VMCAMERA_016_size

// TRC_MRE_VMCAMERA_017
#define TRC_MRE_VMCAMERA_017_size ""
#define TRC_MRE_VMCAMERA_017 TRC_MRE_VMCAMERA_017__enum,TRC_MRE_VMCAMERA_017_size

// TRC_MRE_VMCAMERA_018
#define TRC_MRE_VMCAMERA_018_size ""
#define TRC_MRE_VMCAMERA_018 TRC_MRE_VMCAMERA_018__enum,TRC_MRE_VMCAMERA_018_size

// TRC_MRE_VMCAMERA_019
#define TRC_MRE_VMCAMERA_019_size ""
#define TRC_MRE_VMCAMERA_019 TRC_MRE_VMCAMERA_019__enum,TRC_MRE_VMCAMERA_019_size

// TRC_MRE_VMCAMERA_020
#define TRC_MRE_VMCAMERA_020_size "dd"
#define TRC_MRE_VMCAMERA_020 TRC_MRE_VMCAMERA_020__enum,TRC_MRE_VMCAMERA_020_size

// TRC_MRE_VMCAMERA_021
#define TRC_MRE_VMCAMERA_021_size ""
#define TRC_MRE_VMCAMERA_021 TRC_MRE_VMCAMERA_021__enum,TRC_MRE_VMCAMERA_021_size

// TRC_MRE_VMCAMERA_022
#define TRC_MRE_VMCAMERA_022_size ""
#define TRC_MRE_VMCAMERA_022 TRC_MRE_VMCAMERA_022__enum,TRC_MRE_VMCAMERA_022_size

// TRC_MRE_VMCAMERA_023
#define TRC_MRE_VMCAMERA_023_size ""
#define TRC_MRE_VMCAMERA_023 TRC_MRE_VMCAMERA_023__enum,TRC_MRE_VMCAMERA_023_size

// TRC_MRE_VMCAMERA_024
#define TRC_MRE_VMCAMERA_024_size ""
#define TRC_MRE_VMCAMERA_024 TRC_MRE_VMCAMERA_024__enum,TRC_MRE_VMCAMERA_024_size

// TRC_MRE_VMCHSET_223
#define TRC_MRE_VMCHSET_223_size ""
#define TRC_MRE_VMCHSET_223 TRC_MRE_VMCHSET_223__enum,TRC_MRE_VMCHSET_223_size

// TRC_MRE_VMCHSET_230
#define TRC_MRE_VMCHSET_230_size ""
#define TRC_MRE_VMCHSET_230 TRC_MRE_VMCHSET_230__enum,TRC_MRE_VMCHSET_230_size

// TRC_MRE_VMCHSET_256
#define TRC_MRE_VMCHSET_256_size ""
#define TRC_MRE_VMCHSET_256 TRC_MRE_VMCHSET_256__enum,TRC_MRE_VMCHSET_256_size

// TRC_MRE_VMCHSET_291
#define TRC_MRE_VMCHSET_291_size ""
#define TRC_MRE_VMCHSET_291 TRC_MRE_VMCHSET_291__enum,TRC_MRE_VMCHSET_291_size

// TRC_MRE_VMCHSET_298
#define TRC_MRE_VMCHSET_298_size ""
#define TRC_MRE_VMCHSET_298 TRC_MRE_VMCHSET_298__enum,TRC_MRE_VMCHSET_298_size

// TRC_MRE_VMCHSET_317
#define TRC_MRE_VMCHSET_317_size "dd"
#define TRC_MRE_VMCHSET_317 TRC_MRE_VMCHSET_317__enum,TRC_MRE_VMCHSET_317_size

// TRC_MRE_VMCHSET_325
#define TRC_MRE_VMCHSET_325_size ""
#define TRC_MRE_VMCHSET_325 TRC_MRE_VMCHSET_325__enum,TRC_MRE_VMCHSET_325_size

// TRC_MRE_VMCHSET_359
#define TRC_MRE_VMCHSET_359_size ""
#define TRC_MRE_VMCHSET_359 TRC_MRE_VMCHSET_359__enum,TRC_MRE_VMCHSET_359_size

// TRC_MRE_VMCHSET_366
#define TRC_MRE_VMCHSET_366_size ""
#define TRC_MRE_VMCHSET_366 TRC_MRE_VMCHSET_366__enum,TRC_MRE_VMCHSET_366_size

// TRC_MRE_VMCHSET_378
#define TRC_MRE_VMCHSET_378_size ""
#define TRC_MRE_VMCHSET_378 TRC_MRE_VMCHSET_378__enum,TRC_MRE_VMCHSET_378_size

// TRC_MRE_VMCHSET_413
#define TRC_MRE_VMCHSET_413_size ""
#define TRC_MRE_VMCHSET_413 TRC_MRE_VMCHSET_413__enum,TRC_MRE_VMCHSET_413_size

// TRC_MRE_VMCHSET_420
#define TRC_MRE_VMCHSET_420_size ""
#define TRC_MRE_VMCHSET_420 TRC_MRE_VMCHSET_420__enum,TRC_MRE_VMCHSET_420_size

// TRC_MRE_VMCHSET_425
#define TRC_MRE_VMCHSET_425_size "dd"
#define TRC_MRE_VMCHSET_425 TRC_MRE_VMCHSET_425__enum,TRC_MRE_VMCHSET_425_size

// TRC_MRE_VMCHSET_433
#define TRC_MRE_VMCHSET_433_size ""
#define TRC_MRE_VMCHSET_433 TRC_MRE_VMCHSET_433__enum,TRC_MRE_VMCHSET_433_size

// TRC_MRE_VMCHSET_499
#define TRC_MRE_VMCHSET_499_size ""
#define TRC_MRE_VMCHSET_499 TRC_MRE_VMCHSET_499__enum,TRC_MRE_VMCHSET_499_size

// TRC_MRE_VMCHSET_503
#define TRC_MRE_VMCHSET_503_size ""
#define TRC_MRE_VMCHSET_503 TRC_MRE_VMCHSET_503__enum,TRC_MRE_VMCHSET_503_size

// TRC_MRE_VMCHSET_510
#define TRC_MRE_VMCHSET_510_size ""
#define TRC_MRE_VMCHSET_510 TRC_MRE_VMCHSET_510__enum,TRC_MRE_VMCHSET_510_size

// TRC_MRE_VMCHSET_517
#define TRC_MRE_VMCHSET_517_size ""
#define TRC_MRE_VMCHSET_517 TRC_MRE_VMCHSET_517__enum,TRC_MRE_VMCHSET_517_size

// TRC_MRE_VMCHSET_542
#define TRC_MRE_VMCHSET_542_size ""
#define TRC_MRE_VMCHSET_542 TRC_MRE_VMCHSET_542__enum,TRC_MRE_VMCHSET_542_size

// TRC_MRE_VMCHSET_757
#define TRC_MRE_VMCHSET_757_size ""
#define TRC_MRE_VMCHSET_757 TRC_MRE_VMCHSET_757__enum,TRC_MRE_VMCHSET_757_size

// TRC_MRE_VMCHSET_763
#define TRC_MRE_VMCHSET_763_size ""
#define TRC_MRE_VMCHSET_763 TRC_MRE_VMCHSET_763__enum,TRC_MRE_VMCHSET_763_size

// TRC_MRE_VMCHSET_823
#define TRC_MRE_VMCHSET_823_size "d"
#define TRC_MRE_VMCHSET_823 TRC_MRE_VMCHSET_823__enum,TRC_MRE_VMCHSET_823_size

// TRC_MRE_VMIME_494
#define TRC_MRE_VMIME_494_size "d"
#define TRC_MRE_VMIME_494 TRC_MRE_VMIME_494__enum,TRC_MRE_VMIME_494_size

// TRC_MRE_VMIME_765
#define TRC_MRE_VMIME_765_size ""
#define TRC_MRE_VMIME_765 TRC_MRE_VMIME_765__enum,TRC_MRE_VMIME_765_size

// TRC_MRE_VMIME_769
#define TRC_MRE_VMIME_769_size ""
#define TRC_MRE_VMIME_769 TRC_MRE_VMIME_769__enum,TRC_MRE_VMIME_769_size

// TRC_MRE_VMIME_823
#define TRC_MRE_VMIME_823_size ""
#define TRC_MRE_VMIME_823 TRC_MRE_VMIME_823__enum,TRC_MRE_VMIME_823_size

// TRC_MRE_VMIME_827
#define TRC_MRE_VMIME_827_size ""
#define TRC_MRE_VMIME_827 TRC_MRE_VMIME_827__enum,TRC_MRE_VMIME_827_size

// TRC_MRE_VMIME_899
#define TRC_MRE_VMIME_899_size ""
#define TRC_MRE_VMIME_899 TRC_MRE_VMIME_899__enum,TRC_MRE_VMIME_899_size

// TRC_MRE_VMIME_946
#define TRC_MRE_VMIME_946_size ""
#define TRC_MRE_VMIME_946 TRC_MRE_VMIME_946__enum,TRC_MRE_VMIME_946_size

// TRC_MRE_VMIME_1011
#define TRC_MRE_VMIME_1011_size ""
#define TRC_MRE_VMIME_1011 TRC_MRE_VMIME_1011__enum,TRC_MRE_VMIME_1011_size

// TRC_MRE_VMMACROSTUB_587
#define TRC_MRE_VMMACROSTUB_587_size "d"
#define TRC_MRE_VMMACROSTUB_587 TRC_MRE_VMMACROSTUB_587__enum,TRC_MRE_VMMACROSTUB_587_size

// TRC_MRE_VMMACROSTUB_591
#define TRC_MRE_VMMACROSTUB_591_size "d"
#define TRC_MRE_VMMACROSTUB_591 TRC_MRE_VMMACROSTUB_591__enum,TRC_MRE_VMMACROSTUB_591_size

// TRC_MRE_VMMACROSTUB_596
#define TRC_MRE_VMMACROSTUB_596_size ""
#define TRC_MRE_VMMACROSTUB_596 TRC_MRE_VMMACROSTUB_596__enum,TRC_MRE_VMMACROSTUB_596_size

// TRC_MRE_VMMACROSTUB_600
#define TRC_MRE_VMMACROSTUB_600_size ""
#define TRC_MRE_VMMACROSTUB_600 TRC_MRE_VMMACROSTUB_600__enum,TRC_MRE_VMMACROSTUB_600_size

// TRC_MRE_VMMACROSTUB_875
#define TRC_MRE_VMMACROSTUB_875_size ""
#define TRC_MRE_VMMACROSTUB_875 TRC_MRE_VMMACROSTUB_875__enum,TRC_MRE_VMMACROSTUB_875_size

// TRC_MRE_VMMACROSTUB_879
#define TRC_MRE_VMMACROSTUB_879_size ""
#define TRC_MRE_VMMACROSTUB_879 TRC_MRE_VMMACROSTUB_879__enum,TRC_MRE_VMMACROSTUB_879_size

// TRC_MRE_VMMACROSTUB_891
#define TRC_MRE_VMMACROSTUB_891_size ""
#define TRC_MRE_VMMACROSTUB_891 TRC_MRE_VMMACROSTUB_891__enum,TRC_MRE_VMMACROSTUB_891_size

// TRC_MRE_VMMACROSTUB_892
#define TRC_MRE_VMMACROSTUB_892_size "d"
#define TRC_MRE_VMMACROSTUB_892 TRC_MRE_VMMACROSTUB_892__enum,TRC_MRE_VMMACROSTUB_892_size

// TRC_MRE_VMMACROSTUB_905
#define TRC_MRE_VMMACROSTUB_905_size "dd"
#define TRC_MRE_VMMACROSTUB_905 TRC_MRE_VMMACROSTUB_905__enum,TRC_MRE_VMMACROSTUB_905_size

// TRC_MRE_VMMACROSTUB_913
#define TRC_MRE_VMMACROSTUB_913_size ""
#define TRC_MRE_VMMACROSTUB_913 TRC_MRE_VMMACROSTUB_913__enum,TRC_MRE_VMMACROSTUB_913_size

// TRC_MRE_VMMACROSTUB_923
#define TRC_MRE_VMMACROSTUB_923_size ""
#define TRC_MRE_VMMACROSTUB_923 TRC_MRE_VMMACROSTUB_923__enum,TRC_MRE_VMMACROSTUB_923_size

// TRC_MRE_VMMACROSTUB_947
#define TRC_MRE_VMMACROSTUB_947_size ""
#define TRC_MRE_VMMACROSTUB_947 TRC_MRE_VMMACROSTUB_947__enum,TRC_MRE_VMMACROSTUB_947_size

// TRC_MRE_VMMACROSTUB_956
#define TRC_MRE_VMMACROSTUB_956_size ""
#define TRC_MRE_VMMACROSTUB_956 TRC_MRE_VMMACROSTUB_956__enum,TRC_MRE_VMMACROSTUB_956_size

// TRC_MRE_VMMACROSTUB_963
#define TRC_MRE_VMMACROSTUB_963_size ""
#define TRC_MRE_VMMACROSTUB_963 TRC_MRE_VMMACROSTUB_963__enum,TRC_MRE_VMMACROSTUB_963_size

// TRC_MRE_VMMACROSTUB_983
#define TRC_MRE_VMMACROSTUB_983_size ""
#define TRC_MRE_VMMACROSTUB_983 TRC_MRE_VMMACROSTUB_983__enum,TRC_MRE_VMMACROSTUB_983_size

// TRC_MRE_VMMACROSTUB_984
#define TRC_MRE_VMMACROSTUB_984_size "d"
#define TRC_MRE_VMMACROSTUB_984 TRC_MRE_VMMACROSTUB_984__enum,TRC_MRE_VMMACROSTUB_984_size

// TRC_MRE_VMMACROSTUB_1008
#define TRC_MRE_VMMACROSTUB_1008_size "d"
#define TRC_MRE_VMMACROSTUB_1008 TRC_MRE_VMMACROSTUB_1008__enum,TRC_MRE_VMMACROSTUB_1008_size

// TRC_MRE_VMMACROSTUB_1012
#define TRC_MRE_VMMACROSTUB_1012_size ""
#define TRC_MRE_VMMACROSTUB_1012 TRC_MRE_VMMACROSTUB_1012__enum,TRC_MRE_VMMACROSTUB_1012_size

// TRC_MRE_VMMACROSTUB_1023
#define TRC_MRE_VMMACROSTUB_1023_size ""
#define TRC_MRE_VMMACROSTUB_1023 TRC_MRE_VMMACROSTUB_1023__enum,TRC_MRE_VMMACROSTUB_1023_size

// TRC_MRE_VMMACROSTUB_1029
#define TRC_MRE_VMMACROSTUB_1029_size ""
#define TRC_MRE_VMMACROSTUB_1029 TRC_MRE_VMMACROSTUB_1029__enum,TRC_MRE_VMMACROSTUB_1029_size

// TRC_MRE_VMMACROSTUB_1032
#define TRC_MRE_VMMACROSTUB_1032_size "d"
#define TRC_MRE_VMMACROSTUB_1032 TRC_MRE_VMMACROSTUB_1032__enum,TRC_MRE_VMMACROSTUB_1032_size

// TRC_MRE_VMMACROSTUB_1045
#define TRC_MRE_VMMACROSTUB_1045_size ""
#define TRC_MRE_VMMACROSTUB_1045 TRC_MRE_VMMACROSTUB_1045__enum,TRC_MRE_VMMACROSTUB_1045_size

// TRC_MRE_VMMACROSTUB_1051
#define TRC_MRE_VMMACROSTUB_1051_size ""
#define TRC_MRE_VMMACROSTUB_1051 TRC_MRE_VMMACROSTUB_1051__enum,TRC_MRE_VMMACROSTUB_1051_size

// TRC_MRE_VMMACROSTUB_1127
#define TRC_MRE_VMMACROSTUB_1127_size ""
#define TRC_MRE_VMMACROSTUB_1127 TRC_MRE_VMMACROSTUB_1127__enum,TRC_MRE_VMMACROSTUB_1127_size

// TRC_MRE_VMMACROSTUB_1151
#define TRC_MRE_VMMACROSTUB_1151_size "d"
#define TRC_MRE_VMMACROSTUB_1151 TRC_MRE_VMMACROSTUB_1151__enum,TRC_MRE_VMMACROSTUB_1151_size

// TRC_MRE_VMMACROSTUB_1174
#define TRC_MRE_VMMACROSTUB_1174_size ""
#define TRC_MRE_VMMACROSTUB_1174 TRC_MRE_VMMACROSTUB_1174__enum,TRC_MRE_VMMACROSTUB_1174_size

// TRC_MRE_VMMACROSTUB_1177
#define TRC_MRE_VMMACROSTUB_1177_size ""
#define TRC_MRE_VMMACROSTUB_1177 TRC_MRE_VMMACROSTUB_1177__enum,TRC_MRE_VMMACROSTUB_1177_size

// TRC_MRE_VMMACROSTUB_1185
#define TRC_MRE_VMMACROSTUB_1185_size ""
#define TRC_MRE_VMMACROSTUB_1185 TRC_MRE_VMMACROSTUB_1185__enum,TRC_MRE_VMMACROSTUB_1185_size

// TRC_MRE_VMMACROSTUB_1188
#define TRC_MRE_VMMACROSTUB_1188_size ""
#define TRC_MRE_VMMACROSTUB_1188 TRC_MRE_VMMACROSTUB_1188__enum,TRC_MRE_VMMACROSTUB_1188_size

// TRC_MRE_VMMACROSTUB_1776
#define TRC_MRE_VMMACROSTUB_1776_size ""
#define TRC_MRE_VMMACROSTUB_1776 TRC_MRE_VMMACROSTUB_1776__enum,TRC_MRE_VMMACROSTUB_1776_size

// TRC_MRE_VMMACROSTUB_1790
#define TRC_MRE_VMMACROSTUB_1790_size "d"
#define TRC_MRE_VMMACROSTUB_1790 TRC_MRE_VMMACROSTUB_1790__enum,TRC_MRE_VMMACROSTUB_1790_size

// TRC_MRE_VMMACROSTUB_1791
#define TRC_MRE_VMMACROSTUB_1791_size "d"
#define TRC_MRE_VMMACROSTUB_1791 TRC_MRE_VMMACROSTUB_1791__enum,TRC_MRE_VMMACROSTUB_1791_size

// TRC_MRE_VMMACROSTUB_1804
#define TRC_MRE_VMMACROSTUB_1804_size "ddd"
#define TRC_MRE_VMMACROSTUB_1804 TRC_MRE_VMMACROSTUB_1804__enum,TRC_MRE_VMMACROSTUB_1804_size

// TRC_MRE_VMMACROSTUB_1823
#define TRC_MRE_VMMACROSTUB_1823_size "d"
#define TRC_MRE_VMMACROSTUB_1823 TRC_MRE_VMMACROSTUB_1823__enum,TRC_MRE_VMMACROSTUB_1823_size

// TRC_MRE_VMMACROSTUB_1824
#define TRC_MRE_VMMACROSTUB_1824_size "d"
#define TRC_MRE_VMMACROSTUB_1824 TRC_MRE_VMMACROSTUB_1824__enum,TRC_MRE_VMMACROSTUB_1824_size

// TRC_MRE_VMMACROSTUB_1825
#define TRC_MRE_VMMACROSTUB_1825_size "d"
#define TRC_MRE_VMMACROSTUB_1825 TRC_MRE_VMMACROSTUB_1825__enum,TRC_MRE_VMMACROSTUB_1825_size

// TRC_MRE_VMMACROSTUB_1826
#define TRC_MRE_VMMACROSTUB_1826_size "d"
#define TRC_MRE_VMMACROSTUB_1826 TRC_MRE_VMMACROSTUB_1826__enum,TRC_MRE_VMMACROSTUB_1826_size

// TRC_MRE_VMMACROSTUB_1834
#define TRC_MRE_VMMACROSTUB_1834_size ""
#define TRC_MRE_VMMACROSTUB_1834 TRC_MRE_VMMACROSTUB_1834__enum,TRC_MRE_VMMACROSTUB_1834_size

// TRC_MRE_VMMACROSTUB_1844
#define TRC_MRE_VMMACROSTUB_1844_size "d"
#define TRC_MRE_VMMACROSTUB_1844 TRC_MRE_VMMACROSTUB_1844__enum,TRC_MRE_VMMACROSTUB_1844_size

// TRC_MRE_VMMACROSTUB_1845
#define TRC_MRE_VMMACROSTUB_1845_size "d"
#define TRC_MRE_VMMACROSTUB_1845 TRC_MRE_VMMACROSTUB_1845__enum,TRC_MRE_VMMACROSTUB_1845_size

// TRC_MRE_VMMACROSTUB_1858
#define TRC_MRE_VMMACROSTUB_1858_size "ddd"
#define TRC_MRE_VMMACROSTUB_1858 TRC_MRE_VMMACROSTUB_1858__enum,TRC_MRE_VMMACROSTUB_1858_size

// TRC_MRE_VMMACROSTUB_1875
#define TRC_MRE_VMMACROSTUB_1875_size "d"
#define TRC_MRE_VMMACROSTUB_1875 TRC_MRE_VMMACROSTUB_1875__enum,TRC_MRE_VMMACROSTUB_1875_size

// TRC_MRE_VMMACROSTUB_1876
#define TRC_MRE_VMMACROSTUB_1876_size "d"
#define TRC_MRE_VMMACROSTUB_1876 TRC_MRE_VMMACROSTUB_1876__enum,TRC_MRE_VMMACROSTUB_1876_size

// TRC_MRE_VMMACROSTUB_2080
#define TRC_MRE_VMMACROSTUB_2080_size "d"
#define TRC_MRE_VMMACROSTUB_2080 TRC_MRE_VMMACROSTUB_2080__enum,TRC_MRE_VMMACROSTUB_2080_size

// TRC_MRE_VMMACROSTUB_2085
#define TRC_MRE_VMMACROSTUB_2085_size "d"
#define TRC_MRE_VMMACROSTUB_2085 TRC_MRE_VMMACROSTUB_2085__enum,TRC_MRE_VMMACROSTUB_2085_size

// TRC_MRE_VMMACROSTUB_2090
#define TRC_MRE_VMMACROSTUB_2090_size "d"
#define TRC_MRE_VMMACROSTUB_2090 TRC_MRE_VMMACROSTUB_2090__enum,TRC_MRE_VMMACROSTUB_2090_size

// TRC_MRE_VMMACROSTUB_2093
#define TRC_MRE_VMMACROSTUB_2093_size "d"
#define TRC_MRE_VMMACROSTUB_2093 TRC_MRE_VMMACROSTUB_2093__enum,TRC_MRE_VMMACROSTUB_2093_size

// TRC_MRE_VMMACROSTUB_2182
#define TRC_MRE_VMMACROSTUB_2182_size "dd"
#define TRC_MRE_VMMACROSTUB_2182 TRC_MRE_VMMACROSTUB_2182__enum,TRC_MRE_VMMACROSTUB_2182_size

// TRC_MRE_VMMACROSTUB_2183
#define TRC_MRE_VMMACROSTUB_2183_size "dd"
#define TRC_MRE_VMMACROSTUB_2183 TRC_MRE_VMMACROSTUB_2183__enum,TRC_MRE_VMMACROSTUB_2183_size

// TRC_MRE_VMMACROSTUB_2264
#define TRC_MRE_VMMACROSTUB_2264_size ""
#define TRC_MRE_VMMACROSTUB_2264 TRC_MRE_VMMACROSTUB_2264__enum,TRC_MRE_VMMACROSTUB_2264_size

// TRC_MRE_VMMACROSTUB_2270
#define TRC_MRE_VMMACROSTUB_2270_size ""
#define TRC_MRE_VMMACROSTUB_2270 TRC_MRE_VMMACROSTUB_2270__enum,TRC_MRE_VMMACROSTUB_2270_size

// TRC_MRE_VMMACROSTUB_2276
#define TRC_MRE_VMMACROSTUB_2276_size ""
#define TRC_MRE_VMMACROSTUB_2276 TRC_MRE_VMMACROSTUB_2276__enum,TRC_MRE_VMMACROSTUB_2276_size

// TRC_MRE_VMMACROSTUB_2284
#define TRC_MRE_VMMACROSTUB_2284_size ""
#define TRC_MRE_VMMACROSTUB_2284 TRC_MRE_VMMACROSTUB_2284__enum,TRC_MRE_VMMACROSTUB_2284_size

// TRC_MRE_VMMACROSTUB_2289
#define TRC_MRE_VMMACROSTUB_2289_size ""
#define TRC_MRE_VMMACROSTUB_2289 TRC_MRE_VMMACROSTUB_2289__enum,TRC_MRE_VMMACROSTUB_2289_size

// TRC_MRE_VMSALSENSOR_49
#define TRC_MRE_VMSALSENSOR_49_size "d"
#define TRC_MRE_VMSALSENSOR_49 TRC_MRE_VMSALSENSOR_49__enum,TRC_MRE_VMSALSENSOR_49_size

// TRC_MRE_VMSIM_410
#define TRC_MRE_VMSIM_410_size ""
#define TRC_MRE_VMSIM_410 TRC_MRE_VMSIM_410__enum,TRC_MRE_VMSIM_410_size

// TRC_MRE_ELFLDR_193
#define TRC_MRE_ELFLDR_193_size ""
#define TRC_MRE_ELFLDR_193 TRC_MRE_ELFLDR_193__enum,TRC_MRE_ELFLDR_193_size

// TRC_MRE_ELFLDR_206
#define TRC_MRE_ELFLDR_206_size "d"
#define TRC_MRE_ELFLDR_206 TRC_MRE_ELFLDR_206__enum,TRC_MRE_ELFLDR_206_size

// TRC_MRE_ELFLDR_211
#define TRC_MRE_ELFLDR_211_size ""
#define TRC_MRE_ELFLDR_211 TRC_MRE_ELFLDR_211__enum,TRC_MRE_ELFLDR_211_size

// TRC_MRE_ELFLDR_280
#define TRC_MRE_ELFLDR_280_size "ddd"
#define TRC_MRE_ELFLDR_280 TRC_MRE_ELFLDR_280__enum,TRC_MRE_ELFLDR_280_size

// TRC_MRE_ELFLDR_292
#define TRC_MRE_ELFLDR_292_size ""
#define TRC_MRE_ELFLDR_292 TRC_MRE_ELFLDR_292__enum,TRC_MRE_ELFLDR_292_size

// TRC_MRE_ELFLDR_365
#define TRC_MRE_ELFLDR_365_size ""
#define TRC_MRE_ELFLDR_365 TRC_MRE_ELFLDR_365__enum,TRC_MRE_ELFLDR_365_size

// TRC_MRE_ELFLDR_372
#define TRC_MRE_ELFLDR_372_size "ddd"
#define TRC_MRE_ELFLDR_372 TRC_MRE_ELFLDR_372__enum,TRC_MRE_ELFLDR_372_size

// TRC_MRE_ELFLDR_383
#define TRC_MRE_ELFLDR_383_size ""
#define TRC_MRE_ELFLDR_383 TRC_MRE_ELFLDR_383__enum,TRC_MRE_ELFLDR_383_size

// TRC_MRE_ELFLDR_643
#define TRC_MRE_ELFLDR_643_size "d"
#define TRC_MRE_ELFLDR_643 TRC_MRE_ELFLDR_643__enum,TRC_MRE_ELFLDR_643_size

// TRC_MRE_ELFLDR_648
#define TRC_MRE_ELFLDR_648_size "d"
#define TRC_MRE_ELFLDR_648 TRC_MRE_ELFLDR_648__enum,TRC_MRE_ELFLDR_648_size

// TRC_MRE_ELFLDR_793
#define TRC_MRE_ELFLDR_793_size "d"
#define TRC_MRE_ELFLDR_793 TRC_MRE_ELFLDR_793__enum,TRC_MRE_ELFLDR_793_size

// TRC_MRE_HTTPUTIL_170
#define TRC_MRE_HTTPUTIL_170_size "d"
#define TRC_MRE_HTTPUTIL_170 TRC_MRE_HTTPUTIL_170__enum,TRC_MRE_HTTPUTIL_170_size

// TRC_MRE_HTTPUTIL_215
#define TRC_MRE_HTTPUTIL_215_size "d"
#define TRC_MRE_HTTPUTIL_215 TRC_MRE_HTTPUTIL_215__enum,TRC_MRE_HTTPUTIL_215_size

// TRC_MRE_VMBITSTREAM_40
#define TRC_MRE_VMBITSTREAM_40_size "dd"
#define TRC_MRE_VMBITSTREAM_40 TRC_MRE_VMBITSTREAM_40__enum,TRC_MRE_VMBITSTREAM_40_size

// TRC_MRE_VMBITSTREAM_46
#define TRC_MRE_VMBITSTREAM_46_size "d"
#define TRC_MRE_VMBITSTREAM_46 TRC_MRE_VMBITSTREAM_46__enum,TRC_MRE_VMBITSTREAM_46_size

// TRC_MRE_VMBITSTREAM_51
#define TRC_MRE_VMBITSTREAM_51_size "d"
#define TRC_MRE_VMBITSTREAM_51 TRC_MRE_VMBITSTREAM_51__enum,TRC_MRE_VMBITSTREAM_51_size

// TRC_MRE_VMBITSTREAM_62
#define TRC_MRE_VMBITSTREAM_62_size "d"
#define TRC_MRE_VMBITSTREAM_62 TRC_MRE_VMBITSTREAM_62__enum,TRC_MRE_VMBITSTREAM_62_size

// TRC_MRE_VMBITSTREAM_66
#define TRC_MRE_VMBITSTREAM_66_size "d"
#define TRC_MRE_VMBITSTREAM_66 TRC_MRE_VMBITSTREAM_66__enum,TRC_MRE_VMBITSTREAM_66_size

// TRC_MRE_VMBITSTREAM_71
#define TRC_MRE_VMBITSTREAM_71_size "d"
#define TRC_MRE_VMBITSTREAM_71 TRC_MRE_VMBITSTREAM_71__enum,TRC_MRE_VMBITSTREAM_71_size

// TRC_MRE_VMBITSTREAM_81
#define TRC_MRE_VMBITSTREAM_81_size "d"
#define TRC_MRE_VMBITSTREAM_81 TRC_MRE_VMBITSTREAM_81__enum,TRC_MRE_VMBITSTREAM_81_size

// TRC_MRE_VMBITSTREAM_99
#define TRC_MRE_VMBITSTREAM_99_size "d"
#define TRC_MRE_VMBITSTREAM_99 TRC_MRE_VMBITSTREAM_99__enum,TRC_MRE_VMBITSTREAM_99_size

// TRC_MRE_VMBITSTREAM_115
#define TRC_MRE_VMBITSTREAM_115_size "d"
#define TRC_MRE_VMBITSTREAM_115 TRC_MRE_VMBITSTREAM_115__enum,TRC_MRE_VMBITSTREAM_115_size

// TRC_MRE_VMBITSTREAM_131
#define TRC_MRE_VMBITSTREAM_131_size "d"
#define TRC_MRE_VMBITSTREAM_131 TRC_MRE_VMBITSTREAM_131__enum,TRC_MRE_VMBITSTREAM_131_size

// TRC_MRE_VMBITSTREAM_173
#define TRC_MRE_VMBITSTREAM_173_size "d"
#define TRC_MRE_VMBITSTREAM_173 TRC_MRE_VMBITSTREAM_173__enum,TRC_MRE_VMBITSTREAM_173_size

// TRC_MRE_VMBITSTREAM_187
#define TRC_MRE_VMBITSTREAM_187_size "ddd"
#define TRC_MRE_VMBITSTREAM_187 TRC_MRE_VMBITSTREAM_187__enum,TRC_MRE_VMBITSTREAM_187_size

// TRC_MRE_VMBITSTREAM_193
#define TRC_MRE_VMBITSTREAM_193_size "d"
#define TRC_MRE_VMBITSTREAM_193 TRC_MRE_VMBITSTREAM_193__enum,TRC_MRE_VMBITSTREAM_193_size

// TRC_MRE_VMBITSTREAM_209
#define TRC_MRE_VMBITSTREAM_209_size ""
#define TRC_MRE_VMBITSTREAM_209 TRC_MRE_VMBITSTREAM_209__enum,TRC_MRE_VMBITSTREAM_209_size

// TRC_MRE_VMBITSTREAM_216
#define TRC_MRE_VMBITSTREAM_216_size "dd"
#define TRC_MRE_VMBITSTREAM_216 TRC_MRE_VMBITSTREAM_216__enum,TRC_MRE_VMBITSTREAM_216_size

// TRC_MRE_VMBITSTREAM_218
#define TRC_MRE_VMBITSTREAM_218_size "d"
#define TRC_MRE_VMBITSTREAM_218 TRC_MRE_VMBITSTREAM_218__enum,TRC_MRE_VMBITSTREAM_218_size

// TRC_MRE_VMBITSTREAM_222
#define TRC_MRE_VMBITSTREAM_222_size "ddd"
#define TRC_MRE_VMBITSTREAM_222 TRC_MRE_VMBITSTREAM_222__enum,TRC_MRE_VMBITSTREAM_222_size

// TRC_MRE_VMBITSTREAM_232
#define TRC_MRE_VMBITSTREAM_232_size "d"
#define TRC_MRE_VMBITSTREAM_232 TRC_MRE_VMBITSTREAM_232__enum,TRC_MRE_VMBITSTREAM_232_size

// TRC_MRE_VMBITSTREAM_241
#define TRC_MRE_VMBITSTREAM_241_size ""
#define TRC_MRE_VMBITSTREAM_241 TRC_MRE_VMBITSTREAM_241__enum,TRC_MRE_VMBITSTREAM_241_size

// TRC_MRE_VMBITSTREAM_261
#define TRC_MRE_VMBITSTREAM_261_size "d"
#define TRC_MRE_VMBITSTREAM_261 TRC_MRE_VMBITSTREAM_261__enum,TRC_MRE_VMBITSTREAM_261_size

// TRC_MRE_VMBITSTREAM_275
#define TRC_MRE_VMBITSTREAM_275_size "d"
#define TRC_MRE_VMBITSTREAM_275 TRC_MRE_VMBITSTREAM_275__enum,TRC_MRE_VMBITSTREAM_275_size

// TRC_MRE_VMBITSTREAM_289
#define TRC_MRE_VMBITSTREAM_289_size "d"
#define TRC_MRE_VMBITSTREAM_289 TRC_MRE_VMBITSTREAM_289__enum,TRC_MRE_VMBITSTREAM_289_size

// TRC_MRE_VMBITSTREAM_319
#define TRC_MRE_VMBITSTREAM_319_size ""
#define TRC_MRE_VMBITSTREAM_319 TRC_MRE_VMBITSTREAM_319__enum,TRC_MRE_VMBITSTREAM_319_size

// TRC_MRE_VMBITSTREAM_323
#define TRC_MRE_VMBITSTREAM_323_size ""
#define TRC_MRE_VMBITSTREAM_323 TRC_MRE_VMBITSTREAM_323__enum,TRC_MRE_VMBITSTREAM_323_size

// TRC_MRE_VMBITSTREAM_335
#define TRC_MRE_VMBITSTREAM_335_size "d"
#define TRC_MRE_VMBITSTREAM_335 TRC_MRE_VMBITSTREAM_335__enum,TRC_MRE_VMBITSTREAM_335_size

// TRC_MRE_VMBITSTREAM_344
#define TRC_MRE_VMBITSTREAM_344_size ""
#define TRC_MRE_VMBITSTREAM_344 TRC_MRE_VMBITSTREAM_344__enum,TRC_MRE_VMBITSTREAM_344_size

// TRC_MRE_VMBITSTREAM_355
#define TRC_MRE_VMBITSTREAM_355_size "d"
#define TRC_MRE_VMBITSTREAM_355 TRC_MRE_VMBITSTREAM_355__enum,TRC_MRE_VMBITSTREAM_355_size

// TRC_MRE_VMBITSTREAM_400
#define TRC_MRE_VMBITSTREAM_400_size "ddd"
#define TRC_MRE_VMBITSTREAM_400 TRC_MRE_VMBITSTREAM_400__enum,TRC_MRE_VMBITSTREAM_400_size

// TRC_MRE_VMCELL_142
#define TRC_MRE_VMCELL_142_size "d"
#define TRC_MRE_VMCELL_142 TRC_MRE_VMCELL_142__enum,TRC_MRE_VMCELL_142_size

// TRC_MRE_VMCELL_177
#define TRC_MRE_VMCELL_177_size "d"
#define TRC_MRE_VMCELL_177 TRC_MRE_VMCELL_177__enum,TRC_MRE_VMCELL_177_size

// TRC_MRE_VMCERMNG_01
#define TRC_MRE_VMCERMNG_01_size "dd"
#define TRC_MRE_VMCERMNG_01 TRC_MRE_VMCERMNG_01__enum,TRC_MRE_VMCERMNG_01_size

// TRC_MRE_VMCERMNG_02
#define TRC_MRE_VMCERMNG_02_size "d"
#define TRC_MRE_VMCERMNG_02 TRC_MRE_VMCERMNG_02__enum,TRC_MRE_VMCERMNG_02_size

// TRC_MRE_VMCERMNG_03
#define TRC_MRE_VMCERMNG_03_size "d"
#define TRC_MRE_VMCERMNG_03 TRC_MRE_VMCERMNG_03__enum,TRC_MRE_VMCERMNG_03_size

// TRC_MRE_VMCERMNG_04
#define TRC_MRE_VMCERMNG_04_size "d"
#define TRC_MRE_VMCERMNG_04 TRC_MRE_VMCERMNG_04__enum,TRC_MRE_VMCERMNG_04_size

// TRC_MRE_VMCERMNG_05
#define TRC_MRE_VMCERMNG_05_size "d"
#define TRC_MRE_VMCERMNG_05 TRC_MRE_VMCERMNG_05__enum,TRC_MRE_VMCERMNG_05_size

// TRC_MRE_VMCERMNG_06
#define TRC_MRE_VMCERMNG_06_size "d"
#define TRC_MRE_VMCERMNG_06 TRC_MRE_VMCERMNG_06__enum,TRC_MRE_VMCERMNG_06_size

// TRC_MRE_VMCERMNG_07
#define TRC_MRE_VMCERMNG_07_size "d"
#define TRC_MRE_VMCERMNG_07 TRC_MRE_VMCERMNG_07__enum,TRC_MRE_VMCERMNG_07_size

// TRC_MRE_VMCERVAR_01
#define TRC_MRE_VMCERVAR_01_size ""
#define TRC_MRE_VMCERVAR_01 TRC_MRE_VMCERVAR_01__enum,TRC_MRE_VMCERVAR_01_size

// TRC_MRE_VMCERVAR_02
#define TRC_MRE_VMCERVAR_02_size ""
#define TRC_MRE_VMCERVAR_02 TRC_MRE_VMCERVAR_02__enum,TRC_MRE_VMCERVAR_02_size

// TRC_MRE_VMCERVAR_03
#define TRC_MRE_VMCERVAR_03_size ""
#define TRC_MRE_VMCERVAR_03 TRC_MRE_VMCERVAR_03__enum,TRC_MRE_VMCERVAR_03_size

// TRC_MRE_VMCERVAR_04
#define TRC_MRE_VMCERVAR_04_size ""
#define TRC_MRE_VMCERVAR_04 TRC_MRE_VMCERVAR_04__enum,TRC_MRE_VMCERVAR_04_size

// TRC_MRE_VMGETTAG_01
#define TRC_MRE_VMGETTAG_01_size "dd"
#define TRC_MRE_VMGETTAG_01 TRC_MRE_VMGETTAG_01__enum,TRC_MRE_VMGETTAG_01_size

// TRC_MRE_VMGETTAG_02
#define TRC_MRE_VMGETTAG_02_size "d"
#define TRC_MRE_VMGETTAG_02 TRC_MRE_VMGETTAG_02__enum,TRC_MRE_VMGETTAG_02_size

// TRC_MRE_VMGETTAG_03
#define TRC_MRE_VMGETTAG_03_size "d"
#define TRC_MRE_VMGETTAG_03 TRC_MRE_VMGETTAG_03__enum,TRC_MRE_VMGETTAG_03_size

// TRC_MRE_VMGFXOLD_267
#define TRC_MRE_VMGFXOLD_267_size ""
#define TRC_MRE_VMGFXOLD_267 TRC_MRE_VMGFXOLD_267__enum,TRC_MRE_VMGFXOLD_267_size

// TRC_MRE_VMGFXOLD_270
#define TRC_MRE_VMGFXOLD_270_size ""
#define TRC_MRE_VMGFXOLD_270 TRC_MRE_VMGFXOLD_270__enum,TRC_MRE_VMGFXOLD_270_size

// TRC_MRE_VMGFXOLD_275
#define TRC_MRE_VMGFXOLD_275_size ""
#define TRC_MRE_VMGFXOLD_275 TRC_MRE_VMGFXOLD_275__enum,TRC_MRE_VMGFXOLD_275_size

// TRC_MRE_VMGFXOLD_307
#define TRC_MRE_VMGFXOLD_307_size ""
#define TRC_MRE_VMGFXOLD_307 TRC_MRE_VMGFXOLD_307__enum,TRC_MRE_VMGFXOLD_307_size

// TRC_MRE_VMGFXOLD_310
#define TRC_MRE_VMGFXOLD_310_size ""
#define TRC_MRE_VMGFXOLD_310 TRC_MRE_VMGFXOLD_310__enum,TRC_MRE_VMGFXOLD_310_size

// TRC_MRE_VMGFXOLD_407
#define TRC_MRE_VMGFXOLD_407_size "ddddd"
#define TRC_MRE_VMGFXOLD_407 TRC_MRE_VMGFXOLD_407__enum,TRC_MRE_VMGFXOLD_407_size

// TRC_MRE_VMMMS_172
#define TRC_MRE_VMMMS_172_size "d"
#define TRC_MRE_VMMMS_172 TRC_MRE_VMMMS_172__enum,TRC_MRE_VMMMS_172_size

// TRC_MRE_VMMMS_192
#define TRC_MRE_VMMMS_192_size "d"
#define TRC_MRE_VMMMS_192 TRC_MRE_VMMMS_192__enum,TRC_MRE_VMMMS_192_size

// TRC_MRE_VMMMS_239
#define TRC_MRE_VMMMS_239_size ""
#define TRC_MRE_VMMMS_239 TRC_MRE_VMMMS_239__enum,TRC_MRE_VMMMS_239_size

// TRC_MRE_VMMMS_246
#define TRC_MRE_VMMMS_246_size "d"
#define TRC_MRE_VMMMS_246 TRC_MRE_VMMMS_246__enum,TRC_MRE_VMMMS_246_size

// TRC_MRE_VMMMS_253
#define TRC_MRE_VMMMS_253_size "d"
#define TRC_MRE_VMMMS_253 TRC_MRE_VMMMS_253__enum,TRC_MRE_VMMMS_253_size

// TRC_MRE_VMMMS_256
#define TRC_MRE_VMMMS_256_size ""
#define TRC_MRE_VMMMS_256 TRC_MRE_VMMMS_256__enum,TRC_MRE_VMMMS_256_size

// TRC_MRE_VMMMS_262
#define TRC_MRE_VMMMS_262_size "d"
#define TRC_MRE_VMMMS_262 TRC_MRE_VMMMS_262__enum,TRC_MRE_VMMMS_262_size

// TRC_MRE_VMMMS_268
#define TRC_MRE_VMMMS_268_size "d"
#define TRC_MRE_VMMMS_268 TRC_MRE_VMMMS_268__enum,TRC_MRE_VMMMS_268_size

// TRC_MRE_VMMMS_275
#define TRC_MRE_VMMMS_275_size ""
#define TRC_MRE_VMMMS_275 TRC_MRE_VMMMS_275__enum,TRC_MRE_VMMMS_275_size

// TRC_MRE_VMMMS_284
#define TRC_MRE_VMMMS_284_size ""
#define TRC_MRE_VMMMS_284 TRC_MRE_VMMMS_284__enum,TRC_MRE_VMMMS_284_size

// TRC_MRE_VMMMS_290
#define TRC_MRE_VMMMS_290_size ""
#define TRC_MRE_VMMMS_290 TRC_MRE_VMMMS_290__enum,TRC_MRE_VMMMS_290_size

// TRC_MRE_VMMMS_297
#define TRC_MRE_VMMMS_297_size ""
#define TRC_MRE_VMMMS_297 TRC_MRE_VMMMS_297__enum,TRC_MRE_VMMMS_297_size

// TRC_MRE_VMMMS_302
#define TRC_MRE_VMMMS_302_size "d"
#define TRC_MRE_VMMMS_302 TRC_MRE_VMMMS_302__enum,TRC_MRE_VMMMS_302_size

// TRC_MRE_VMMMS_309
#define TRC_MRE_VMMMS_309_size ""
#define TRC_MRE_VMMMS_309 TRC_MRE_VMMMS_309__enum,TRC_MRE_VMMMS_309_size

// TRC_MRE_VMMMS_315
#define TRC_MRE_VMMMS_315_size ""
#define TRC_MRE_VMMMS_315 TRC_MRE_VMMMS_315__enum,TRC_MRE_VMMMS_315_size

// TRC_MRE_VMMMS_319
#define TRC_MRE_VMMMS_319_size "d"
#define TRC_MRE_VMMMS_319 TRC_MRE_VMMMS_319__enum,TRC_MRE_VMMMS_319_size

// TRC_MRE_VMMMS_331
#define TRC_MRE_VMMMS_331_size "d"
#define TRC_MRE_VMMMS_331 TRC_MRE_VMMMS_331__enum,TRC_MRE_VMMMS_331_size

// TRC_MRE_VMMMS_337
#define TRC_MRE_VMMMS_337_size ""
#define TRC_MRE_VMMMS_337 TRC_MRE_VMMMS_337__enum,TRC_MRE_VMMMS_337_size

// TRC_MRE_VMMMS_344
#define TRC_MRE_VMMMS_344_size ""
#define TRC_MRE_VMMMS_344 TRC_MRE_VMMMS_344__enum,TRC_MRE_VMMMS_344_size

// TRC_MRE_VMMMS_349
#define TRC_MRE_VMMMS_349_size "d"
#define TRC_MRE_VMMMS_349 TRC_MRE_VMMMS_349__enum,TRC_MRE_VMMMS_349_size

// TRC_MRE_VMMMS_352
#define TRC_MRE_VMMMS_352_size ""
#define TRC_MRE_VMMMS_352 TRC_MRE_VMMMS_352__enum,TRC_MRE_VMMMS_352_size

// TRC_MRE_VMMMS_359
#define TRC_MRE_VMMMS_359_size ""
#define TRC_MRE_VMMMS_359 TRC_MRE_VMMMS_359__enum,TRC_MRE_VMMMS_359_size

// TRC_MRE_VMMMS_363
#define TRC_MRE_VMMMS_363_size "d"
#define TRC_MRE_VMMMS_363 TRC_MRE_VMMMS_363__enum,TRC_MRE_VMMMS_363_size

// TRC_MRE_VMMMS_380
#define TRC_MRE_VMMMS_380_size "dd"
#define TRC_MRE_VMMMS_380 TRC_MRE_VMMMS_380__enum,TRC_MRE_VMMMS_380_size

// TRC_MRE_VMMMS_384
#define TRC_MRE_VMMMS_384_size ""
#define TRC_MRE_VMMMS_384 TRC_MRE_VMMMS_384__enum,TRC_MRE_VMMMS_384_size

// TRC_MRE_VMMMS_389
#define TRC_MRE_VMMMS_389_size "d"
#define TRC_MRE_VMMMS_389 TRC_MRE_VMMMS_389__enum,TRC_MRE_VMMMS_389_size

// TRC_MRE_VMMMS_392
#define TRC_MRE_VMMMS_392_size "d"
#define TRC_MRE_VMMMS_392 TRC_MRE_VMMMS_392__enum,TRC_MRE_VMMMS_392_size

// TRC_MRE_VMMMS_399
#define TRC_MRE_VMMMS_399_size "d"
#define TRC_MRE_VMMMS_399 TRC_MRE_VMMMS_399__enum,TRC_MRE_VMMMS_399_size

// TRC_MRE_VMMMS_406
#define TRC_MRE_VMMMS_406_size ""
#define TRC_MRE_VMMMS_406 TRC_MRE_VMMMS_406__enum,TRC_MRE_VMMMS_406_size

// TRC_MRE_VMMMS_410
#define TRC_MRE_VMMMS_410_size "d"
#define TRC_MRE_VMMMS_410 TRC_MRE_VMMMS_410__enum,TRC_MRE_VMMMS_410_size

// TRC_MRE_VMMMS_415
#define TRC_MRE_VMMMS_415_size ""
#define TRC_MRE_VMMMS_415 TRC_MRE_VMMMS_415__enum,TRC_MRE_VMMMS_415_size

// TRC_MRE_VMMMS_418
#define TRC_MRE_VMMMS_418_size "d"
#define TRC_MRE_VMMMS_418 TRC_MRE_VMMMS_418__enum,TRC_MRE_VMMMS_418_size

// TRC_MRE_VMMMS_425
#define TRC_MRE_VMMMS_425_size ""
#define TRC_MRE_VMMMS_425 TRC_MRE_VMMMS_425__enum,TRC_MRE_VMMMS_425_size

// TRC_MRE_VMMMS_458
#define TRC_MRE_VMMMS_458_size ""
#define TRC_MRE_VMMMS_458 TRC_MRE_VMMMS_458__enum,TRC_MRE_VMMMS_458_size

// TRC_MRE_VMMMS_466
#define TRC_MRE_VMMMS_466_size ""
#define TRC_MRE_VMMMS_466 TRC_MRE_VMMMS_466__enum,TRC_MRE_VMMMS_466_size

// TRC_MRE_VMMMS_477
#define TRC_MRE_VMMMS_477_size "d"
#define TRC_MRE_VMMMS_477 TRC_MRE_VMMMS_477__enum,TRC_MRE_VMMMS_477_size

// TRC_MRE_VMMMS_482
#define TRC_MRE_VMMMS_482_size "d"
#define TRC_MRE_VMMMS_482 TRC_MRE_VMMMS_482__enum,TRC_MRE_VMMMS_482_size

// TRC_MRE_VMMMS_487
#define TRC_MRE_VMMMS_487_size "dd"
#define TRC_MRE_VMMMS_487 TRC_MRE_VMMMS_487__enum,TRC_MRE_VMMMS_487_size

// TRC_MRE_VMMMS_492
#define TRC_MRE_VMMMS_492_size "dd"
#define TRC_MRE_VMMMS_492 TRC_MRE_VMMMS_492__enum,TRC_MRE_VMMMS_492_size

// TRC_MRE_VMMMS_499
#define TRC_MRE_VMMMS_499_size "d"
#define TRC_MRE_VMMMS_499 TRC_MRE_VMMMS_499__enum,TRC_MRE_VMMMS_499_size

// TRC_MRE_VMMMS_515
#define TRC_MRE_VMMMS_515_size "d"
#define TRC_MRE_VMMMS_515 TRC_MRE_VMMMS_515__enum,TRC_MRE_VMMMS_515_size

// TRC_MRE_VMMMS_529
#define TRC_MRE_VMMMS_529_size "d"
#define TRC_MRE_VMMMS_529 TRC_MRE_VMMMS_529__enum,TRC_MRE_VMMMS_529_size

// TRC_MRE_VMMMS_540
#define TRC_MRE_VMMMS_540_size "ddd"
#define TRC_MRE_VMMMS_540 TRC_MRE_VMMMS_540__enum,TRC_MRE_VMMMS_540_size

// TRC_MRE_VMMMS_557
#define TRC_MRE_VMMMS_557_size "d"
#define TRC_MRE_VMMMS_557 TRC_MRE_VMMMS_557__enum,TRC_MRE_VMMMS_557_size

// TRC_MRE_VMMMS_568
#define TRC_MRE_VMMMS_568_size "d"
#define TRC_MRE_VMMMS_568 TRC_MRE_VMMMS_568__enum,TRC_MRE_VMMMS_568_size

// TRC_MRE_VMMMS_582
#define TRC_MRE_VMMMS_582_size "d"
#define TRC_MRE_VMMMS_582 TRC_MRE_VMMMS_582__enum,TRC_MRE_VMMMS_582_size

// TRC_MRE_VMMMS_586
#define TRC_MRE_VMMMS_586_size "d"
#define TRC_MRE_VMMMS_586 TRC_MRE_VMMMS_586__enum,TRC_MRE_VMMMS_586_size

// TRC_MRE_VMMMS_591
#define TRC_MRE_VMMMS_591_size "d"
#define TRC_MRE_VMMMS_591 TRC_MRE_VMMMS_591__enum,TRC_MRE_VMMMS_591_size

// TRC_MRE_VMMMS_606
#define TRC_MRE_VMMMS_606_size "d"
#define TRC_MRE_VMMMS_606 TRC_MRE_VMMMS_606__enum,TRC_MRE_VMMMS_606_size

// TRC_MRE_VMMMS_615
#define TRC_MRE_VMMMS_615_size "d"
#define TRC_MRE_VMMMS_615 TRC_MRE_VMMMS_615__enum,TRC_MRE_VMMMS_615_size

// TRC_MRE_VMMMS_622
#define TRC_MRE_VMMMS_622_size "d"
#define TRC_MRE_VMMMS_622 TRC_MRE_VMMMS_622__enum,TRC_MRE_VMMMS_622_size

// TRC_MRE_VMMMS_634
#define TRC_MRE_VMMMS_634_size "d"
#define TRC_MRE_VMMMS_634 TRC_MRE_VMMMS_634__enum,TRC_MRE_VMMMS_634_size

// TRC_MRE_VMMMS_641
#define TRC_MRE_VMMMS_641_size "d"
#define TRC_MRE_VMMMS_641 TRC_MRE_VMMMS_641__enum,TRC_MRE_VMMMS_641_size

// TRC_MRE_VMMMS_650
#define TRC_MRE_VMMMS_650_size "d"
#define TRC_MRE_VMMMS_650 TRC_MRE_VMMMS_650__enum,TRC_MRE_VMMMS_650_size

// TRC_MRE_VMMMS_659
#define TRC_MRE_VMMMS_659_size "d"
#define TRC_MRE_VMMMS_659 TRC_MRE_VMMMS_659__enum,TRC_MRE_VMMMS_659_size

// TRC_MRE_VMMMS_668
#define TRC_MRE_VMMMS_668_size "d"
#define TRC_MRE_VMMMS_668 TRC_MRE_VMMMS_668__enum,TRC_MRE_VMMMS_668_size

// TRC_MRE_VMMMS_683
#define TRC_MRE_VMMMS_683_size "d"
#define TRC_MRE_VMMMS_683 TRC_MRE_VMMMS_683__enum,TRC_MRE_VMMMS_683_size

// TRC_MRE_VMMMS_690
#define TRC_MRE_VMMMS_690_size "d"
#define TRC_MRE_VMMMS_690 TRC_MRE_VMMMS_690__enum,TRC_MRE_VMMMS_690_size

// TRC_MRE_VMMMS_704
#define TRC_MRE_VMMMS_704_size "d"
#define TRC_MRE_VMMMS_704 TRC_MRE_VMMMS_704__enum,TRC_MRE_VMMMS_704_size

// TRC_MRE_VMMMS_713
#define TRC_MRE_VMMMS_713_size "d"
#define TRC_MRE_VMMMS_713 TRC_MRE_VMMMS_713__enum,TRC_MRE_VMMMS_713_size

// TRC_MRE_VMMMS_723
#define TRC_MRE_VMMMS_723_size "d"
#define TRC_MRE_VMMMS_723 TRC_MRE_VMMMS_723__enum,TRC_MRE_VMMMS_723_size

// TRC_MRE_VMMMS_732
#define TRC_MRE_VMMMS_732_size "d"
#define TRC_MRE_VMMMS_732 TRC_MRE_VMMMS_732__enum,TRC_MRE_VMMMS_732_size

// TRC_MRE_VMMMS_742
#define TRC_MRE_VMMMS_742_size "d"
#define TRC_MRE_VMMMS_742 TRC_MRE_VMMMS_742__enum,TRC_MRE_VMMMS_742_size

// TRC_MRE_VMMMS_760
#define TRC_MRE_VMMMS_760_size "d"
#define TRC_MRE_VMMMS_760 TRC_MRE_VMMMS_760__enum,TRC_MRE_VMMMS_760_size

// TRC_MRE_VMMMS_775
#define TRC_MRE_VMMMS_775_size "d"
#define TRC_MRE_VMMMS_775 TRC_MRE_VMMMS_775__enum,TRC_MRE_VMMMS_775_size

// TRC_MRE_VMMMS_790
#define TRC_MRE_VMMMS_790_size "d"
#define TRC_MRE_VMMMS_790 TRC_MRE_VMMMS_790__enum,TRC_MRE_VMMMS_790_size

// TRC_MRE_VMMMS_796
#define TRC_MRE_VMMMS_796_size "d"
#define TRC_MRE_VMMMS_796 TRC_MRE_VMMMS_796__enum,TRC_MRE_VMMMS_796_size

// TRC_MRE_VMMMS_813
#define TRC_MRE_VMMMS_813_size "d"
#define TRC_MRE_VMMMS_813 TRC_MRE_VMMMS_813__enum,TRC_MRE_VMMMS_813_size

// TRC_MRE_VMMMS_822
#define TRC_MRE_VMMMS_822_size "d"
#define TRC_MRE_VMMMS_822 TRC_MRE_VMMMS_822__enum,TRC_MRE_VMMMS_822_size

// TRC_MRE_VMMMS_832
#define TRC_MRE_VMMMS_832_size "d"
#define TRC_MRE_VMMMS_832 TRC_MRE_VMMMS_832__enum,TRC_MRE_VMMMS_832_size

// TRC_MRE_VMMMS_841
#define TRC_MRE_VMMMS_841_size "d"
#define TRC_MRE_VMMMS_841 TRC_MRE_VMMMS_841__enum,TRC_MRE_VMMMS_841_size

// TRC_MRE_VMMMS_848
#define TRC_MRE_VMMMS_848_size "d"
#define TRC_MRE_VMMMS_848 TRC_MRE_VMMMS_848__enum,TRC_MRE_VMMMS_848_size

// TRC_MRE_VMMMS_865
#define TRC_MRE_VMMMS_865_size "d"
#define TRC_MRE_VMMMS_865 TRC_MRE_VMMMS_865__enum,TRC_MRE_VMMMS_865_size

// TRC_MRE_VMMMS_874
#define TRC_MRE_VMMMS_874_size "d"
#define TRC_MRE_VMMMS_874 TRC_MRE_VMMMS_874__enum,TRC_MRE_VMMMS_874_size

// TRC_MRE_VMMMS_884
#define TRC_MRE_VMMMS_884_size "d"
#define TRC_MRE_VMMMS_884 TRC_MRE_VMMMS_884__enum,TRC_MRE_VMMMS_884_size

// TRC_MRE_VMMMS_893
#define TRC_MRE_VMMMS_893_size "d"
#define TRC_MRE_VMMMS_893 TRC_MRE_VMMMS_893__enum,TRC_MRE_VMMMS_893_size

// TRC_MRE_VMMMS_908
#define TRC_MRE_VMMMS_908_size "d"
#define TRC_MRE_VMMMS_908 TRC_MRE_VMMMS_908__enum,TRC_MRE_VMMMS_908_size

// TRC_MRE_VMMMS_917
#define TRC_MRE_VMMMS_917_size "d"
#define TRC_MRE_VMMMS_917 TRC_MRE_VMMMS_917__enum,TRC_MRE_VMMMS_917_size

// TRC_MRE_VMMMS_926
#define TRC_MRE_VMMMS_926_size "d"
#define TRC_MRE_VMMMS_926 TRC_MRE_VMMMS_926__enum,TRC_MRE_VMMMS_926_size

// TRC_MRE_VMMMS_936
#define TRC_MRE_VMMMS_936_size "d"
#define TRC_MRE_VMMMS_936 TRC_MRE_VMMMS_936__enum,TRC_MRE_VMMMS_936_size

// TRC_MRE_VMMMS_945
#define TRC_MRE_VMMMS_945_size "d"
#define TRC_MRE_VMMMS_945 TRC_MRE_VMMMS_945__enum,TRC_MRE_VMMMS_945_size

// TRC_MRE_VMMMS_965
#define TRC_MRE_VMMMS_965_size "d"
#define TRC_MRE_VMMMS_965 TRC_MRE_VMMMS_965__enum,TRC_MRE_VMMMS_965_size

// TRC_MRE_VMMMS_971
#define TRC_MRE_VMMMS_971_size "d"
#define TRC_MRE_VMMMS_971 TRC_MRE_VMMMS_971__enum,TRC_MRE_VMMMS_971_size

// TRC_MRE_VMMMS_987
#define TRC_MRE_VMMMS_987_size "d"
#define TRC_MRE_VMMMS_987 TRC_MRE_VMMMS_987__enum,TRC_MRE_VMMMS_987_size

// TRC_MRE_VMMMS_996
#define TRC_MRE_VMMMS_996_size "d"
#define TRC_MRE_VMMMS_996 TRC_MRE_VMMMS_996__enum,TRC_MRE_VMMMS_996_size

// TRC_MRE_VMMMS_1005
#define TRC_MRE_VMMMS_1005_size "d"
#define TRC_MRE_VMMMS_1005 TRC_MRE_VMMMS_1005__enum,TRC_MRE_VMMMS_1005_size

// TRC_MRE_VMMMS_1014
#define TRC_MRE_VMMMS_1014_size "d"
#define TRC_MRE_VMMMS_1014 TRC_MRE_VMMMS_1014__enum,TRC_MRE_VMMMS_1014_size

// TRC_MRE_VMMMS_1024
#define TRC_MRE_VMMMS_1024_size "d"
#define TRC_MRE_VMMMS_1024 TRC_MRE_VMMMS_1024__enum,TRC_MRE_VMMMS_1024_size

// TRC_MRE_VMMMS_1036
#define TRC_MRE_VMMMS_1036_size "d"
#define TRC_MRE_VMMMS_1036 TRC_MRE_VMMMS_1036__enum,TRC_MRE_VMMMS_1036_size

// TRC_MRE_VMMMS_1045
#define TRC_MRE_VMMMS_1045_size "d"
#define TRC_MRE_VMMMS_1045 TRC_MRE_VMMMS_1045__enum,TRC_MRE_VMMMS_1045_size

// TRC_MRE_VMMMS_1054
#define TRC_MRE_VMMMS_1054_size "d"
#define TRC_MRE_VMMMS_1054 TRC_MRE_VMMMS_1054__enum,TRC_MRE_VMMMS_1054_size

// TRC_MRE_VMMMS_1064
#define TRC_MRE_VMMMS_1064_size "d"
#define TRC_MRE_VMMMS_1064 TRC_MRE_VMMMS_1064__enum,TRC_MRE_VMMMS_1064_size

// TRC_MRE_VMMMS_1073
#define TRC_MRE_VMMMS_1073_size "d"
#define TRC_MRE_VMMMS_1073 TRC_MRE_VMMMS_1073__enum,TRC_MRE_VMMMS_1073_size

// TRC_MRE_VMMMS_1080
#define TRC_MRE_VMMMS_1080_size "d"
#define TRC_MRE_VMMMS_1080 TRC_MRE_VMMMS_1080__enum,TRC_MRE_VMMMS_1080_size

// TRC_MRE_VMMMS_1084
#define TRC_MRE_VMMMS_1084_size "d"
#define TRC_MRE_VMMMS_1084 TRC_MRE_VMMMS_1084__enum,TRC_MRE_VMMMS_1084_size

// TRC_MRE_VMMMS_1088
#define TRC_MRE_VMMMS_1088_size "d"
#define TRC_MRE_VMMMS_1088 TRC_MRE_VMMMS_1088__enum,TRC_MRE_VMMMS_1088_size

// TRC_MRE_VMMMS_1104
#define TRC_MRE_VMMMS_1104_size "d"
#define TRC_MRE_VMMMS_1104 TRC_MRE_VMMMS_1104__enum,TRC_MRE_VMMMS_1104_size

// TRC_MRE_VMMMS_1113
#define TRC_MRE_VMMMS_1113_size "d"
#define TRC_MRE_VMMMS_1113 TRC_MRE_VMMMS_1113__enum,TRC_MRE_VMMMS_1113_size

// TRC_MRE_VMMMS_1123
#define TRC_MRE_VMMMS_1123_size "d"
#define TRC_MRE_VMMMS_1123 TRC_MRE_VMMMS_1123__enum,TRC_MRE_VMMMS_1123_size

// TRC_MRE_VMMMS_1132
#define TRC_MRE_VMMMS_1132_size "d"
#define TRC_MRE_VMMMS_1132 TRC_MRE_VMMMS_1132__enum,TRC_MRE_VMMMS_1132_size

// TRC_MRE_VMMMS_1142
#define TRC_MRE_VMMMS_1142_size "d"
#define TRC_MRE_VMMMS_1142 TRC_MRE_VMMMS_1142__enum,TRC_MRE_VMMMS_1142_size

// TRC_MRE_VMMMS_1151
#define TRC_MRE_VMMMS_1151_size "d"
#define TRC_MRE_VMMMS_1151 TRC_MRE_VMMMS_1151__enum,TRC_MRE_VMMMS_1151_size

// TRC_MRE_VMMMS_1158
#define TRC_MRE_VMMMS_1158_size "d"
#define TRC_MRE_VMMMS_1158 TRC_MRE_VMMMS_1158__enum,TRC_MRE_VMMMS_1158_size

// TRC_MRE_VMMMS_1162
#define TRC_MRE_VMMMS_1162_size "d"
#define TRC_MRE_VMMMS_1162 TRC_MRE_VMMMS_1162__enum,TRC_MRE_VMMMS_1162_size

// TRC_MRE_VMMMS_1166
#define TRC_MRE_VMMMS_1166_size "d"
#define TRC_MRE_VMMMS_1166 TRC_MRE_VMMMS_1166__enum,TRC_MRE_VMMMS_1166_size

// TRC_MRE_VMMMS_1182
#define TRC_MRE_VMMMS_1182_size "d"
#define TRC_MRE_VMMMS_1182 TRC_MRE_VMMMS_1182__enum,TRC_MRE_VMMMS_1182_size

// TRC_MRE_VMMMS_1191
#define TRC_MRE_VMMMS_1191_size "d"
#define TRC_MRE_VMMMS_1191 TRC_MRE_VMMMS_1191__enum,TRC_MRE_VMMMS_1191_size

// TRC_MRE_VMMMS_1201
#define TRC_MRE_VMMMS_1201_size "d"
#define TRC_MRE_VMMMS_1201 TRC_MRE_VMMMS_1201__enum,TRC_MRE_VMMMS_1201_size

// TRC_MRE_VMMMS_1210
#define TRC_MRE_VMMMS_1210_size "d"
#define TRC_MRE_VMMMS_1210 TRC_MRE_VMMMS_1210__enum,TRC_MRE_VMMMS_1210_size

// TRC_MRE_VMMMS_1220
#define TRC_MRE_VMMMS_1220_size "d"
#define TRC_MRE_VMMMS_1220 TRC_MRE_VMMMS_1220__enum,TRC_MRE_VMMMS_1220_size

// TRC_MRE_VMMMS_1229
#define TRC_MRE_VMMMS_1229_size "d"
#define TRC_MRE_VMMMS_1229 TRC_MRE_VMMMS_1229__enum,TRC_MRE_VMMMS_1229_size

// TRC_MRE_VMMMS_1236
#define TRC_MRE_VMMMS_1236_size "d"
#define TRC_MRE_VMMMS_1236 TRC_MRE_VMMMS_1236__enum,TRC_MRE_VMMMS_1236_size

// TRC_MRE_VMMMS_1240
#define TRC_MRE_VMMMS_1240_size "d"
#define TRC_MRE_VMMMS_1240 TRC_MRE_VMMMS_1240__enum,TRC_MRE_VMMMS_1240_size

// TRC_MRE_VMMMS_1256
#define TRC_MRE_VMMMS_1256_size "d"
#define TRC_MRE_VMMMS_1256 TRC_MRE_VMMMS_1256__enum,TRC_MRE_VMMMS_1256_size

// TRC_MRE_VMMMS_1265
#define TRC_MRE_VMMMS_1265_size "d"
#define TRC_MRE_VMMMS_1265 TRC_MRE_VMMMS_1265__enum,TRC_MRE_VMMMS_1265_size

// TRC_MRE_VMMMS_1275
#define TRC_MRE_VMMMS_1275_size "d"
#define TRC_MRE_VMMMS_1275 TRC_MRE_VMMMS_1275__enum,TRC_MRE_VMMMS_1275_size

// TRC_MRE_VMMMS_1284
#define TRC_MRE_VMMMS_1284_size "d"
#define TRC_MRE_VMMMS_1284 TRC_MRE_VMMMS_1284__enum,TRC_MRE_VMMMS_1284_size

// TRC_MRE_VMMMS_1294
#define TRC_MRE_VMMMS_1294_size "d"
#define TRC_MRE_VMMMS_1294 TRC_MRE_VMMMS_1294__enum,TRC_MRE_VMMMS_1294_size

// TRC_MRE_VMMMS_1303
#define TRC_MRE_VMMMS_1303_size "d"
#define TRC_MRE_VMMMS_1303 TRC_MRE_VMMMS_1303__enum,TRC_MRE_VMMMS_1303_size

// TRC_MRE_VMMMS_1310
#define TRC_MRE_VMMMS_1310_size "d"
#define TRC_MRE_VMMMS_1310 TRC_MRE_VMMMS_1310__enum,TRC_MRE_VMMMS_1310_size

// TRC_MRE_VMMMS_1314
#define TRC_MRE_VMMMS_1314_size "d"
#define TRC_MRE_VMMMS_1314 TRC_MRE_VMMMS_1314__enum,TRC_MRE_VMMMS_1314_size

// TRC_MRE_VMMMS_1318
#define TRC_MRE_VMMMS_1318_size "d"
#define TRC_MRE_VMMMS_1318 TRC_MRE_VMMMS_1318__enum,TRC_MRE_VMMMS_1318_size

// TRC_MRE_VMMMS_1334
#define TRC_MRE_VMMMS_1334_size "d"
#define TRC_MRE_VMMMS_1334 TRC_MRE_VMMMS_1334__enum,TRC_MRE_VMMMS_1334_size

// TRC_MRE_VMMMS_1343
#define TRC_MRE_VMMMS_1343_size "d"
#define TRC_MRE_VMMMS_1343 TRC_MRE_VMMMS_1343__enum,TRC_MRE_VMMMS_1343_size

// TRC_MRE_VMMMS_1353
#define TRC_MRE_VMMMS_1353_size "d"
#define TRC_MRE_VMMMS_1353 TRC_MRE_VMMMS_1353__enum,TRC_MRE_VMMMS_1353_size

// TRC_MRE_VMMMS_1362
#define TRC_MRE_VMMMS_1362_size "d"
#define TRC_MRE_VMMMS_1362 TRC_MRE_VMMMS_1362__enum,TRC_MRE_VMMMS_1362_size

// TRC_MRE_VMMMS_1372
#define TRC_MRE_VMMMS_1372_size "d"
#define TRC_MRE_VMMMS_1372 TRC_MRE_VMMMS_1372__enum,TRC_MRE_VMMMS_1372_size

// TRC_MRE_VMMMS_1381
#define TRC_MRE_VMMMS_1381_size "d"
#define TRC_MRE_VMMMS_1381 TRC_MRE_VMMMS_1381__enum,TRC_MRE_VMMMS_1381_size

// TRC_MRE_VMMMS_1388
#define TRC_MRE_VMMMS_1388_size "d"
#define TRC_MRE_VMMMS_1388 TRC_MRE_VMMMS_1388__enum,TRC_MRE_VMMMS_1388_size

// TRC_MRE_VMMMS_1392
#define TRC_MRE_VMMMS_1392_size "d"
#define TRC_MRE_VMMMS_1392 TRC_MRE_VMMMS_1392__enum,TRC_MRE_VMMMS_1392_size

// TRC_MRE_VMMMS_1396
#define TRC_MRE_VMMMS_1396_size "d"
#define TRC_MRE_VMMMS_1396 TRC_MRE_VMMMS_1396__enum,TRC_MRE_VMMMS_1396_size

// TRC_MRE_VMMMS_1408
#define TRC_MRE_VMMMS_1408_size ""
#define TRC_MRE_VMMMS_1408 TRC_MRE_VMMMS_1408__enum,TRC_MRE_VMMMS_1408_size

// TRC_MRE_VMMMS_1422
#define TRC_MRE_VMMMS_1422_size ""
#define TRC_MRE_VMMMS_1422 TRC_MRE_VMMMS_1422__enum,TRC_MRE_VMMMS_1422_size

// TRC_MRE_VMMMS_1438
#define TRC_MRE_VMMMS_1438_size "ddd"
#define TRC_MRE_VMMMS_1438 TRC_MRE_VMMMS_1438__enum,TRC_MRE_VMMMS_1438_size

// TRC_MRE_VMMMS_1446
#define TRC_MRE_VMMMS_1446_size "d"
#define TRC_MRE_VMMMS_1446 TRC_MRE_VMMMS_1446__enum,TRC_MRE_VMMMS_1446_size

// TRC_MRE_VMMMS_1450
#define TRC_MRE_VMMMS_1450_size ""
#define TRC_MRE_VMMMS_1450 TRC_MRE_VMMMS_1450__enum,TRC_MRE_VMMMS_1450_size

// TRC_MRE_VMMMS_1456
#define TRC_MRE_VMMMS_1456_size ""
#define TRC_MRE_VMMMS_1456 TRC_MRE_VMMMS_1456__enum,TRC_MRE_VMMMS_1456_size

// TRC_MRE_VMMMS_1465
#define TRC_MRE_VMMMS_1465_size "d"
#define TRC_MRE_VMMMS_1465 TRC_MRE_VMMMS_1465__enum,TRC_MRE_VMMMS_1465_size

// TRC_MRE_VMMMS_1469
#define TRC_MRE_VMMMS_1469_size ""
#define TRC_MRE_VMMMS_1469 TRC_MRE_VMMMS_1469__enum,TRC_MRE_VMMMS_1469_size

// TRC_MRE_VMMMS_1475
#define TRC_MRE_VMMMS_1475_size ""
#define TRC_MRE_VMMMS_1475 TRC_MRE_VMMMS_1475__enum,TRC_MRE_VMMMS_1475_size

// TRC_MRE_VMMMS_1487
#define TRC_MRE_VMMMS_1487_size "ddd"
#define TRC_MRE_VMMMS_1487 TRC_MRE_VMMMS_1487__enum,TRC_MRE_VMMMS_1487_size

// TRC_MRE_VMMMS_1499
#define TRC_MRE_VMMMS_1499_size "d"
#define TRC_MRE_VMMMS_1499 TRC_MRE_VMMMS_1499__enum,TRC_MRE_VMMMS_1499_size

// TRC_MRE_VMMMS_1508
#define TRC_MRE_VMMMS_1508_size "d"
#define TRC_MRE_VMMMS_1508 TRC_MRE_VMMMS_1508__enum,TRC_MRE_VMMMS_1508_size

// TRC_MRE_VMMMS_1516
#define TRC_MRE_VMMMS_1516_size "d"
#define TRC_MRE_VMMMS_1516 TRC_MRE_VMMMS_1516__enum,TRC_MRE_VMMMS_1516_size

// TRC_MRE_VMMMS_1525
#define TRC_MRE_VMMMS_1525_size "d"
#define TRC_MRE_VMMMS_1525 TRC_MRE_VMMMS_1525__enum,TRC_MRE_VMMMS_1525_size

// TRC_MRE_VMMMS_1537
#define TRC_MRE_VMMMS_1537_size "d"
#define TRC_MRE_VMMMS_1537 TRC_MRE_VMMMS_1537__enum,TRC_MRE_VMMMS_1537_size

// TRC_MRE_VMMMS_1551
#define TRC_MRE_VMMMS_1551_size "d"
#define TRC_MRE_VMMMS_1551 TRC_MRE_VMMMS_1551__enum,TRC_MRE_VMMMS_1551_size

// TRC_MRE_VMMMS_1563
#define TRC_MRE_VMMMS_1563_size "d"
#define TRC_MRE_VMMMS_1563 TRC_MRE_VMMMS_1563__enum,TRC_MRE_VMMMS_1563_size

// TRC_MRE_VMMMS_1572
#define TRC_MRE_VMMMS_1572_size "d"
#define TRC_MRE_VMMMS_1572 TRC_MRE_VMMMS_1572__enum,TRC_MRE_VMMMS_1572_size

// TRC_MRE_VMMMS_1581
#define TRC_MRE_VMMMS_1581_size "d"
#define TRC_MRE_VMMMS_1581 TRC_MRE_VMMMS_1581__enum,TRC_MRE_VMMMS_1581_size

// TRC_MRE_VMMMS_1591
#define TRC_MRE_VMMMS_1591_size "d"
#define TRC_MRE_VMMMS_1591 TRC_MRE_VMMMS_1591__enum,TRC_MRE_VMMMS_1591_size

// TRC_MRE_VMMMS_1599
#define TRC_MRE_VMMMS_1599_size "d"
#define TRC_MRE_VMMMS_1599 TRC_MRE_VMMMS_1599__enum,TRC_MRE_VMMMS_1599_size

// TRC_MRE_VMMMS_1615
#define TRC_MRE_VMMMS_1615_size "d"
#define TRC_MRE_VMMMS_1615 TRC_MRE_VMMMS_1615__enum,TRC_MRE_VMMMS_1615_size

// TRC_MRE_VMMMS_1625
#define TRC_MRE_VMMMS_1625_size "d"
#define TRC_MRE_VMMMS_1625 TRC_MRE_VMMMS_1625__enum,TRC_MRE_VMMMS_1625_size

// TRC_MRE_VMMMS_1631
#define TRC_MRE_VMMMS_1631_size "d"
#define TRC_MRE_VMMMS_1631 TRC_MRE_VMMMS_1631__enum,TRC_MRE_VMMMS_1631_size

// TRC_MRE_VMMMS_1638
#define TRC_MRE_VMMMS_1638_size "d"
#define TRC_MRE_VMMMS_1638 TRC_MRE_VMMMS_1638__enum,TRC_MRE_VMMMS_1638_size

// TRC_MRE_VMMMS_1644
#define TRC_MRE_VMMMS_1644_size "d"
#define TRC_MRE_VMMMS_1644 TRC_MRE_VMMMS_1644__enum,TRC_MRE_VMMMS_1644_size

// TRC_MRE_VMMMS_1656
#define TRC_MRE_VMMMS_1656_size ""
#define TRC_MRE_VMMMS_1656 TRC_MRE_VMMMS_1656__enum,TRC_MRE_VMMMS_1656_size

// TRC_MRE_VMMMS_1669
#define TRC_MRE_VMMMS_1669_size ""
#define TRC_MRE_VMMMS_1669 TRC_MRE_VMMMS_1669__enum,TRC_MRE_VMMMS_1669_size

// TRC_MRE_VMMOD_98
#define TRC_MRE_VMMOD_98_size "dd"
#define TRC_MRE_VMMOD_98 TRC_MRE_VMMOD_98__enum,TRC_MRE_VMMOD_98_size

// TRC_MRE_VMMOD_103
#define TRC_MRE_VMMOD_103_size "dd"
#define TRC_MRE_VMMOD_103 TRC_MRE_VMMOD_103__enum,TRC_MRE_VMMOD_103_size

// TRC_MRE_VMMOD_123
#define TRC_MRE_VMMOD_123_size "dd"
#define TRC_MRE_VMMOD_123 TRC_MRE_VMMOD_123__enum,TRC_MRE_VMMOD_123_size

// TRC_MRE_VMMOD_135
#define TRC_MRE_VMMOD_135_size "dd"
#define TRC_MRE_VMMOD_135 TRC_MRE_VMMOD_135__enum,TRC_MRE_VMMOD_135_size

// TRC_MRE_VMMOD_145
#define TRC_MRE_VMMOD_145_size "d"
#define TRC_MRE_VMMOD_145 TRC_MRE_VMMOD_145__enum,TRC_MRE_VMMOD_145_size

// TRC_MRE_VMPERMNG_01
#define TRC_MRE_VMPERMNG_01_size ""
#define TRC_MRE_VMPERMNG_01 TRC_MRE_VMPERMNG_01__enum,TRC_MRE_VMPERMNG_01_size

// TRC_MRE_VMPERMNG_02
#define TRC_MRE_VMPERMNG_02_size ""
#define TRC_MRE_VMPERMNG_02 TRC_MRE_VMPERMNG_02__enum,TRC_MRE_VMPERMNG_02_size

// TRC_MRE_VMPERMNG_03
#define TRC_MRE_VMPERMNG_03_size ""
#define TRC_MRE_VMPERMNG_03 TRC_MRE_VMPERMNG_03__enum,TRC_MRE_VMPERMNG_03_size

// TRC_MRE_VMPROMNG_557
#define TRC_MRE_VMPROMNG_557_size "dd"
#define TRC_MRE_VMPROMNG_557 TRC_MRE_VMPROMNG_557__enum,TRC_MRE_VMPROMNG_557_size

// TRC_MRE_VMPROMNG_562
#define TRC_MRE_VMPROMNG_562_size "d"
#define TRC_MRE_VMPROMNG_562 TRC_MRE_VMPROMNG_562__enum,TRC_MRE_VMPROMNG_562_size

// TRC_MRE_VMPROMNG_564
#define TRC_MRE_VMPROMNG_564_size "dd"
#define TRC_MRE_VMPROMNG_564 TRC_MRE_VMPROMNG_564__enum,TRC_MRE_VMPROMNG_564_size

// TRC_MRE_VMPROMNG_627
#define TRC_MRE_VMPROMNG_627_size "dd"
#define TRC_MRE_VMPROMNG_627 TRC_MRE_VMPROMNG_627__enum,TRC_MRE_VMPROMNG_627_size

// TRC_MRE_VMPROMNG_741
#define TRC_MRE_VMPROMNG_741_size "ddd"
#define TRC_MRE_VMPROMNG_741 TRC_MRE_VMPROMNG_741__enum,TRC_MRE_VMPROMNG_741_size

// TRC_MRE_VMPROMNG_768
#define TRC_MRE_VMPROMNG_768_size "d"
#define TRC_MRE_VMPROMNG_768 TRC_MRE_VMPROMNG_768__enum,TRC_MRE_VMPROMNG_768_size

// TRC_MRE_VMPROMNG_1008
#define TRC_MRE_VMPROMNG_1008_size "ddd"
#define TRC_MRE_VMPROMNG_1008 TRC_MRE_VMPROMNG_1008__enum,TRC_MRE_VMPROMNG_1008_size

// TRC_MRE_VMPROMNG_1012
#define TRC_MRE_VMPROMNG_1012_size "d"
#define TRC_MRE_VMPROMNG_1012 TRC_MRE_VMPROMNG_1012__enum,TRC_MRE_VMPROMNG_1012_size

// TRC_MRE_VMPROMNG_1018
#define TRC_MRE_VMPROMNG_1018_size "ddd"
#define TRC_MRE_VMPROMNG_1018 TRC_MRE_VMPROMNG_1018__enum,TRC_MRE_VMPROMNG_1018_size

// TRC_MRE_VMPROMNG_1028
#define TRC_MRE_VMPROMNG_1028_size "dddd"
#define TRC_MRE_VMPROMNG_1028 TRC_MRE_VMPROMNG_1028__enum,TRC_MRE_VMPROMNG_1028_size

// TRC_MRE_VMPROMNG_1036
#define TRC_MRE_VMPROMNG_1036_size "dd"
#define TRC_MRE_VMPROMNG_1036 TRC_MRE_VMPROMNG_1036__enum,TRC_MRE_VMPROMNG_1036_size

// TRC_MRE_VMPROMNG_1042
#define TRC_MRE_VMPROMNG_1042_size "dddd"
#define TRC_MRE_VMPROMNG_1042 TRC_MRE_VMPROMNG_1042__enum,TRC_MRE_VMPROMNG_1042_size

// TRC_MRE_VMPROMNG_1109
#define TRC_MRE_VMPROMNG_1109_size "d"
#define TRC_MRE_VMPROMNG_1109 TRC_MRE_VMPROMNG_1109__enum,TRC_MRE_VMPROMNG_1109_size

// TRC_MRE_VMPROMNG_1129
#define TRC_MRE_VMPROMNG_1129_size "d"
#define TRC_MRE_VMPROMNG_1129 TRC_MRE_VMPROMNG_1129__enum,TRC_MRE_VMPROMNG_1129_size

// TRC_MRE_VMPROMNG_1154
#define TRC_MRE_VMPROMNG_1154_size "d"
#define TRC_MRE_VMPROMNG_1154 TRC_MRE_VMPROMNG_1154__enum,TRC_MRE_VMPROMNG_1154_size

// TRC_MRE_VMPROMNG_1165
#define TRC_MRE_VMPROMNG_1165_size "d"
#define TRC_MRE_VMPROMNG_1165 TRC_MRE_VMPROMNG_1165__enum,TRC_MRE_VMPROMNG_1165_size

// TRC_MRE_VMPROMNG_1203
#define TRC_MRE_VMPROMNG_1203_size "d"
#define TRC_MRE_VMPROMNG_1203 TRC_MRE_VMPROMNG_1203__enum,TRC_MRE_VMPROMNG_1203_size

// TRC_MRE_VMPROMNG_1224
#define TRC_MRE_VMPROMNG_1224_size "d"
#define TRC_MRE_VMPROMNG_1224 TRC_MRE_VMPROMNG_1224__enum,TRC_MRE_VMPROMNG_1224_size

// TRC_MRE_VMPROMNG_1242
#define TRC_MRE_VMPROMNG_1242_size "d"
#define TRC_MRE_VMPROMNG_1242 TRC_MRE_VMPROMNG_1242__enum,TRC_MRE_VMPROMNG_1242_size

// TRC_MRE_VMPROMNG_1254
#define TRC_MRE_VMPROMNG_1254_size "d"
#define TRC_MRE_VMPROMNG_1254 TRC_MRE_VMPROMNG_1254__enum,TRC_MRE_VMPROMNG_1254_size

// TRC_MRE_VMPROMNG_1263
#define TRC_MRE_VMPROMNG_1263_size ""
#define TRC_MRE_VMPROMNG_1263 TRC_MRE_VMPROMNG_1263__enum,TRC_MRE_VMPROMNG_1263_size

// TRC_MRE_VMPROMNG_1315
#define TRC_MRE_VMPROMNG_1315_size "ddd"
#define TRC_MRE_VMPROMNG_1315 TRC_MRE_VMPROMNG_1315__enum,TRC_MRE_VMPROMNG_1315_size

// TRC_MRE_VMPROMNG_1318
#define TRC_MRE_VMPROMNG_1318_size "dd"
#define TRC_MRE_VMPROMNG_1318 TRC_MRE_VMPROMNG_1318__enum,TRC_MRE_VMPROMNG_1318_size

// TRC_MRE_VMPROMNG_1339
#define TRC_MRE_VMPROMNG_1339_size "dd"
#define TRC_MRE_VMPROMNG_1339 TRC_MRE_VMPROMNG_1339__enum,TRC_MRE_VMPROMNG_1339_size

// TRC_MRE_VMPROMNG_1360
#define TRC_MRE_VMPROMNG_1360_size "ddddd"
#define TRC_MRE_VMPROMNG_1360 TRC_MRE_VMPROMNG_1360__enum,TRC_MRE_VMPROMNG_1360_size

// TRC_MRE_VMPROMNG_1411
#define TRC_MRE_VMPROMNG_1411_size "ddd"
#define TRC_MRE_VMPROMNG_1411 TRC_MRE_VMPROMNG_1411__enum,TRC_MRE_VMPROMNG_1411_size

// TRC_MRE_VMPROMNG_1415
#define TRC_MRE_VMPROMNG_1415_size "dd"
#define TRC_MRE_VMPROMNG_1415 TRC_MRE_VMPROMNG_1415__enum,TRC_MRE_VMPROMNG_1415_size

// TRC_MRE_VMPROMNG_1426
#define TRC_MRE_VMPROMNG_1426_size "d"
#define TRC_MRE_VMPROMNG_1426 TRC_MRE_VMPROMNG_1426__enum,TRC_MRE_VMPROMNG_1426_size

// TRC_MRE_VMPROMNG_1433
#define TRC_MRE_VMPROMNG_1433_size "d"
#define TRC_MRE_VMPROMNG_1433 TRC_MRE_VMPROMNG_1433__enum,TRC_MRE_VMPROMNG_1433_size

// TRC_MRE_VMPROMNG_1458
#define TRC_MRE_VMPROMNG_1458_size "ddddd"
#define TRC_MRE_VMPROMNG_1458 TRC_MRE_VMPROMNG_1458__enum,TRC_MRE_VMPROMNG_1458_size

// TRC_MRE_VMPROMNG_1464
#define TRC_MRE_VMPROMNG_1464_size ""
#define TRC_MRE_VMPROMNG_1464 TRC_MRE_VMPROMNG_1464__enum,TRC_MRE_VMPROMNG_1464_size

// TRC_MRE_VMPROMNG_1470
#define TRC_MRE_VMPROMNG_1470_size ""
#define TRC_MRE_VMPROMNG_1470 TRC_MRE_VMPROMNG_1470__enum,TRC_MRE_VMPROMNG_1470_size

// TRC_MRE_VMPROMNG_1476
#define TRC_MRE_VMPROMNG_1476_size ""
#define TRC_MRE_VMPROMNG_1476 TRC_MRE_VMPROMNG_1476__enum,TRC_MRE_VMPROMNG_1476_size

// TRC_MRE_VMPROMNG_1483
#define TRC_MRE_VMPROMNG_1483_size ""
#define TRC_MRE_VMPROMNG_1483 TRC_MRE_VMPROMNG_1483__enum,TRC_MRE_VMPROMNG_1483_size

// TRC_MRE_VMPROMNG_1489
#define TRC_MRE_VMPROMNG_1489_size ""
#define TRC_MRE_VMPROMNG_1489 TRC_MRE_VMPROMNG_1489__enum,TRC_MRE_VMPROMNG_1489_size

// TRC_MRE_VMPROMNG_1496
#define TRC_MRE_VMPROMNG_1496_size ""
#define TRC_MRE_VMPROMNG_1496 TRC_MRE_VMPROMNG_1496__enum,TRC_MRE_VMPROMNG_1496_size

// TRC_MRE_VMPROMNG_1502
#define TRC_MRE_VMPROMNG_1502_size ""
#define TRC_MRE_VMPROMNG_1502 TRC_MRE_VMPROMNG_1502__enum,TRC_MRE_VMPROMNG_1502_size

// TRC_MRE_VMPROMNG_1508
#define TRC_MRE_VMPROMNG_1508_size ""
#define TRC_MRE_VMPROMNG_1508 TRC_MRE_VMPROMNG_1508__enum,TRC_MRE_VMPROMNG_1508_size

// TRC_MRE_VMPROMNG_1514
#define TRC_MRE_VMPROMNG_1514_size ""
#define TRC_MRE_VMPROMNG_1514 TRC_MRE_VMPROMNG_1514__enum,TRC_MRE_VMPROMNG_1514_size

// TRC_MRE_VMPROMNG_1522
#define TRC_MRE_VMPROMNG_1522_size ""
#define TRC_MRE_VMPROMNG_1522 TRC_MRE_VMPROMNG_1522__enum,TRC_MRE_VMPROMNG_1522_size

// TRC_MRE_VMPROMNG_1540
#define TRC_MRE_VMPROMNG_1540_size "ddd"
#define TRC_MRE_VMPROMNG_1540 TRC_MRE_VMPROMNG_1540__enum,TRC_MRE_VMPROMNG_1540_size

// TRC_MRE_VMPROMNG_1545
#define TRC_MRE_VMPROMNG_1545_size "dd"
#define TRC_MRE_VMPROMNG_1545 TRC_MRE_VMPROMNG_1545__enum,TRC_MRE_VMPROMNG_1545_size

// TRC_MRE_VMPROMNG_1601
#define TRC_MRE_VMPROMNG_1601_size "ddddd"
#define TRC_MRE_VMPROMNG_1601 TRC_MRE_VMPROMNG_1601__enum,TRC_MRE_VMPROMNG_1601_size

// TRC_MRE_VMPROMNG_1611
#define TRC_MRE_VMPROMNG_1611_size "d"
#define TRC_MRE_VMPROMNG_1611 TRC_MRE_VMPROMNG_1611__enum,TRC_MRE_VMPROMNG_1611_size

// TRC_MRE_VMPROMNG_1615
#define TRC_MRE_VMPROMNG_1615_size "d"
#define TRC_MRE_VMPROMNG_1615 TRC_MRE_VMPROMNG_1615__enum,TRC_MRE_VMPROMNG_1615_size

// TRC_MRE_VMPROMNG_1622
#define TRC_MRE_VMPROMNG_1622_size ""
#define TRC_MRE_VMPROMNG_1622 TRC_MRE_VMPROMNG_1622__enum,TRC_MRE_VMPROMNG_1622_size

// TRC_MRE_VMPROMNG_1675
#define TRC_MRE_VMPROMNG_1675_size ""
#define TRC_MRE_VMPROMNG_1675 TRC_MRE_VMPROMNG_1675__enum,TRC_MRE_VMPROMNG_1675_size

// TRC_MRE_VMPROMNG_1680
#define TRC_MRE_VMPROMNG_1680_size "d"
#define TRC_MRE_VMPROMNG_1680 TRC_MRE_VMPROMNG_1680__enum,TRC_MRE_VMPROMNG_1680_size

// TRC_MRE_VMPROMNG_1814
#define TRC_MRE_VMPROMNG_1814_size "d"
#define TRC_MRE_VMPROMNG_1814 TRC_MRE_VMPROMNG_1814__enum,TRC_MRE_VMPROMNG_1814_size

// TRC_MRE_VMPROMNG_1858
#define TRC_MRE_VMPROMNG_1858_size ""
#define TRC_MRE_VMPROMNG_1858 TRC_MRE_VMPROMNG_1858__enum,TRC_MRE_VMPROMNG_1858_size

// TRC_MRE_VMPROMNG_1892
#define TRC_MRE_VMPROMNG_1892_size "d"
#define TRC_MRE_VMPROMNG_1892 TRC_MRE_VMPROMNG_1892__enum,TRC_MRE_VMPROMNG_1892_size

// TRC_MRE_VMPROMNG_1897
#define TRC_MRE_VMPROMNG_1897_size "d"
#define TRC_MRE_VMPROMNG_1897 TRC_MRE_VMPROMNG_1897__enum,TRC_MRE_VMPROMNG_1897_size

// TRC_MRE_VMPROMNG_1926
#define TRC_MRE_VMPROMNG_1926_size "d"
#define TRC_MRE_VMPROMNG_1926 TRC_MRE_VMPROMNG_1926__enum,TRC_MRE_VMPROMNG_1926_size

// TRC_MRE_VMPROMNG_1931
#define TRC_MRE_VMPROMNG_1931_size "d"
#define TRC_MRE_VMPROMNG_1931 TRC_MRE_VMPROMNG_1931__enum,TRC_MRE_VMPROMNG_1931_size

// TRC_MRE_VMPROMNG_2038
#define TRC_MRE_VMPROMNG_2038_size "d"
#define TRC_MRE_VMPROMNG_2038 TRC_MRE_VMPROMNG_2038__enum,TRC_MRE_VMPROMNG_2038_size

// TRC_MRE_VMPROMNG_2071
#define TRC_MRE_VMPROMNG_2071_size ""
#define TRC_MRE_VMPROMNG_2071 TRC_MRE_VMPROMNG_2071__enum,TRC_MRE_VMPROMNG_2071_size

// TRC_MRE_VMPROMNG_2090
#define TRC_MRE_VMPROMNG_2090_size ""
#define TRC_MRE_VMPROMNG_2090 TRC_MRE_VMPROMNG_2090__enum,TRC_MRE_VMPROMNG_2090_size

// TRC_MRE_VMPROMNG_2102
#define TRC_MRE_VMPROMNG_2102_size ""
#define TRC_MRE_VMPROMNG_2102 TRC_MRE_VMPROMNG_2102__enum,TRC_MRE_VMPROMNG_2102_size

// TRC_MRE_VMPROMNG_2204
#define TRC_MRE_VMPROMNG_2204_size "d"
#define TRC_MRE_VMPROMNG_2204 TRC_MRE_VMPROMNG_2204__enum,TRC_MRE_VMPROMNG_2204_size

// TRC_MRE_VMPROMNG_2205
#define TRC_MRE_VMPROMNG_2205_size "d"
#define TRC_MRE_VMPROMNG_2205 TRC_MRE_VMPROMNG_2205__enum,TRC_MRE_VMPROMNG_2205_size

// TRC_MRE_VMPROMNG_2216
#define TRC_MRE_VMPROMNG_2216_size "d"
#define TRC_MRE_VMPROMNG_2216 TRC_MRE_VMPROMNG_2216__enum,TRC_MRE_VMPROMNG_2216_size

// TRC_MRE_VMPROMNG_2217
#define TRC_MRE_VMPROMNG_2217_size "d"
#define TRC_MRE_VMPROMNG_2217 TRC_MRE_VMPROMNG_2217__enum,TRC_MRE_VMPROMNG_2217_size

// TRC_MRE_VMPROMNG_2255
#define TRC_MRE_VMPROMNG_2255_size ""
#define TRC_MRE_VMPROMNG_2255 TRC_MRE_VMPROMNG_2255__enum,TRC_MRE_VMPROMNG_2255_size

// TRC_MRE_VMPROMNG_2270
#define TRC_MRE_VMPROMNG_2270_size ""
#define TRC_MRE_VMPROMNG_2270 TRC_MRE_VMPROMNG_2270__enum,TRC_MRE_VMPROMNG_2270_size

// TRC_MRE_VMPROMNG_2279
#define TRC_MRE_VMPROMNG_2279_size "dd"
#define TRC_MRE_VMPROMNG_2279 TRC_MRE_VMPROMNG_2279__enum,TRC_MRE_VMPROMNG_2279_size

// TRC_MRE_VMPROMNG_2285
#define TRC_MRE_VMPROMNG_2285_size ""
#define TRC_MRE_VMPROMNG_2285 TRC_MRE_VMPROMNG_2285__enum,TRC_MRE_VMPROMNG_2285_size

// TRC_MRE_VMPROMNG_2326
#define TRC_MRE_VMPROMNG_2326_size "d"
#define TRC_MRE_VMPROMNG_2326 TRC_MRE_VMPROMNG_2326__enum,TRC_MRE_VMPROMNG_2326_size

// TRC_MRE_VMPROMNG_2378
#define TRC_MRE_VMPROMNG_2378_size ""
#define TRC_MRE_VMPROMNG_2378 TRC_MRE_VMPROMNG_2378__enum,TRC_MRE_VMPROMNG_2378_size

// TRC_MRE_VMPROMNG_2394
#define TRC_MRE_VMPROMNG_2394_size ""
#define TRC_MRE_VMPROMNG_2394 TRC_MRE_VMPROMNG_2394__enum,TRC_MRE_VMPROMNG_2394_size

// TRC_MRE_VMPROMNG_2406
#define TRC_MRE_VMPROMNG_2406_size ""
#define TRC_MRE_VMPROMNG_2406 TRC_MRE_VMPROMNG_2406__enum,TRC_MRE_VMPROMNG_2406_size

// TRC_MRE_VMPROMNG_2451
#define TRC_MRE_VMPROMNG_2451_size ""
#define TRC_MRE_VMPROMNG_2451 TRC_MRE_VMPROMNG_2451__enum,TRC_MRE_VMPROMNG_2451_size

// TRC_MRE_VMPROMNG_2456
#define TRC_MRE_VMPROMNG_2456_size "ddddddd"
#define TRC_MRE_VMPROMNG_2456 TRC_MRE_VMPROMNG_2456__enum,TRC_MRE_VMPROMNG_2456_size

// TRC_MRE_VMPROMNG_2627
#define TRC_MRE_VMPROMNG_2627_size ""
#define TRC_MRE_VMPROMNG_2627 TRC_MRE_VMPROMNG_2627__enum,TRC_MRE_VMPROMNG_2627_size

// TRC_MRE_VMPROMNG_2659
#define TRC_MRE_VMPROMNG_2659_size ""
#define TRC_MRE_VMPROMNG_2659 TRC_MRE_VMPROMNG_2659__enum,TRC_MRE_VMPROMNG_2659_size

// TRC_MRE_VMPROMNG_2702
#define TRC_MRE_VMPROMNG_2702_size "d"
#define TRC_MRE_VMPROMNG_2702 TRC_MRE_VMPROMNG_2702__enum,TRC_MRE_VMPROMNG_2702_size

// TRC_MRE_VMPROMNG_2703
#define TRC_MRE_VMPROMNG_2703_size "d"
#define TRC_MRE_VMPROMNG_2703 TRC_MRE_VMPROMNG_2703__enum,TRC_MRE_VMPROMNG_2703_size

// TRC_MRE_VMPROMNG_2719
#define TRC_MRE_VMPROMNG_2719_size "d"
#define TRC_MRE_VMPROMNG_2719 TRC_MRE_VMPROMNG_2719__enum,TRC_MRE_VMPROMNG_2719_size

// TRC_MRE_VMPROMNG_2720
#define TRC_MRE_VMPROMNG_2720_size "d"
#define TRC_MRE_VMPROMNG_2720 TRC_MRE_VMPROMNG_2720__enum,TRC_MRE_VMPROMNG_2720_size

// TRC_MRE_VMPROMNG_2871
#define TRC_MRE_VMPROMNG_2871_size ""
#define TRC_MRE_VMPROMNG_2871 TRC_MRE_VMPROMNG_2871__enum,TRC_MRE_VMPROMNG_2871_size

// TRC_MRE_VMPROMNG_2906
#define TRC_MRE_VMPROMNG_2906_size ""
#define TRC_MRE_VMPROMNG_2906 TRC_MRE_VMPROMNG_2906__enum,TRC_MRE_VMPROMNG_2906_size

// TRC_MRE_VMPROMNG_2948
#define TRC_MRE_VMPROMNG_2948_size "d"
#define TRC_MRE_VMPROMNG_2948 TRC_MRE_VMPROMNG_2948__enum,TRC_MRE_VMPROMNG_2948_size

// TRC_MRE_VMPROMNG_2949
#define TRC_MRE_VMPROMNG_2949_size "d"
#define TRC_MRE_VMPROMNG_2949 TRC_MRE_VMPROMNG_2949__enum,TRC_MRE_VMPROMNG_2949_size

// TRC_MRE_VMPROMNG_3048
#define TRC_MRE_VMPROMNG_3048_size ""
#define TRC_MRE_VMPROMNG_3048 TRC_MRE_VMPROMNG_3048__enum,TRC_MRE_VMPROMNG_3048_size

// TRC_MRE_VMPROMNG_3088
#define TRC_MRE_VMPROMNG_3088_size ""
#define TRC_MRE_VMPROMNG_3088 TRC_MRE_VMPROMNG_3088__enum,TRC_MRE_VMPROMNG_3088_size

// TRC_MRE_VMPROMNG_3092
#define TRC_MRE_VMPROMNG_3092_size ""
#define TRC_MRE_VMPROMNG_3092 TRC_MRE_VMPROMNG_3092__enum,TRC_MRE_VMPROMNG_3092_size

// TRC_MRE_VMPROMNG_3113
#define TRC_MRE_VMPROMNG_3113_size ""
#define TRC_MRE_VMPROMNG_3113 TRC_MRE_VMPROMNG_3113__enum,TRC_MRE_VMPROMNG_3113_size

// TRC_MRE_VMPROMNG_3121
#define TRC_MRE_VMPROMNG_3121_size ""
#define TRC_MRE_VMPROMNG_3121 TRC_MRE_VMPROMNG_3121__enum,TRC_MRE_VMPROMNG_3121_size

// TRC_MRE_VMPROMNG_3131
#define TRC_MRE_VMPROMNG_3131_size ""
#define TRC_MRE_VMPROMNG_3131 TRC_MRE_VMPROMNG_3131__enum,TRC_MRE_VMPROMNG_3131_size

// TRC_MRE_VMPROMNG_3140
#define TRC_MRE_VMPROMNG_3140_size "dd"
#define TRC_MRE_VMPROMNG_3140 TRC_MRE_VMPROMNG_3140__enum,TRC_MRE_VMPROMNG_3140_size

// TRC_MRE_VMPROMNG_3146
#define TRC_MRE_VMPROMNG_3146_size ""
#define TRC_MRE_VMPROMNG_3146 TRC_MRE_VMPROMNG_3146__enum,TRC_MRE_VMPROMNG_3146_size

// TRC_MRE_VMPROMNG_3183
#define TRC_MRE_VMPROMNG_3183_size ""
#define TRC_MRE_VMPROMNG_3183 TRC_MRE_VMPROMNG_3183__enum,TRC_MRE_VMPROMNG_3183_size

// TRC_MRE_VMPROMNG_3279
#define TRC_MRE_VMPROMNG_3279_size ""
#define TRC_MRE_VMPROMNG_3279 TRC_MRE_VMPROMNG_3279__enum,TRC_MRE_VMPROMNG_3279_size

// TRC_MRE_VMPROMNG_3550
#define TRC_MRE_VMPROMNG_3550_size "ddd"
#define TRC_MRE_VMPROMNG_3550 TRC_MRE_VMPROMNG_3550__enum,TRC_MRE_VMPROMNG_3550_size

// TRC_MRE_VMPROMNG_3554
#define TRC_MRE_VMPROMNG_3554_size "ddd"
#define TRC_MRE_VMPROMNG_3554 TRC_MRE_VMPROMNG_3554__enum,TRC_MRE_VMPROMNG_3554_size

// TRC_MRE_VMPROMNG_3574
#define TRC_MRE_VMPROMNG_3574_size "dd"
#define TRC_MRE_VMPROMNG_3574 TRC_MRE_VMPROMNG_3574__enum,TRC_MRE_VMPROMNG_3574_size

// TRC_MRE_VMPROMNG_3578
#define TRC_MRE_VMPROMNG_3578_size "ddd"
#define TRC_MRE_VMPROMNG_3578 TRC_MRE_VMPROMNG_3578__enum,TRC_MRE_VMPROMNG_3578_size

// TRC_MRE_VMPROMNG_3732
#define TRC_MRE_VMPROMNG_3732_size "dddd"
#define TRC_MRE_VMPROMNG_3732 TRC_MRE_VMPROMNG_3732__enum,TRC_MRE_VMPROMNG_3732_size

// TRC_MRE_VMPROMNG_3764
#define TRC_MRE_VMPROMNG_3764_size "dddd"
#define TRC_MRE_VMPROMNG_3764 TRC_MRE_VMPROMNG_3764__enum,TRC_MRE_VMPROMNG_3764_size

// TRC_MRE_VMPROMNG_3766
#define TRC_MRE_VMPROMNG_3766_size "d"
#define TRC_MRE_VMPROMNG_3766 TRC_MRE_VMPROMNG_3766__enum,TRC_MRE_VMPROMNG_3766_size

// TRC_MRE_VMPROMNG_4388
#define TRC_MRE_VMPROMNG_4388_size "ddd"
#define TRC_MRE_VMPROMNG_4388 TRC_MRE_VMPROMNG_4388__enum,TRC_MRE_VMPROMNG_4388_size

// TRC_MRE_VMPROMNG_4398
#define TRC_MRE_VMPROMNG_4398_size "ddd"
#define TRC_MRE_VMPROMNG_4398 TRC_MRE_VMPROMNG_4398__enum,TRC_MRE_VMPROMNG_4398_size

// TRC_MRE_VMPROMNG_4403
#define TRC_MRE_VMPROMNG_4403_size "d"
#define TRC_MRE_VMPROMNG_4403 TRC_MRE_VMPROMNG_4403__enum,TRC_MRE_VMPROMNG_4403_size

// TRC_MRE_VMPROMNG_4486
#define TRC_MRE_VMPROMNG_4486_size "d"
#define TRC_MRE_VMPROMNG_4486 TRC_MRE_VMPROMNG_4486__enum,TRC_MRE_VMPROMNG_4486_size

// TRC_MRE_VMPROMNG_4501
#define TRC_MRE_VMPROMNG_4501_size "d"
#define TRC_MRE_VMPROMNG_4501 TRC_MRE_VMPROMNG_4501__enum,TRC_MRE_VMPROMNG_4501_size

// TRC_MRE_VMPROMNG_4534
#define TRC_MRE_VMPROMNG_4534_size "d"
#define TRC_MRE_VMPROMNG_4534 TRC_MRE_VMPROMNG_4534__enum,TRC_MRE_VMPROMNG_4534_size

// TRC_MRE_VMPROMNG_4566
#define TRC_MRE_VMPROMNG_4566_size "d"
#define TRC_MRE_VMPROMNG_4566 TRC_MRE_VMPROMNG_4566__enum,TRC_MRE_VMPROMNG_4566_size

// TRC_MRE_VMPROMNG_4611
#define TRC_MRE_VMPROMNG_4611_size "d"
#define TRC_MRE_VMPROMNG_4611 TRC_MRE_VMPROMNG_4611__enum,TRC_MRE_VMPROMNG_4611_size

// TRC_MRE_VMPROMNG_4692
#define TRC_MRE_VMPROMNG_4692_size "d"
#define TRC_MRE_VMPROMNG_4692 TRC_MRE_VMPROMNG_4692__enum,TRC_MRE_VMPROMNG_4692_size

// TRC_MRE_VMPROMNG_5034
#define TRC_MRE_VMPROMNG_5034_size "ddd"
#define TRC_MRE_VMPROMNG_5034 TRC_MRE_VMPROMNG_5034__enum,TRC_MRE_VMPROMNG_5034_size

// TRC_MRE_VMPROMNG_5038
#define TRC_MRE_VMPROMNG_5038_size "ddd"
#define TRC_MRE_VMPROMNG_5038 TRC_MRE_VMPROMNG_5038__enum,TRC_MRE_VMPROMNG_5038_size

// TRC_MRE_VMPROMNG_5217
#define TRC_MRE_VMPROMNG_5217_size "d"
#define TRC_MRE_VMPROMNG_5217 TRC_MRE_VMPROMNG_5217__enum,TRC_MRE_VMPROMNG_5217_size

// TRC_MRE_VMPROMNG_5249
#define TRC_MRE_VMPROMNG_5249_size "dd"
#define TRC_MRE_VMPROMNG_5249 TRC_MRE_VMPROMNG_5249__enum,TRC_MRE_VMPROMNG_5249_size

// TRC_MRE_VMPROMNG_5346
#define TRC_MRE_VMPROMNG_5346_size ""
#define TRC_MRE_VMPROMNG_5346 TRC_MRE_VMPROMNG_5346__enum,TRC_MRE_VMPROMNG_5346_size

// TRC_MRE_VMPROMNG_5366
#define TRC_MRE_VMPROMNG_5366_size "dd"
#define TRC_MRE_VMPROMNG_5366 TRC_MRE_VMPROMNG_5366__enum,TRC_MRE_VMPROMNG_5366_size

// TRC_MRE_VMPROMNG_5416
#define TRC_MRE_VMPROMNG_5416_size ""
#define TRC_MRE_VMPROMNG_5416 TRC_MRE_VMPROMNG_5416__enum,TRC_MRE_VMPROMNG_5416_size

// TRC_MRE_VMRES_01
#define TRC_MRE_VMRES_01_size "s"
#define TRC_MRE_VMRES_01 TRC_MRE_VMRES_01__enum,TRC_MRE_VMRES_01_size

// TRC_MRE_VMRES_02
#define TRC_MRE_VMRES_02_size "s"
#define TRC_MRE_VMRES_02 TRC_MRE_VMRES_02__enum,TRC_MRE_VMRES_02_size

// TRC_MRE_VMRES_03
#define TRC_MRE_VMRES_03_size ""
#define TRC_MRE_VMRES_03 TRC_MRE_VMRES_03__enum,TRC_MRE_VMRES_03_size

// TRC_MRE_VMRES_04
#define TRC_MRE_VMRES_04_size ""
#define TRC_MRE_VMRES_04 TRC_MRE_VMRES_04__enum,TRC_MRE_VMRES_04_size

// TRC_MRE_VMRES_05
#define TRC_MRE_VMRES_05_size ""
#define TRC_MRE_VMRES_05 TRC_MRE_VMRES_05__enum,TRC_MRE_VMRES_05_size

// TRC_MRE_VMRES_06
#define TRC_MRE_VMRES_06_size ""
#define TRC_MRE_VMRES_06 TRC_MRE_VMRES_06__enum,TRC_MRE_VMRES_06_size

// TRC_MRE_VMRES_07
#define TRC_MRE_VMRES_07_size "d"
#define TRC_MRE_VMRES_07 TRC_MRE_VMRES_07__enum,TRC_MRE_VMRES_07_size

// TRC_MRE_VMRES_08
#define TRC_MRE_VMRES_08_size "d"
#define TRC_MRE_VMRES_08 TRC_MRE_VMRES_08__enum,TRC_MRE_VMRES_08_size

// TRC_MRE_VMRESMNG_65
#define TRC_MRE_VMRESMNG_65_size "dddd"
#define TRC_MRE_VMRESMNG_65 TRC_MRE_VMRESMNG_65__enum,TRC_MRE_VMRESMNG_65_size

// TRC_MRE_VMRESMNG_106
#define TRC_MRE_VMRESMNG_106_size "dd"
#define TRC_MRE_VMRESMNG_106 TRC_MRE_VMRESMNG_106__enum,TRC_MRE_VMRESMNG_106_size

// TRC_MRE_VMRESMNG_110
#define TRC_MRE_VMRESMNG_110_size "d"
#define TRC_MRE_VMRESMNG_110 TRC_MRE_VMRESMNG_110__enum,TRC_MRE_VMRESMNG_110_size

// TRC_MRE_VMRESMNG_113
#define TRC_MRE_VMRESMNG_113_size "d"
#define TRC_MRE_VMRESMNG_113 TRC_MRE_VMRESMNG_113__enum,TRC_MRE_VMRESMNG_113_size

// TRC_MRE_VMRESMNG_117
#define TRC_MRE_VMRESMNG_117_size "d"
#define TRC_MRE_VMRESMNG_117 TRC_MRE_VMRESMNG_117__enum,TRC_MRE_VMRESMNG_117_size

// TRC_MRE_VMRESMNG_120
#define TRC_MRE_VMRESMNG_120_size ""
#define TRC_MRE_VMRESMNG_120 TRC_MRE_VMRESMNG_120__enum,TRC_MRE_VMRESMNG_120_size

// TRC_MRE_VMRESMNG_154
#define TRC_MRE_VMRESMNG_154_size ""
#define TRC_MRE_VMRESMNG_154 TRC_MRE_VMRESMNG_154__enum,TRC_MRE_VMRESMNG_154_size

// TRC_MRE_VMRESMNG_160
#define TRC_MRE_VMRESMNG_160_size ""
#define TRC_MRE_VMRESMNG_160 TRC_MRE_VMRESMNG_160__enum,TRC_MRE_VMRESMNG_160_size

// TRC_MRE_VMRESMNG_163
#define TRC_MRE_VMRESMNG_163_size "d"
#define TRC_MRE_VMRESMNG_163 TRC_MRE_VMRESMNG_163__enum,TRC_MRE_VMRESMNG_163_size

// TRC_MRE_VMRESMNG_222
#define TRC_MRE_VMRESMNG_222_size "d"
#define TRC_MRE_VMRESMNG_222 TRC_MRE_VMRESMNG_222__enum,TRC_MRE_VMRESMNG_222_size

// TRC_MRE_VMRESMNG_233
#define TRC_MRE_VMRESMNG_233_size "d"
#define TRC_MRE_VMRESMNG_233 TRC_MRE_VMRESMNG_233__enum,TRC_MRE_VMRESMNG_233_size

// TRC_MRE_VMRESMNG_258
#define TRC_MRE_VMRESMNG_258_size "dd"
#define TRC_MRE_VMRESMNG_258 TRC_MRE_VMRESMNG_258__enum,TRC_MRE_VMRESMNG_258_size

// TRC_MRE_VMRESMNG_262
#define TRC_MRE_VMRESMNG_262_size ""
#define TRC_MRE_VMRESMNG_262 TRC_MRE_VMRESMNG_262__enum,TRC_MRE_VMRESMNG_262_size

// TRC_MRE_VMRESMNG_265
#define TRC_MRE_VMRESMNG_265_size ""
#define TRC_MRE_VMRESMNG_265 TRC_MRE_VMRESMNG_265__enum,TRC_MRE_VMRESMNG_265_size

// TRC_MRE_VMRESMNG_271
#define TRC_MRE_VMRESMNG_271_size ""
#define TRC_MRE_VMRESMNG_271 TRC_MRE_VMRESMNG_271__enum,TRC_MRE_VMRESMNG_271_size

// TRC_MRE_VMRESMNG_287
#define TRC_MRE_VMRESMNG_287_size "dd"
#define TRC_MRE_VMRESMNG_287 TRC_MRE_VMRESMNG_287__enum,TRC_MRE_VMRESMNG_287_size

// TRC_MRE_VMRESMNG_324
#define TRC_MRE_VMRESMNG_324_size ""
#define TRC_MRE_VMRESMNG_324 TRC_MRE_VMRESMNG_324__enum,TRC_MRE_VMRESMNG_324_size

// TRC_MRE_VMRESMNG_340
#define TRC_MRE_VMRESMNG_340_size "d"
#define TRC_MRE_VMRESMNG_340 TRC_MRE_VMRESMNG_340__enum,TRC_MRE_VMRESMNG_340_size

// TRC_MRE_VMRESMNG_351
#define TRC_MRE_VMRESMNG_351_size "dd"
#define TRC_MRE_VMRESMNG_351 TRC_MRE_VMRESMNG_351__enum,TRC_MRE_VMRESMNG_351_size

// TRC_MRE_VMRESMNG_361
#define TRC_MRE_VMRESMNG_361_size ""
#define TRC_MRE_VMRESMNG_361 TRC_MRE_VMRESMNG_361__enum,TRC_MRE_VMRESMNG_361_size

// TRC_MRE_VMRESMNG_379
#define TRC_MRE_VMRESMNG_379_size ""
#define TRC_MRE_VMRESMNG_379 TRC_MRE_VMRESMNG_379__enum,TRC_MRE_VMRESMNG_379_size

// TRC_MRE_VMRESMNG_415
#define TRC_MRE_VMRESMNG_415_size "d"
#define TRC_MRE_VMRESMNG_415 TRC_MRE_VMRESMNG_415__enum,TRC_MRE_VMRESMNG_415_size

// TRC_MRE_VMRESMNG_505
#define TRC_MRE_VMRESMNG_505_size "ddd"
#define TRC_MRE_VMRESMNG_505 TRC_MRE_VMRESMNG_505__enum,TRC_MRE_VMRESMNG_505_size

// TRC_MRE_VMRESMNG_510
#define TRC_MRE_VMRESMNG_510_size "ddd"
#define TRC_MRE_VMRESMNG_510 TRC_MRE_VMRESMNG_510__enum,TRC_MRE_VMRESMNG_510_size

// TRC_MRE_VMRESMNG_695
#define TRC_MRE_VMRESMNG_695_size "d"
#define TRC_MRE_VMRESMNG_695 TRC_MRE_VMRESMNG_695__enum,TRC_MRE_VMRESMNG_695_size

// TRC_MRE_VMRESMNG_751
#define TRC_MRE_VMRESMNG_751_size "dd"
#define TRC_MRE_VMRESMNG_751 TRC_MRE_VMRESMNG_751__enum,TRC_MRE_VMRESMNG_751_size

// TRC_MRE_VMRESMNG_775
#define TRC_MRE_VMRESMNG_775_size "d"
#define TRC_MRE_VMRESMNG_775 TRC_MRE_VMRESMNG_775__enum,TRC_MRE_VMRESMNG_775_size

// TRC_MRE_VMRESMNG_788
#define TRC_MRE_VMRESMNG_788_size "dd"
#define TRC_MRE_VMRESMNG_788 TRC_MRE_VMRESMNG_788__enum,TRC_MRE_VMRESMNG_788_size

// TRC_MRE_VMRESMNG_823
#define TRC_MRE_VMRESMNG_823_size "d"
#define TRC_MRE_VMRESMNG_823 TRC_MRE_VMRESMNG_823__enum,TRC_MRE_VMRESMNG_823_size

// TRC_MRE_VMRESMNG_832
#define TRC_MRE_VMRESMNG_832_size "d"
#define TRC_MRE_VMRESMNG_832 TRC_MRE_VMRESMNG_832__enum,TRC_MRE_VMRESMNG_832_size

// TRC_MRE_VMRESMNG_843
#define TRC_MRE_VMRESMNG_843_size "d"
#define TRC_MRE_VMRESMNG_843 TRC_MRE_VMRESMNG_843__enum,TRC_MRE_VMRESMNG_843_size

// TRC_MRE_VMRESMNG_866
#define TRC_MRE_VMRESMNG_866_size "d"
#define TRC_MRE_VMRESMNG_866 TRC_MRE_VMRESMNG_866__enum,TRC_MRE_VMRESMNG_866_size

// TRC_MRE_VMRESMNG_879
#define TRC_MRE_VMRESMNG_879_size "d"
#define TRC_MRE_VMRESMNG_879 TRC_MRE_VMRESMNG_879__enum,TRC_MRE_VMRESMNG_879_size

// TRC_MRE_VMRESMNG_913
#define TRC_MRE_VMRESMNG_913_size "d"
#define TRC_MRE_VMRESMNG_913 TRC_MRE_VMRESMNG_913__enum,TRC_MRE_VMRESMNG_913_size

// TRC_MRE_VMRESMNG_923
#define TRC_MRE_VMRESMNG_923_size "d"
#define TRC_MRE_VMRESMNG_923 TRC_MRE_VMRESMNG_923__enum,TRC_MRE_VMRESMNG_923_size

// TRC_MRE_VMRESMNG_945
#define TRC_MRE_VMRESMNG_945_size ""
#define TRC_MRE_VMRESMNG_945 TRC_MRE_VMRESMNG_945__enum,TRC_MRE_VMRESMNG_945_size

// TRC_MRE_VMRESMNG_967
#define TRC_MRE_VMRESMNG_967_size "dd"
#define TRC_MRE_VMRESMNG_967 TRC_MRE_VMRESMNG_967__enum,TRC_MRE_VMRESMNG_967_size

// TRC_MRE_VMRESMNG_991
#define TRC_MRE_VMRESMNG_991_size "dd"
#define TRC_MRE_VMRESMNG_991 TRC_MRE_VMRESMNG_991__enum,TRC_MRE_VMRESMNG_991_size

// TRC_MRE_VMRESMNG_996
#define TRC_MRE_VMRESMNG_996_size "dddd"
#define TRC_MRE_VMRESMNG_996 TRC_MRE_VMRESMNG_996__enum,TRC_MRE_VMRESMNG_996_size

// TRC_MRE_VMRESMNG_1039
#define TRC_MRE_VMRESMNG_1039_size "dd"
#define TRC_MRE_VMRESMNG_1039 TRC_MRE_VMRESMNG_1039__enum,TRC_MRE_VMRESMNG_1039_size

// TRC_MRE_VMRESMNG_1077
#define TRC_MRE_VMRESMNG_1077_size "d"
#define TRC_MRE_VMRESMNG_1077 TRC_MRE_VMRESMNG_1077__enum,TRC_MRE_VMRESMNG_1077_size

// TRC_MRE_VMRESMNG_1082
#define TRC_MRE_VMRESMNG_1082_size "d"
#define TRC_MRE_VMRESMNG_1082 TRC_MRE_VMRESMNG_1082__enum,TRC_MRE_VMRESMNG_1082_size

// TRC_MRE_VMRESMNG_1110
#define TRC_MRE_VMRESMNG_1110_size "dd"
#define TRC_MRE_VMRESMNG_1110 TRC_MRE_VMRESMNG_1110__enum,TRC_MRE_VMRESMNG_1110_size

// TRC_MRE_VMRESMNG_1115
#define TRC_MRE_VMRESMNG_1115_size "d"
#define TRC_MRE_VMRESMNG_1115 TRC_MRE_VMRESMNG_1115__enum,TRC_MRE_VMRESMNG_1115_size

// TRC_MRE_VMRESMNG_1129
#define TRC_MRE_VMRESMNG_1129_size "d"
#define TRC_MRE_VMRESMNG_1129 TRC_MRE_VMRESMNG_1129__enum,TRC_MRE_VMRESMNG_1129_size

// TRC_MRE_VMRESMNG_1144
#define TRC_MRE_VMRESMNG_1144_size "dd"
#define TRC_MRE_VMRESMNG_1144 TRC_MRE_VMRESMNG_1144__enum,TRC_MRE_VMRESMNG_1144_size

// TRC_MRE_VMRESMNG_1157
#define TRC_MRE_VMRESMNG_1157_size "d"
#define TRC_MRE_VMRESMNG_1157 TRC_MRE_VMRESMNG_1157__enum,TRC_MRE_VMRESMNG_1157_size

// TRC_MRE_VMRESMNG_1193
#define TRC_MRE_VMRESMNG_1193_size ""
#define TRC_MRE_VMRESMNG_1193 TRC_MRE_VMRESMNG_1193__enum,TRC_MRE_VMRESMNG_1193_size

// TRC_MRE_VMSENSOR_126
#define TRC_MRE_VMSENSOR_126_size "dd"
#define TRC_MRE_VMSENSOR_126 TRC_MRE_VMSENSOR_126__enum,TRC_MRE_VMSENSOR_126_size

// TRC_MRE_VMSENSOR_144
#define TRC_MRE_VMSENSOR_144_size "d"
#define TRC_MRE_VMSENSOR_144 TRC_MRE_VMSENSOR_144__enum,TRC_MRE_VMSENSOR_144_size

// TRC_MRE_VMSENSOR_159
#define TRC_MRE_VMSENSOR_159_size "d"
#define TRC_MRE_VMSENSOR_159 TRC_MRE_VMSENSOR_159__enum,TRC_MRE_VMSENSOR_159_size

// TRC_MRE_VMSENSOR_502
#define TRC_MRE_VMSENSOR_502_size "dd"
#define TRC_MRE_VMSENSOR_502 TRC_MRE_VMSENSOR_502__enum,TRC_MRE_VMSENSOR_502_size

// TRC_MRE_VMSENSOR_540
#define TRC_MRE_VMSENSOR_540_size "dd"
#define TRC_MRE_VMSENSOR_540 TRC_MRE_VMSENSOR_540__enum,TRC_MRE_VMSENSOR_540_size

// TRC_MRE_VMSENSOR_645
#define TRC_MRE_VMSENSOR_645_size "dd"
#define TRC_MRE_VMSENSOR_645 TRC_MRE_VMSENSOR_645__enum,TRC_MRE_VMSENSOR_645_size

// TRC_MRE_VMSENSOR_714
#define TRC_MRE_VMSENSOR_714_size "dd"
#define TRC_MRE_VMSENSOR_714 TRC_MRE_VMSENSOR_714__enum,TRC_MRE_VMSENSOR_714_size

// TRC_MRE_VMSHORTCUT_95
#define TRC_MRE_VMSHORTCUT_95_size "dd"
#define TRC_MRE_VMSHORTCUT_95 TRC_MRE_VMSHORTCUT_95__enum,TRC_MRE_VMSHORTCUT_95_size

// TRC_MRE_VMSM_01
#define TRC_MRE_VMSM_01_size "ddd"
#define TRC_MRE_VMSM_01 TRC_MRE_VMSM_01__enum,TRC_MRE_VMSM_01_size

// TRC_MRE_VMSM_02
#define TRC_MRE_VMSM_02_size ""
#define TRC_MRE_VMSM_02 TRC_MRE_VMSM_02__enum,TRC_MRE_VMSM_02_size

// TRC_MRE_VMSM_03
#define TRC_MRE_VMSM_03_size ""
#define TRC_MRE_VMSM_03 TRC_MRE_VMSM_03__enum,TRC_MRE_VMSM_03_size

// TRC_MRE_VMSM_04
#define TRC_MRE_VMSM_04_size ""
#define TRC_MRE_VMSM_04 TRC_MRE_VMSM_04__enum,TRC_MRE_VMSM_04_size

// TRC_MRE_VMSM_05
#define TRC_MRE_VMSM_05_size "sd"
#define TRC_MRE_VMSM_05 TRC_MRE_VMSM_05__enum,TRC_MRE_VMSM_05_size

// TRC_MRE_VMSM_06
#define TRC_MRE_VMSM_06_size "dd"
#define TRC_MRE_VMSM_06 TRC_MRE_VMSM_06__enum,TRC_MRE_VMSM_06_size

// TRC_MRE_VMSM_07
#define TRC_MRE_VMSM_07_size "d"
#define TRC_MRE_VMSM_07 TRC_MRE_VMSM_07__enum,TRC_MRE_VMSM_07_size

// TRC_MRE_VMSM_08
#define TRC_MRE_VMSM_08_size ""
#define TRC_MRE_VMSM_08 TRC_MRE_VMSM_08__enum,TRC_MRE_VMSM_08_size

// TRC_MRE_VMSO_01
#define TRC_MRE_VMSO_01_size "ddd"
#define TRC_MRE_VMSO_01 TRC_MRE_VMSO_01__enum,TRC_MRE_VMSO_01_size

// TRC_MRE_VMSO_02
#define TRC_MRE_VMSO_02_size ""
#define TRC_MRE_VMSO_02 TRC_MRE_VMSO_02__enum,TRC_MRE_VMSO_02_size

// TRC_MRE_VMSO_03
#define TRC_MRE_VMSO_03_size ""
#define TRC_MRE_VMSO_03 TRC_MRE_VMSO_03__enum,TRC_MRE_VMSO_03_size

// TRC_MRE_VMSO_04
#define TRC_MRE_VMSO_04_size ""
#define TRC_MRE_VMSO_04 TRC_MRE_VMSO_04__enum,TRC_MRE_VMSO_04_size

// TRC_MRE_VMSO_05
#define TRC_MRE_VMSO_05_size ""
#define TRC_MRE_VMSO_05 TRC_MRE_VMSO_05__enum,TRC_MRE_VMSO_05_size

// TRC_MRE_VMSO_06
#define TRC_MRE_VMSO_06_size ""
#define TRC_MRE_VMSO_06 TRC_MRE_VMSO_06__enum,TRC_MRE_VMSO_06_size

// TRC_MRE_VMSO_07
#define TRC_MRE_VMSO_07_size "d"
#define TRC_MRE_VMSO_07 TRC_MRE_VMSO_07__enum,TRC_MRE_VMSO_07_size

// TRC_MRE_VMSO_08
#define TRC_MRE_VMSO_08_size "d"
#define TRC_MRE_VMSO_08 TRC_MRE_VMSO_08__enum,TRC_MRE_VMSO_08_size

// TRC_MRE_VMSO_09
#define TRC_MRE_VMSO_09_size ""
#define TRC_MRE_VMSO_09 TRC_MRE_VMSO_09__enum,TRC_MRE_VMSO_09_size

// TRC_MRE_VMSO_10
#define TRC_MRE_VMSO_10_size "sd"
#define TRC_MRE_VMSO_10 TRC_MRE_VMSO_10__enum,TRC_MRE_VMSO_10_size

// TRC_MRE_VMSO_11
#define TRC_MRE_VMSO_11_size "s"
#define TRC_MRE_VMSO_11 TRC_MRE_VMSO_11__enum,TRC_MRE_VMSO_11_size

// TRC_MRE_VMVIDEO_01
#define TRC_MRE_VMVIDEO_01_size "d"
#define TRC_MRE_VMVIDEO_01 TRC_MRE_VMVIDEO_01__enum,TRC_MRE_VMVIDEO_01_size

// TRC_MRE_VMVIP_282
#define TRC_MRE_VMVIP_282_size "d"
#define TRC_MRE_VMVIP_282 TRC_MRE_VMVIP_282__enum,TRC_MRE_VMVIP_282_size

// TRC_MRE_VMVIP_368
#define TRC_MRE_VMVIP_368_size ""
#define TRC_MRE_VMVIP_368 TRC_MRE_VMVIP_368__enum,TRC_MRE_VMVIP_368_size

// TRC_MRE_VMVIP_381
#define TRC_MRE_VMVIP_381_size ""
#define TRC_MRE_VMVIP_381 TRC_MRE_VMVIP_381__enum,TRC_MRE_VMVIP_381_size

// TRC_MRE_VMVIP_1524
#define TRC_MRE_VMVIP_1524_size "d"
#define TRC_MRE_VMVIP_1524 TRC_MRE_VMVIP_1524__enum,TRC_MRE_VMVIP_1524_size

// TRC_MRE_VMVIP_1672
#define TRC_MRE_VMVIP_1672_size "d"
#define TRC_MRE_VMVIP_1672 TRC_MRE_VMVIP_1672__enum,TRC_MRE_VMVIP_1672_size

// TRC_MRE_VMVIP_1735
#define TRC_MRE_VMVIP_1735_size ""
#define TRC_MRE_VMVIP_1735 TRC_MRE_VMVIP_1735__enum,TRC_MRE_VMVIP_1735_size

// TRC_MRE_VMVIP_1744
#define TRC_MRE_VMVIP_1744_size ""
#define TRC_MRE_VMVIP_1744 TRC_MRE_VMVIP_1744__enum,TRC_MRE_VMVIP_1744_size

// TRC_MRE_VMVIP_2452
#define TRC_MRE_VMVIP_2452_size ""
#define TRC_MRE_VMVIP_2452 TRC_MRE_VMVIP_2452__enum,TRC_MRE_VMVIP_2452_size

// TRC_MRE_VMVIP_2555
#define TRC_MRE_VMVIP_2555_size "d"
#define TRC_MRE_VMVIP_2555 TRC_MRE_VMVIP_2555__enum,TRC_MRE_VMVIP_2555_size

// TRC_MRE_VMVIP_2594
#define TRC_MRE_VMVIP_2594_size "d"
#define TRC_MRE_VMVIP_2594 TRC_MRE_VMVIP_2594__enum,TRC_MRE_VMVIP_2594_size

// TRC_MRE_VMVIP_2622
#define TRC_MRE_VMVIP_2622_size "d"
#define TRC_MRE_VMVIP_2622 TRC_MRE_VMVIP_2622__enum,TRC_MRE_VMVIP_2622_size

// TRC_MRE_VMVIP_2646
#define TRC_MRE_VMVIP_2646_size "d"
#define TRC_MRE_VMVIP_2646 TRC_MRE_VMVIP_2646__enum,TRC_MRE_VMVIP_2646_size

// TRC_MRE_VMVIP_2678
#define TRC_MRE_VMVIP_2678_size "d"
#define TRC_MRE_VMVIP_2678 TRC_MRE_VMVIP_2678__enum,TRC_MRE_VMVIP_2678_size

// TRC_MRE_VMVIP_2694
#define TRC_MRE_VMVIP_2694_size "d"
#define TRC_MRE_VMVIP_2694 TRC_MRE_VMVIP_2694__enum,TRC_MRE_VMVIP_2694_size

// TRC_MRE_VMVIP_2698
#define TRC_MRE_VMVIP_2698_size "d"
#define TRC_MRE_VMVIP_2698 TRC_MRE_VMVIP_2698__enum,TRC_MRE_VMVIP_2698_size

// TRC_MRE_VMVIP_2714
#define TRC_MRE_VMVIP_2714_size "d"
#define TRC_MRE_VMVIP_2714 TRC_MRE_VMVIP_2714__enum,TRC_MRE_VMVIP_2714_size

// TRC_MRE_VMVIP_2821
#define TRC_MRE_VMVIP_2821_size "dd"
#define TRC_MRE_VMVIP_2821 TRC_MRE_VMVIP_2821__enum,TRC_MRE_VMVIP_2821_size

// TRC_MRE_VMVIP_2827
#define TRC_MRE_VMVIP_2827_size "d"
#define TRC_MRE_VMVIP_2827 TRC_MRE_VMVIP_2827__enum,TRC_MRE_VMVIP_2827_size

// TRC_MRE_VMVIP_2832
#define TRC_MRE_VMVIP_2832_size ""
#define TRC_MRE_VMVIP_2832 TRC_MRE_VMVIP_2832__enum,TRC_MRE_VMVIP_2832_size

// TRC_MRE_VMVIP_2841
#define TRC_MRE_VMVIP_2841_size "d"
#define TRC_MRE_VMVIP_2841 TRC_MRE_VMVIP_2841__enum,TRC_MRE_VMVIP_2841_size

// TRC_MRE_VMVIP_2860
#define TRC_MRE_VMVIP_2860_size "d"
#define TRC_MRE_VMVIP_2860 TRC_MRE_VMVIP_2860__enum,TRC_MRE_VMVIP_2860_size

// TRC_MRE_VMVIP_2893
#define TRC_MRE_VMVIP_2893_size "d"
#define TRC_MRE_VMVIP_2893 TRC_MRE_VMVIP_2893__enum,TRC_MRE_VMVIP_2893_size

// TRC_MRE_VMVIP_3021
#define TRC_MRE_VMVIP_3021_size "d"
#define TRC_MRE_VMVIP_3021 TRC_MRE_VMVIP_3021__enum,TRC_MRE_VMVIP_3021_size

// TRC_MRE_VMVIP_3168
#define TRC_MRE_VMVIP_3168_size "dd"
#define TRC_MRE_VMVIP_3168 TRC_MRE_VMVIP_3168__enum,TRC_MRE_VMVIP_3168_size

// TRC_MRE_VMVIP_3186
#define TRC_MRE_VMVIP_3186_size ""
#define TRC_MRE_VMVIP_3186 TRC_MRE_VMVIP_3186__enum,TRC_MRE_VMVIP_3186_size

// TRC_MRE_VMVIP_3201
#define TRC_MRE_VMVIP_3201_size ""
#define TRC_MRE_VMVIP_3201 TRC_MRE_VMVIP_3201__enum,TRC_MRE_VMVIP_3201_size

// TRC_MRE_VMVIP_3215
#define TRC_MRE_VMVIP_3215_size ""
#define TRC_MRE_VMVIP_3215 TRC_MRE_VMVIP_3215__enum,TRC_MRE_VMVIP_3215_size

// TRC_MRE_VMVIP_3235
#define TRC_MRE_VMVIP_3235_size "d"
#define TRC_MRE_VMVIP_3235 TRC_MRE_VMVIP_3235__enum,TRC_MRE_VMVIP_3235_size

// TRC_MRE_VMVIP_3237
#define TRC_MRE_VMVIP_3237_size "d"
#define TRC_MRE_VMVIP_3237 TRC_MRE_VMVIP_3237__enum,TRC_MRE_VMVIP_3237_size

// TRC_MRE_VMVIP_3242
#define TRC_MRE_VMVIP_3242_size ""
#define TRC_MRE_VMVIP_3242 TRC_MRE_VMVIP_3242__enum,TRC_MRE_VMVIP_3242_size

// TRC_MRE_VMVIP_3246
#define TRC_MRE_VMVIP_3246_size ""
#define TRC_MRE_VMVIP_3246 TRC_MRE_VMVIP_3246__enum,TRC_MRE_VMVIP_3246_size

// TRC_MRE_VMVIP_3253
#define TRC_MRE_VMVIP_3253_size ""
#define TRC_MRE_VMVIP_3253 TRC_MRE_VMVIP_3253__enum,TRC_MRE_VMVIP_3253_size

// TRC_MRE_VMVIP_3265
#define TRC_MRE_VMVIP_3265_size ""
#define TRC_MRE_VMVIP_3265 TRC_MRE_VMVIP_3265__enum,TRC_MRE_VMVIP_3265_size

// TRC_MRE_VMVIP_3274
#define TRC_MRE_VMVIP_3274_size "d"
#define TRC_MRE_VMVIP_3274 TRC_MRE_VMVIP_3274__enum,TRC_MRE_VMVIP_3274_size

// TRC_MRE_VMVIP_3276
#define TRC_MRE_VMVIP_3276_size "dd"
#define TRC_MRE_VMVIP_3276 TRC_MRE_VMVIP_3276__enum,TRC_MRE_VMVIP_3276_size

// TRC_MRE_VMVIP_3282
#define TRC_MRE_VMVIP_3282_size "d"
#define TRC_MRE_VMVIP_3282 TRC_MRE_VMVIP_3282__enum,TRC_MRE_VMVIP_3282_size

// TRC_MRE_VMVIP_3460
#define TRC_MRE_VMVIP_3460_size ""
#define TRC_MRE_VMVIP_3460 TRC_MRE_VMVIP_3460__enum,TRC_MRE_VMVIP_3460_size

// TRC_MRE_VMVIP_3505
#define TRC_MRE_VMVIP_3505_size "d"
#define TRC_MRE_VMVIP_3505 TRC_MRE_VMVIP_3505__enum,TRC_MRE_VMVIP_3505_size

// TRC_MRE_VMVIP_3509
#define TRC_MRE_VMVIP_3509_size "d"
#define TRC_MRE_VMVIP_3509 TRC_MRE_VMVIP_3509__enum,TRC_MRE_VMVIP_3509_size

// TRC_MRE_VMVIP_3520
#define TRC_MRE_VMVIP_3520_size ""
#define TRC_MRE_VMVIP_3520 TRC_MRE_VMVIP_3520__enum,TRC_MRE_VMVIP_3520_size

// TRC_MRE_VMVIP_3572
#define TRC_MRE_VMVIP_3572_size ""
#define TRC_MRE_VMVIP_3572 TRC_MRE_VMVIP_3572__enum,TRC_MRE_VMVIP_3572_size

// TRC_MRE_VMVIP_3598
#define TRC_MRE_VMVIP_3598_size ""
#define TRC_MRE_VMVIP_3598 TRC_MRE_VMVIP_3598__enum,TRC_MRE_VMVIP_3598_size

// TRC_MRE_VMVIP_3617
#define TRC_MRE_VMVIP_3617_size ""
#define TRC_MRE_VMVIP_3617 TRC_MRE_VMVIP_3617__enum,TRC_MRE_VMVIP_3617_size

// TRC_MRE_VMVIP_3625
#define TRC_MRE_VMVIP_3625_size ""
#define TRC_MRE_VMVIP_3625 TRC_MRE_VMVIP_3625__enum,TRC_MRE_VMVIP_3625_size

// TRC_MRE_VMVIP_3639
#define TRC_MRE_VMVIP_3639_size ""
#define TRC_MRE_VMVIP_3639 TRC_MRE_VMVIP_3639__enum,TRC_MRE_VMVIP_3639_size

// TRC_MRE_VMVIP_3649
#define TRC_MRE_VMVIP_3649_size ""
#define TRC_MRE_VMVIP_3649 TRC_MRE_VMVIP_3649__enum,TRC_MRE_VMVIP_3649_size

// TRC_MRE_VMVIP_3671
#define TRC_MRE_VMVIP_3671_size ""
#define TRC_MRE_VMVIP_3671 TRC_MRE_VMVIP_3671__enum,TRC_MRE_VMVIP_3671_size

// TRC_MRE_VMVIP_3681
#define TRC_MRE_VMVIP_3681_size ""
#define TRC_MRE_VMVIP_3681 TRC_MRE_VMVIP_3681__enum,TRC_MRE_VMVIP_3681_size

// TRC_MRE_VMVIP_3694
#define TRC_MRE_VMVIP_3694_size ""
#define TRC_MRE_VMVIP_3694 TRC_MRE_VMVIP_3694__enum,TRC_MRE_VMVIP_3694_size

// TRC_MRE_VMVIP_3703
#define TRC_MRE_VMVIP_3703_size ""
#define TRC_MRE_VMVIP_3703 TRC_MRE_VMVIP_3703__enum,TRC_MRE_VMVIP_3703_size

// TRC_MRE_VMVIP_3708
#define TRC_MRE_VMVIP_3708_size ""
#define TRC_MRE_VMVIP_3708 TRC_MRE_VMVIP_3708__enum,TRC_MRE_VMVIP_3708_size

// TRC_MRE_VMVIP_3720
#define TRC_MRE_VMVIP_3720_size "dd"
#define TRC_MRE_VMVIP_3720 TRC_MRE_VMVIP_3720__enum,TRC_MRE_VMVIP_3720_size

// TRC_MRE_VMVIP_3741
#define TRC_MRE_VMVIP_3741_size ""
#define TRC_MRE_VMVIP_3741 TRC_MRE_VMVIP_3741__enum,TRC_MRE_VMVIP_3741_size

// TRC_MRE_VMVIP_3775
#define TRC_MRE_VMVIP_3775_size "d"
#define TRC_MRE_VMVIP_3775 TRC_MRE_VMVIP_3775__enum,TRC_MRE_VMVIP_3775_size

// TRC_MRE_VMVIP_3783
#define TRC_MRE_VMVIP_3783_size "d"
#define TRC_MRE_VMVIP_3783 TRC_MRE_VMVIP_3783__enum,TRC_MRE_VMVIP_3783_size

// TRC_MRE_VMVIP_3801
#define TRC_MRE_VMVIP_3801_size ""
#define TRC_MRE_VMVIP_3801 TRC_MRE_VMVIP_3801__enum,TRC_MRE_VMVIP_3801_size

// TRC_MRE_VMVIP_3836
#define TRC_MRE_VMVIP_3836_size "d"
#define TRC_MRE_VMVIP_3836 TRC_MRE_VMVIP_3836__enum,TRC_MRE_VMVIP_3836_size

// TRC_MRE_VMVIP_3860
#define TRC_MRE_VMVIP_3860_size ""
#define TRC_MRE_VMVIP_3860 TRC_MRE_VMVIP_3860__enum,TRC_MRE_VMVIP_3860_size

// TRC_MRE_VMVIP_3903
#define TRC_MRE_VMVIP_3903_size ""
#define TRC_MRE_VMVIP_3903 TRC_MRE_VMVIP_3903__enum,TRC_MRE_VMVIP_3903_size

// TRC_MRE_VMVIP_3913
#define TRC_MRE_VMVIP_3913_size "d"
#define TRC_MRE_VMVIP_3913 TRC_MRE_VMVIP_3913__enum,TRC_MRE_VMVIP_3913_size

// TRC_MRE_VMVIP_3924
#define TRC_MRE_VMVIP_3924_size ""
#define TRC_MRE_VMVIP_3924 TRC_MRE_VMVIP_3924__enum,TRC_MRE_VMVIP_3924_size

// TRC_MRE_VMVIP_4015
#define TRC_MRE_VMVIP_4015_size ""
#define TRC_MRE_VMVIP_4015 TRC_MRE_VMVIP_4015__enum,TRC_MRE_VMVIP_4015_size

// TRC_MRE_VMVIP_4034
#define TRC_MRE_VMVIP_4034_size ""
#define TRC_MRE_VMVIP_4034 TRC_MRE_VMVIP_4034__enum,TRC_MRE_VMVIP_4034_size

// TRC_MRE_VMVIP_4063
#define TRC_MRE_VMVIP_4063_size ""
#define TRC_MRE_VMVIP_4063 TRC_MRE_VMVIP_4063__enum,TRC_MRE_VMVIP_4063_size

// TRC_MRE_VMVIP_4101
#define TRC_MRE_VMVIP_4101_size "dd"
#define TRC_MRE_VMVIP_4101 TRC_MRE_VMVIP_4101__enum,TRC_MRE_VMVIP_4101_size

// TRC_MRE_VMVIP_4222
#define TRC_MRE_VMVIP_4222_size "d"
#define TRC_MRE_VMVIP_4222 TRC_MRE_VMVIP_4222__enum,TRC_MRE_VMVIP_4222_size

// TRC_MRE_VMVIP_4330
#define TRC_MRE_VMVIP_4330_size "d"
#define TRC_MRE_VMVIP_4330 TRC_MRE_VMVIP_4330__enum,TRC_MRE_VMVIP_4330_size

// TRC_MRE_VMVIP_4408
#define TRC_MRE_VMVIP_4408_size ""
#define TRC_MRE_VMVIP_4408 TRC_MRE_VMVIP_4408__enum,TRC_MRE_VMVIP_4408_size

// TRC_MRE_VMVIP_4492
#define TRC_MRE_VMVIP_4492_size ""
#define TRC_MRE_VMVIP_4492 TRC_MRE_VMVIP_4492__enum,TRC_MRE_VMVIP_4492_size

// TRC_MRE_VMVIP_4526
#define TRC_MRE_VMVIP_4526_size ""
#define TRC_MRE_VMVIP_4526 TRC_MRE_VMVIP_4526__enum,TRC_MRE_VMVIP_4526_size

// TRC_MRE_VMVIP_4531
#define TRC_MRE_VMVIP_4531_size "d"
#define TRC_MRE_VMVIP_4531 TRC_MRE_VMVIP_4531__enum,TRC_MRE_VMVIP_4531_size

// TRC_MRE_VMVIP_4546
#define TRC_MRE_VMVIP_4546_size "d"
#define TRC_MRE_VMVIP_4546 TRC_MRE_VMVIP_4546__enum,TRC_MRE_VMVIP_4546_size

// TRC_MRE_VMVIP_4561
#define TRC_MRE_VMVIP_4561_size "d"
#define TRC_MRE_VMVIP_4561 TRC_MRE_VMVIP_4561__enum,TRC_MRE_VMVIP_4561_size

// TRC_MRE_VMVIP_4576
#define TRC_MRE_VMVIP_4576_size "d"
#define TRC_MRE_VMVIP_4576 TRC_MRE_VMVIP_4576__enum,TRC_MRE_VMVIP_4576_size

// TRC_MRE_VMVIP_4769
#define TRC_MRE_VMVIP_4769_size "ddd"
#define TRC_MRE_VMVIP_4769 TRC_MRE_VMVIP_4769__enum,TRC_MRE_VMVIP_4769_size

// TRC_MRE_VMVIP_4799
#define TRC_MRE_VMVIP_4799_size ""
#define TRC_MRE_VMVIP_4799 TRC_MRE_VMVIP_4799__enum,TRC_MRE_VMVIP_4799_size

// TRC_MRE_VMVIP_4811
#define TRC_MRE_VMVIP_4811_size ""
#define TRC_MRE_VMVIP_4811 TRC_MRE_VMVIP_4811__enum,TRC_MRE_VMVIP_4811_size

// TRC_MRE_VMVIP_4815
#define TRC_MRE_VMVIP_4815_size "d"
#define TRC_MRE_VMVIP_4815 TRC_MRE_VMVIP_4815__enum,TRC_MRE_VMVIP_4815_size

// TRC_MRE_VMVIP_4820
#define TRC_MRE_VMVIP_4820_size "d"
#define TRC_MRE_VMVIP_4820 TRC_MRE_VMVIP_4820__enum,TRC_MRE_VMVIP_4820_size

// TRC_MRE_VMVIP_4844
#define TRC_MRE_VMVIP_4844_size "d"
#define TRC_MRE_VMVIP_4844 TRC_MRE_VMVIP_4844__enum,TRC_MRE_VMVIP_4844_size

// TRC_MRE_VMVIP_4895
#define TRC_MRE_VMVIP_4895_size ""
#define TRC_MRE_VMVIP_4895 TRC_MRE_VMVIP_4895__enum,TRC_MRE_VMVIP_4895_size

// TRC_MRE_VMVIP_4898
#define TRC_MRE_VMVIP_4898_size "d"
#define TRC_MRE_VMVIP_4898 TRC_MRE_VMVIP_4898__enum,TRC_MRE_VMVIP_4898_size

// TRC_MRE_VMVIP_4904
#define TRC_MRE_VMVIP_4904_size ""
#define TRC_MRE_VMVIP_4904 TRC_MRE_VMVIP_4904__enum,TRC_MRE_VMVIP_4904_size

// TRC_MRE_VMVIP_4909
#define TRC_MRE_VMVIP_4909_size ""
#define TRC_MRE_VMVIP_4909 TRC_MRE_VMVIP_4909__enum,TRC_MRE_VMVIP_4909_size

// TRC_MRE_VMVIP_4914
#define TRC_MRE_VMVIP_4914_size ""
#define TRC_MRE_VMVIP_4914 TRC_MRE_VMVIP_4914__enum,TRC_MRE_VMVIP_4914_size

// TRC_MRE_VMVIP_4924
#define TRC_MRE_VMVIP_4924_size "d"
#define TRC_MRE_VMVIP_4924 TRC_MRE_VMVIP_4924__enum,TRC_MRE_VMVIP_4924_size

// TRC_MRE_VMVIP_4932
#define TRC_MRE_VMVIP_4932_size ""
#define TRC_MRE_VMVIP_4932 TRC_MRE_VMVIP_4932__enum,TRC_MRE_VMVIP_4932_size

// TRC_MRE_VMVIP_4941
#define TRC_MRE_VMVIP_4941_size "d"
#define TRC_MRE_VMVIP_4941 TRC_MRE_VMVIP_4941__enum,TRC_MRE_VMVIP_4941_size

// TRC_MRE_VMVIP_4951
#define TRC_MRE_VMVIP_4951_size "d"
#define TRC_MRE_VMVIP_4951 TRC_MRE_VMVIP_4951__enum,TRC_MRE_VMVIP_4951_size

// TRC_MRE_VMVIP_4958
#define TRC_MRE_VMVIP_4958_size "d"
#define TRC_MRE_VMVIP_4958 TRC_MRE_VMVIP_4958__enum,TRC_MRE_VMVIP_4958_size

// TRC_MRE_VMVIP_4994
#define TRC_MRE_VMVIP_4994_size ""
#define TRC_MRE_VMVIP_4994 TRC_MRE_VMVIP_4994__enum,TRC_MRE_VMVIP_4994_size

// TRC_MRE_VMVIP_5019
#define TRC_MRE_VMVIP_5019_size ""
#define TRC_MRE_VMVIP_5019 TRC_MRE_VMVIP_5019__enum,TRC_MRE_VMVIP_5019_size

// TRC_MRE_VMVIP_5077
#define TRC_MRE_VMVIP_5077_size "d"
#define TRC_MRE_VMVIP_5077 TRC_MRE_VMVIP_5077__enum,TRC_MRE_VMVIP_5077_size

// TRC_MRE_VMVIP_5082
#define TRC_MRE_VMVIP_5082_size ""
#define TRC_MRE_VMVIP_5082 TRC_MRE_VMVIP_5082__enum,TRC_MRE_VMVIP_5082_size

// TRC_MRE_VMVIP_5089
#define TRC_MRE_VMVIP_5089_size ""
#define TRC_MRE_VMVIP_5089 TRC_MRE_VMVIP_5089__enum,TRC_MRE_VMVIP_5089_size

// TRC_MRE_VMVIP_5103
#define TRC_MRE_VMVIP_5103_size "d"
#define TRC_MRE_VMVIP_5103 TRC_MRE_VMVIP_5103__enum,TRC_MRE_VMVIP_5103_size

// TRC_MRE_VMVIP_5120
#define TRC_MRE_VMVIP_5120_size ""
#define TRC_MRE_VMVIP_5120 TRC_MRE_VMVIP_5120__enum,TRC_MRE_VMVIP_5120_size

// TRC_MRE_VMVIP_5143
#define TRC_MRE_VMVIP_5143_size ""
#define TRC_MRE_VMVIP_5143 TRC_MRE_VMVIP_5143__enum,TRC_MRE_VMVIP_5143_size

// TRC_MRE_VMVIP_5155
#define TRC_MRE_VMVIP_5155_size ""
#define TRC_MRE_VMVIP_5155 TRC_MRE_VMVIP_5155__enum,TRC_MRE_VMVIP_5155_size

// TRC_MRE_VMVIP_5177
#define TRC_MRE_VMVIP_5177_size ""
#define TRC_MRE_VMVIP_5177 TRC_MRE_VMVIP_5177__enum,TRC_MRE_VMVIP_5177_size

// TRC_MRE_VMVIP_5189
#define TRC_MRE_VMVIP_5189_size ""
#define TRC_MRE_VMVIP_5189 TRC_MRE_VMVIP_5189__enum,TRC_MRE_VMVIP_5189_size

// TRC_MRE_VMVIP_5192
#define TRC_MRE_VMVIP_5192_size ""
#define TRC_MRE_VMVIP_5192 TRC_MRE_VMVIP_5192__enum,TRC_MRE_VMVIP_5192_size

// TRC_MRE_VMVIP_5292
#define TRC_MRE_VMVIP_5292_size ""
#define TRC_MRE_VMVIP_5292 TRC_MRE_VMVIP_5292__enum,TRC_MRE_VMVIP_5292_size

// TRC_MRE_VMVIP_5297
#define TRC_MRE_VMVIP_5297_size ""
#define TRC_MRE_VMVIP_5297 TRC_MRE_VMVIP_5297__enum,TRC_MRE_VMVIP_5297_size

// TRC_MRE_VMVIP_5300
#define TRC_MRE_VMVIP_5300_size ""
#define TRC_MRE_VMVIP_5300 TRC_MRE_VMVIP_5300__enum,TRC_MRE_VMVIP_5300_size

// TRC_MRE_VMVIP_5304
#define TRC_MRE_VMVIP_5304_size ""
#define TRC_MRE_VMVIP_5304 TRC_MRE_VMVIP_5304__enum,TRC_MRE_VMVIP_5304_size

// TRC_MRE_VMVIP_5313
#define TRC_MRE_VMVIP_5313_size ""
#define TRC_MRE_VMVIP_5313 TRC_MRE_VMVIP_5313__enum,TRC_MRE_VMVIP_5313_size

// TRC_MRE_VMVIP_5316
#define TRC_MRE_VMVIP_5316_size ""
#define TRC_MRE_VMVIP_5316 TRC_MRE_VMVIP_5316__enum,TRC_MRE_VMVIP_5316_size

// TRC_MRE_VMVIP_5326
#define TRC_MRE_VMVIP_5326_size ""
#define TRC_MRE_VMVIP_5326 TRC_MRE_VMVIP_5326__enum,TRC_MRE_VMVIP_5326_size

// TRC_MRE_VMVIP_5332
#define TRC_MRE_VMVIP_5332_size ""
#define TRC_MRE_VMVIP_5332 TRC_MRE_VMVIP_5332__enum,TRC_MRE_VMVIP_5332_size

// TRC_MRE_VMVIP_5346
#define TRC_MRE_VMVIP_5346_size ""
#define TRC_MRE_VMVIP_5346 TRC_MRE_VMVIP_5346__enum,TRC_MRE_VMVIP_5346_size

// TRC_MRE_VMVIP_5358
#define TRC_MRE_VMVIP_5358_size ""
#define TRC_MRE_VMVIP_5358 TRC_MRE_VMVIP_5358__enum,TRC_MRE_VMVIP_5358_size

// TRC_MRE_VMVIP_5365
#define TRC_MRE_VMVIP_5365_size ""
#define TRC_MRE_VMVIP_5365 TRC_MRE_VMVIP_5365__enum,TRC_MRE_VMVIP_5365_size

// TRC_MRE_VMVIP_5403
#define TRC_MRE_VMVIP_5403_size ""
#define TRC_MRE_VMVIP_5403 TRC_MRE_VMVIP_5403__enum,TRC_MRE_VMVIP_5403_size

// TRC_MRE_VMVIP_5415
#define TRC_MRE_VMVIP_5415_size ""
#define TRC_MRE_VMVIP_5415 TRC_MRE_VMVIP_5415__enum,TRC_MRE_VMVIP_5415_size

// TRC_MRE_VMVIP_5418
#define TRC_MRE_VMVIP_5418_size ""
#define TRC_MRE_VMVIP_5418 TRC_MRE_VMVIP_5418__enum,TRC_MRE_VMVIP_5418_size

// TRC_MRE_VMVIP_5523
#define TRC_MRE_VMVIP_5523_size ""
#define TRC_MRE_VMVIP_5523 TRC_MRE_VMVIP_5523__enum,TRC_MRE_VMVIP_5523_size

// TRC_MRE_VMVIP_5526
#define TRC_MRE_VMVIP_5526_size ""
#define TRC_MRE_VMVIP_5526 TRC_MRE_VMVIP_5526__enum,TRC_MRE_VMVIP_5526_size

// TRC_MRE_VMVIP_5530
#define TRC_MRE_VMVIP_5530_size ""
#define TRC_MRE_VMVIP_5530 TRC_MRE_VMVIP_5530__enum,TRC_MRE_VMVIP_5530_size

// TRC_MRE_VMVIP_5539
#define TRC_MRE_VMVIP_5539_size ""
#define TRC_MRE_VMVIP_5539 TRC_MRE_VMVIP_5539__enum,TRC_MRE_VMVIP_5539_size

// TRC_MRE_VMVIP_5542
#define TRC_MRE_VMVIP_5542_size ""
#define TRC_MRE_VMVIP_5542 TRC_MRE_VMVIP_5542__enum,TRC_MRE_VMVIP_5542_size

// TRC_MRE_VMVIP_5552
#define TRC_MRE_VMVIP_5552_size ""
#define TRC_MRE_VMVIP_5552 TRC_MRE_VMVIP_5552__enum,TRC_MRE_VMVIP_5552_size

// TRC_MRE_VMVIP_5558
#define TRC_MRE_VMVIP_5558_size ""
#define TRC_MRE_VMVIP_5558 TRC_MRE_VMVIP_5558__enum,TRC_MRE_VMVIP_5558_size

// TRC_MRE_VMVIP_5560
#define TRC_MRE_VMVIP_5560_size ""
#define TRC_MRE_VMVIP_5560 TRC_MRE_VMVIP_5560__enum,TRC_MRE_VMVIP_5560_size

// TRC_MRE_VMVIP_5567
#define TRC_MRE_VMVIP_5567_size ""
#define TRC_MRE_VMVIP_5567 TRC_MRE_VMVIP_5567__enum,TRC_MRE_VMVIP_5567_size

// TRC_MRE_VMVIP_5569
#define TRC_MRE_VMVIP_5569_size "d"
#define TRC_MRE_VMVIP_5569 TRC_MRE_VMVIP_5569__enum,TRC_MRE_VMVIP_5569_size

// TRC_MRE_VMVIP_5599
#define TRC_MRE_VMVIP_5599_size "d"
#define TRC_MRE_VMVIP_5599 TRC_MRE_VMVIP_5599__enum,TRC_MRE_VMVIP_5599_size

// TRC_MRE_VMVIP_5618
#define TRC_MRE_VMVIP_5618_size ""
#define TRC_MRE_VMVIP_5618 TRC_MRE_VMVIP_5618__enum,TRC_MRE_VMVIP_5618_size

// TRC_MRE_VMVIP_5626
#define TRC_MRE_VMVIP_5626_size "d"
#define TRC_MRE_VMVIP_5626 TRC_MRE_VMVIP_5626__enum,TRC_MRE_VMVIP_5626_size

// TRC_MRE_VMVIP_5639
#define TRC_MRE_VMVIP_5639_size "d"
#define TRC_MRE_VMVIP_5639 TRC_MRE_VMVIP_5639__enum,TRC_MRE_VMVIP_5639_size

// TRC_MRE_VMVIP_5646
#define TRC_MRE_VMVIP_5646_size "d"
#define TRC_MRE_VMVIP_5646 TRC_MRE_VMVIP_5646__enum,TRC_MRE_VMVIP_5646_size

// TRC_MRE_VMVIP_5657
#define TRC_MRE_VMVIP_5657_size "d"
#define TRC_MRE_VMVIP_5657 TRC_MRE_VMVIP_5657__enum,TRC_MRE_VMVIP_5657_size

// TRC_MRE_VMVIP_5662
#define TRC_MRE_VMVIP_5662_size ""
#define TRC_MRE_VMVIP_5662 TRC_MRE_VMVIP_5662__enum,TRC_MRE_VMVIP_5662_size

// TRC_MRE_VMVIP_5669
#define TRC_MRE_VMVIP_5669_size ""
#define TRC_MRE_VMVIP_5669 TRC_MRE_VMVIP_5669__enum,TRC_MRE_VMVIP_5669_size

// TRC_MRE_VMVIP_5687
#define TRC_MRE_VMVIP_5687_size ""
#define TRC_MRE_VMVIP_5687 TRC_MRE_VMVIP_5687__enum,TRC_MRE_VMVIP_5687_size

// TRC_MRE_VMVIP_5692
#define TRC_MRE_VMVIP_5692_size ""
#define TRC_MRE_VMVIP_5692 TRC_MRE_VMVIP_5692__enum,TRC_MRE_VMVIP_5692_size

// TRC_MRE_VMVIP_5697
#define TRC_MRE_VMVIP_5697_size ""
#define TRC_MRE_VMVIP_5697 TRC_MRE_VMVIP_5697__enum,TRC_MRE_VMVIP_5697_size

// TRC_MRE_VMVIP_5704
#define TRC_MRE_VMVIP_5704_size "d"
#define TRC_MRE_VMVIP_5704 TRC_MRE_VMVIP_5704__enum,TRC_MRE_VMVIP_5704_size

// TRC_MRE_VMVIP_5711
#define TRC_MRE_VMVIP_5711_size ""
#define TRC_MRE_VMVIP_5711 TRC_MRE_VMVIP_5711__enum,TRC_MRE_VMVIP_5711_size

// TRC_MRE_VMVIP_5719
#define TRC_MRE_VMVIP_5719_size "d"
#define TRC_MRE_VMVIP_5719 TRC_MRE_VMVIP_5719__enum,TRC_MRE_VMVIP_5719_size

// TRC_MRE_VMVIP_5729
#define TRC_MRE_VMVIP_5729_size "d"
#define TRC_MRE_VMVIP_5729 TRC_MRE_VMVIP_5729__enum,TRC_MRE_VMVIP_5729_size

// TRC_MRE_VMVIP_5736
#define TRC_MRE_VMVIP_5736_size "d"
#define TRC_MRE_VMVIP_5736 TRC_MRE_VMVIP_5736__enum,TRC_MRE_VMVIP_5736_size

// TRC_MRE_VMVIP_5831
#define TRC_MRE_VMVIP_5831_size "d"
#define TRC_MRE_VMVIP_5831 TRC_MRE_VMVIP_5831__enum,TRC_MRE_VMVIP_5831_size

// TRC_MRE_VMVIP_5841
#define TRC_MRE_VMVIP_5841_size ""
#define TRC_MRE_VMVIP_5841 TRC_MRE_VMVIP_5841__enum,TRC_MRE_VMVIP_5841_size

// TRC_MRE_VMVIP_5850
#define TRC_MRE_VMVIP_5850_size "d"
#define TRC_MRE_VMVIP_5850 TRC_MRE_VMVIP_5850__enum,TRC_MRE_VMVIP_5850_size

// TRC_MRE_VMVIP_5855
#define TRC_MRE_VMVIP_5855_size "d"
#define TRC_MRE_VMVIP_5855 TRC_MRE_VMVIP_5855__enum,TRC_MRE_VMVIP_5855_size

// TRC_MRE_VMVIP_5913
#define TRC_MRE_VMVIP_5913_size ""
#define TRC_MRE_VMVIP_5913 TRC_MRE_VMVIP_5913__enum,TRC_MRE_VMVIP_5913_size

// TRC_MRE_VMVIP_5920
#define TRC_MRE_VMVIP_5920_size ""
#define TRC_MRE_VMVIP_5920 TRC_MRE_VMVIP_5920__enum,TRC_MRE_VMVIP_5920_size

// TRC_MRE_VMVIP_5934
#define TRC_MRE_VMVIP_5934_size "d"
#define TRC_MRE_VMVIP_5934 TRC_MRE_VMVIP_5934__enum,TRC_MRE_VMVIP_5934_size

// TRC_MRE_VMVIP_6008
#define TRC_MRE_VMVIP_6008_size ""
#define TRC_MRE_VMVIP_6008 TRC_MRE_VMVIP_6008__enum,TRC_MRE_VMVIP_6008_size

// TRC_MRE_VMVIP_6028
#define TRC_MRE_VMVIP_6028_size ""
#define TRC_MRE_VMVIP_6028 TRC_MRE_VMVIP_6028__enum,TRC_MRE_VMVIP_6028_size

// TRC_MRE_VMVIP_6039
#define TRC_MRE_VMVIP_6039_size ""
#define TRC_MRE_VMVIP_6039 TRC_MRE_VMVIP_6039__enum,TRC_MRE_VMVIP_6039_size

// TRC_MRE_VMVIP_6120
#define TRC_MRE_VMVIP_6120_size ""
#define TRC_MRE_VMVIP_6120 TRC_MRE_VMVIP_6120__enum,TRC_MRE_VMVIP_6120_size

// TRC_MRE_VMVIP_6140
#define TRC_MRE_VMVIP_6140_size ""
#define TRC_MRE_VMVIP_6140 TRC_MRE_VMVIP_6140__enum,TRC_MRE_VMVIP_6140_size

// TRC_MRE_VMVIP_6151
#define TRC_MRE_VMVIP_6151_size ""
#define TRC_MRE_VMVIP_6151 TRC_MRE_VMVIP_6151__enum,TRC_MRE_VMVIP_6151_size

// TRC_MRE_VMVIP_6163
#define TRC_MRE_VMVIP_6163_size ""
#define TRC_MRE_VMVIP_6163 TRC_MRE_VMVIP_6163__enum,TRC_MRE_VMVIP_6163_size

// TRC_MRE_VMVIP_6169
#define TRC_MRE_VMVIP_6169_size "d"
#define TRC_MRE_VMVIP_6169 TRC_MRE_VMVIP_6169__enum,TRC_MRE_VMVIP_6169_size

// TRC_MRE_VMVIP_6199
#define TRC_MRE_VMVIP_6199_size "d"
#define TRC_MRE_VMVIP_6199 TRC_MRE_VMVIP_6199__enum,TRC_MRE_VMVIP_6199_size

// TRC_MRE_VMVIP_6217
#define TRC_MRE_VMVIP_6217_size ""
#define TRC_MRE_VMVIP_6217 TRC_MRE_VMVIP_6217__enum,TRC_MRE_VMVIP_6217_size

// TRC_MRE_VMVIP_6239
#define TRC_MRE_VMVIP_6239_size "d"
#define TRC_MRE_VMVIP_6239 TRC_MRE_VMVIP_6239__enum,TRC_MRE_VMVIP_6239_size

// TRC_MRE_VMVIP_6373
#define TRC_MRE_VMVIP_6373_size "d"
#define TRC_MRE_VMVIP_6373 TRC_MRE_VMVIP_6373__enum,TRC_MRE_VMVIP_6373_size

// TRC_MRE_VMVIP_6407
#define TRC_MRE_VMVIP_6407_size "d"
#define TRC_MRE_VMVIP_6407 TRC_MRE_VMVIP_6407__enum,TRC_MRE_VMVIP_6407_size

// TRC_MRE_VMVIP_6420
#define TRC_MRE_VMVIP_6420_size ""
#define TRC_MRE_VMVIP_6420 TRC_MRE_VMVIP_6420__enum,TRC_MRE_VMVIP_6420_size

// TRC_MRE_VMVIP_6474
#define TRC_MRE_VMVIP_6474_size ""
#define TRC_MRE_VMVIP_6474 TRC_MRE_VMVIP_6474__enum,TRC_MRE_VMVIP_6474_size

// TRC_MRE_VMVIP_6499
#define TRC_MRE_VMVIP_6499_size ""
#define TRC_MRE_VMVIP_6499 TRC_MRE_VMVIP_6499__enum,TRC_MRE_VMVIP_6499_size

// TRC_MRE_VMVIP_6647
#define TRC_MRE_VMVIP_6647_size ""
#define TRC_MRE_VMVIP_6647 TRC_MRE_VMVIP_6647__enum,TRC_MRE_VMVIP_6647_size

// TRC_MRE_VMVIP_6686
#define TRC_MRE_VMVIP_6686_size ""
#define TRC_MRE_VMVIP_6686 TRC_MRE_VMVIP_6686__enum,TRC_MRE_VMVIP_6686_size

// TRC_MRE_VMVIP_6726
#define TRC_MRE_VMVIP_6726_size ""
#define TRC_MRE_VMVIP_6726 TRC_MRE_VMVIP_6726__enum,TRC_MRE_VMVIP_6726_size

// TRC_MRE_VMVIP_6764
#define TRC_MRE_VMVIP_6764_size ""
#define TRC_MRE_VMVIP_6764 TRC_MRE_VMVIP_6764__enum,TRC_MRE_VMVIP_6764_size

// TRC_MRE_VMVIP_6822
#define TRC_MRE_VMVIP_6822_size ""
#define TRC_MRE_VMVIP_6822 TRC_MRE_VMVIP_6822__enum,TRC_MRE_VMVIP_6822_size

// TRC_MRE_VMVIP_6846
#define TRC_MRE_VMVIP_6846_size ""
#define TRC_MRE_VMVIP_6846 TRC_MRE_VMVIP_6846__enum,TRC_MRE_VMVIP_6846_size

// TRC_MRE_VMVIP_6885
#define TRC_MRE_VMVIP_6885_size "d"
#define TRC_MRE_VMVIP_6885 TRC_MRE_VMVIP_6885__enum,TRC_MRE_VMVIP_6885_size

// TRC_MRE_VMVIP_6915
#define TRC_MRE_VMVIP_6915_size "d"
#define TRC_MRE_VMVIP_6915 TRC_MRE_VMVIP_6915__enum,TRC_MRE_VMVIP_6915_size

// TRC_MRE_VMVIP_7021
#define TRC_MRE_VMVIP_7021_size "d"
#define TRC_MRE_VMVIP_7021 TRC_MRE_VMVIP_7021__enum,TRC_MRE_VMVIP_7021_size

// TRC_MRE_VMVIP_7106
#define TRC_MRE_VMVIP_7106_size ""
#define TRC_MRE_VMVIP_7106 TRC_MRE_VMVIP_7106__enum,TRC_MRE_VMVIP_7106_size

// TRC_MRE_VMBTCM_106
#define TRC_MRE_VMBTCM_106_size ""
#define TRC_MRE_VMBTCM_106 TRC_MRE_VMBTCM_106__enum,TRC_MRE_VMBTCM_106_size

// TRC_MRE_VMBTCM_117
#define TRC_MRE_VMBTCM_117_size ""
#define TRC_MRE_VMBTCM_117 TRC_MRE_VMBTCM_117__enum,TRC_MRE_VMBTCM_117_size

// TRC_MRE_VMBTCM_121
#define TRC_MRE_VMBTCM_121_size ""
#define TRC_MRE_VMBTCM_121 TRC_MRE_VMBTCM_121__enum,TRC_MRE_VMBTCM_121_size

// TRC_MRE_VMBTCM_128
#define TRC_MRE_VMBTCM_128_size ""
#define TRC_MRE_VMBTCM_128 TRC_MRE_VMBTCM_128__enum,TRC_MRE_VMBTCM_128_size

// TRC_MRE_VMBTCM_134
#define TRC_MRE_VMBTCM_134_size ""
#define TRC_MRE_VMBTCM_134 TRC_MRE_VMBTCM_134__enum,TRC_MRE_VMBTCM_134_size

// TRC_MRE_VMBTCM_142
#define TRC_MRE_VMBTCM_142_size ""
#define TRC_MRE_VMBTCM_142 TRC_MRE_VMBTCM_142__enum,TRC_MRE_VMBTCM_142_size

// TRC_MRE_VMBTCM_153
#define TRC_MRE_VMBTCM_153_size ""
#define TRC_MRE_VMBTCM_153 TRC_MRE_VMBTCM_153__enum,TRC_MRE_VMBTCM_153_size

// TRC_MRE_VMBTCM_162
#define TRC_MRE_VMBTCM_162_size ""
#define TRC_MRE_VMBTCM_162 TRC_MRE_VMBTCM_162__enum,TRC_MRE_VMBTCM_162_size

// TRC_MRE_VMBTCM_166
#define TRC_MRE_VMBTCM_166_size ""
#define TRC_MRE_VMBTCM_166 TRC_MRE_VMBTCM_166__enum,TRC_MRE_VMBTCM_166_size

// TRC_MRE_VMBTCM_174
#define TRC_MRE_VMBTCM_174_size ""
#define TRC_MRE_VMBTCM_174 TRC_MRE_VMBTCM_174__enum,TRC_MRE_VMBTCM_174_size

// TRC_MRE_VMBTCM_196
#define TRC_MRE_VMBTCM_196_size "d"
#define TRC_MRE_VMBTCM_196 TRC_MRE_VMBTCM_196__enum,TRC_MRE_VMBTCM_196_size

// TRC_MRE_VMBTCM_207
#define TRC_MRE_VMBTCM_207_size ""
#define TRC_MRE_VMBTCM_207 TRC_MRE_VMBTCM_207__enum,TRC_MRE_VMBTCM_207_size

// TRC_MRE_VMBTCM_210
#define TRC_MRE_VMBTCM_210_size "d"
#define TRC_MRE_VMBTCM_210 TRC_MRE_VMBTCM_210__enum,TRC_MRE_VMBTCM_210_size

// TRC_MRE_VMBTCM_213
#define TRC_MRE_VMBTCM_213_size ""
#define TRC_MRE_VMBTCM_213 TRC_MRE_VMBTCM_213__enum,TRC_MRE_VMBTCM_213_size

// TRC_MRE_VMBTCM_295
#define TRC_MRE_VMBTCM_295_size "dd"
#define TRC_MRE_VMBTCM_295 TRC_MRE_VMBTCM_295__enum,TRC_MRE_VMBTCM_295_size

// TRC_MRE_VMBTCM_300
#define TRC_MRE_VMBTCM_300_size ""
#define TRC_MRE_VMBTCM_300 TRC_MRE_VMBTCM_300__enum,TRC_MRE_VMBTCM_300_size

// TRC_MRE_VMBTCM_309
#define TRC_MRE_VMBTCM_309_size ""
#define TRC_MRE_VMBTCM_309 TRC_MRE_VMBTCM_309__enum,TRC_MRE_VMBTCM_309_size

// TRC_MRE_VMBTCM_314
#define TRC_MRE_VMBTCM_314_size "dddd"
#define TRC_MRE_VMBTCM_314 TRC_MRE_VMBTCM_314__enum,TRC_MRE_VMBTCM_314_size

// TRC_MRE_VMBTCM_347
#define TRC_MRE_VMBTCM_347_size "d"
#define TRC_MRE_VMBTCM_347 TRC_MRE_VMBTCM_347__enum,TRC_MRE_VMBTCM_347_size

// TRC_MRE_VMBTCM_360
#define TRC_MRE_VMBTCM_360_size ""
#define TRC_MRE_VMBTCM_360 TRC_MRE_VMBTCM_360__enum,TRC_MRE_VMBTCM_360_size

// TRC_MRE_VMBTCM_364
#define TRC_MRE_VMBTCM_364_size ""
#define TRC_MRE_VMBTCM_364 TRC_MRE_VMBTCM_364__enum,TRC_MRE_VMBTCM_364_size

// TRC_MRE_VMBTCM_371
#define TRC_MRE_VMBTCM_371_size ""
#define TRC_MRE_VMBTCM_371 TRC_MRE_VMBTCM_371__enum,TRC_MRE_VMBTCM_371_size

// TRC_MRE_VMBTCM_378
#define TRC_MRE_VMBTCM_378_size "d"
#define TRC_MRE_VMBTCM_378 TRC_MRE_VMBTCM_378__enum,TRC_MRE_VMBTCM_378_size

// TRC_MRE_VMBTCM_384
#define TRC_MRE_VMBTCM_384_size ""
#define TRC_MRE_VMBTCM_384 TRC_MRE_VMBTCM_384__enum,TRC_MRE_VMBTCM_384_size

// TRC_MRE_VMBTCM_394
#define TRC_MRE_VMBTCM_394_size ""
#define TRC_MRE_VMBTCM_394 TRC_MRE_VMBTCM_394__enum,TRC_MRE_VMBTCM_394_size

// TRC_MRE_VMBTCM_400
#define TRC_MRE_VMBTCM_400_size ""
#define TRC_MRE_VMBTCM_400 TRC_MRE_VMBTCM_400__enum,TRC_MRE_VMBTCM_400_size

// TRC_MRE_VMBTCM_406
#define TRC_MRE_VMBTCM_406_size ""
#define TRC_MRE_VMBTCM_406 TRC_MRE_VMBTCM_406__enum,TRC_MRE_VMBTCM_406_size

// TRC_MRE_VMBTCM_416
#define TRC_MRE_VMBTCM_416_size ""
#define TRC_MRE_VMBTCM_416 TRC_MRE_VMBTCM_416__enum,TRC_MRE_VMBTCM_416_size

// TRC_MRE_VMBTCM_424
#define TRC_MRE_VMBTCM_424_size ""
#define TRC_MRE_VMBTCM_424 TRC_MRE_VMBTCM_424__enum,TRC_MRE_VMBTCM_424_size

// TRC_MRE_VMBTCM_428
#define TRC_MRE_VMBTCM_428_size ""
#define TRC_MRE_VMBTCM_428 TRC_MRE_VMBTCM_428__enum,TRC_MRE_VMBTCM_428_size

// TRC_MRE_VMBTCM_433
#define TRC_MRE_VMBTCM_433_size ""
#define TRC_MRE_VMBTCM_433 TRC_MRE_VMBTCM_433__enum,TRC_MRE_VMBTCM_433_size

// TRC_MRE_VMBTCM_437
#define TRC_MRE_VMBTCM_437_size ""
#define TRC_MRE_VMBTCM_437 TRC_MRE_VMBTCM_437__enum,TRC_MRE_VMBTCM_437_size

// TRC_MRE_VMBTCM_442
#define TRC_MRE_VMBTCM_442_size ""
#define TRC_MRE_VMBTCM_442 TRC_MRE_VMBTCM_442__enum,TRC_MRE_VMBTCM_442_size

// TRC_MRE_VMBTCM_447
#define TRC_MRE_VMBTCM_447_size ""
#define TRC_MRE_VMBTCM_447 TRC_MRE_VMBTCM_447__enum,TRC_MRE_VMBTCM_447_size

// TRC_MRE_VMBTCM_452
#define TRC_MRE_VMBTCM_452_size ""
#define TRC_MRE_VMBTCM_452 TRC_MRE_VMBTCM_452__enum,TRC_MRE_VMBTCM_452_size

// TRC_MRE_VMBTCM_456
#define TRC_MRE_VMBTCM_456_size ""
#define TRC_MRE_VMBTCM_456 TRC_MRE_VMBTCM_456__enum,TRC_MRE_VMBTCM_456_size

// TRC_MRE_VMBTCM_461
#define TRC_MRE_VMBTCM_461_size ""
#define TRC_MRE_VMBTCM_461 TRC_MRE_VMBTCM_461__enum,TRC_MRE_VMBTCM_461_size

// TRC_MRE_VMBTCM_465
#define TRC_MRE_VMBTCM_465_size ""
#define TRC_MRE_VMBTCM_465 TRC_MRE_VMBTCM_465__enum,TRC_MRE_VMBTCM_465_size

// TRC_MRE_VMBTCM_470
#define TRC_MRE_VMBTCM_470_size ""
#define TRC_MRE_VMBTCM_470 TRC_MRE_VMBTCM_470__enum,TRC_MRE_VMBTCM_470_size

// TRC_MRE_VMBTCM_477
#define TRC_MRE_VMBTCM_477_size ""
#define TRC_MRE_VMBTCM_477 TRC_MRE_VMBTCM_477__enum,TRC_MRE_VMBTCM_477_size

// TRC_MRE_VMBTCM_484
#define TRC_MRE_VMBTCM_484_size ""
#define TRC_MRE_VMBTCM_484 TRC_MRE_VMBTCM_484__enum,TRC_MRE_VMBTCM_484_size

// TRC_MRE_VMBTCM_489
#define TRC_MRE_VMBTCM_489_size ""
#define TRC_MRE_VMBTCM_489 TRC_MRE_VMBTCM_489__enum,TRC_MRE_VMBTCM_489_size

// TRC_MRE_VMBTCM_493
#define TRC_MRE_VMBTCM_493_size ""
#define TRC_MRE_VMBTCM_493 TRC_MRE_VMBTCM_493__enum,TRC_MRE_VMBTCM_493_size

// TRC_MRE_VMBTCM_498
#define TRC_MRE_VMBTCM_498_size ""
#define TRC_MRE_VMBTCM_498 TRC_MRE_VMBTCM_498__enum,TRC_MRE_VMBTCM_498_size

// TRC_MRE_VMBTCM_501
#define TRC_MRE_VMBTCM_501_size ""
#define TRC_MRE_VMBTCM_501 TRC_MRE_VMBTCM_501__enum,TRC_MRE_VMBTCM_501_size

// TRC_MRE_VMBTCM_507
#define TRC_MRE_VMBTCM_507_size ""
#define TRC_MRE_VMBTCM_507 TRC_MRE_VMBTCM_507__enum,TRC_MRE_VMBTCM_507_size

// TRC_MRE_VMBTCM_513
#define TRC_MRE_VMBTCM_513_size ""
#define TRC_MRE_VMBTCM_513 TRC_MRE_VMBTCM_513__enum,TRC_MRE_VMBTCM_513_size

// TRC_MRE_VMBTCM_517
#define TRC_MRE_VMBTCM_517_size ""
#define TRC_MRE_VMBTCM_517 TRC_MRE_VMBTCM_517__enum,TRC_MRE_VMBTCM_517_size

// TRC_MRE_VMBTCM_524
#define TRC_MRE_VMBTCM_524_size ""
#define TRC_MRE_VMBTCM_524 TRC_MRE_VMBTCM_524__enum,TRC_MRE_VMBTCM_524_size

// TRC_MRE_VMBTCM_530
#define TRC_MRE_VMBTCM_530_size ""
#define TRC_MRE_VMBTCM_530 TRC_MRE_VMBTCM_530__enum,TRC_MRE_VMBTCM_530_size

// TRC_MRE_VMBTCM_537
#define TRC_MRE_VMBTCM_537_size ""
#define TRC_MRE_VMBTCM_537 TRC_MRE_VMBTCM_537__enum,TRC_MRE_VMBTCM_537_size

// TRC_MRE_VMBTCM_539
#define TRC_MRE_VMBTCM_539_size ""
#define TRC_MRE_VMBTCM_539 TRC_MRE_VMBTCM_539__enum,TRC_MRE_VMBTCM_539_size

// TRC_MRE_VMBTCM_546
#define TRC_MRE_VMBTCM_546_size ""
#define TRC_MRE_VMBTCM_546 TRC_MRE_VMBTCM_546__enum,TRC_MRE_VMBTCM_546_size

// TRC_MRE_VMBTCM_549
#define TRC_MRE_VMBTCM_549_size ""
#define TRC_MRE_VMBTCM_549 TRC_MRE_VMBTCM_549__enum,TRC_MRE_VMBTCM_549_size

// TRC_MRE_VMBTCM_556
#define TRC_MRE_VMBTCM_556_size ""
#define TRC_MRE_VMBTCM_556 TRC_MRE_VMBTCM_556__enum,TRC_MRE_VMBTCM_556_size

// TRC_MRE_VMBTCM_569
#define TRC_MRE_VMBTCM_569_size ""
#define TRC_MRE_VMBTCM_569 TRC_MRE_VMBTCM_569__enum,TRC_MRE_VMBTCM_569_size

// TRC_MRE_VMBTCM_579
#define TRC_MRE_VMBTCM_579_size ""
#define TRC_MRE_VMBTCM_579 TRC_MRE_VMBTCM_579__enum,TRC_MRE_VMBTCM_579_size

// TRC_MRE_VMBTSPP_121
#define TRC_MRE_VMBTSPP_121_size ""
#define TRC_MRE_VMBTSPP_121 TRC_MRE_VMBTSPP_121__enum,TRC_MRE_VMBTSPP_121_size

// TRC_MRE_VMBTSPP_132
#define TRC_MRE_VMBTSPP_132_size ""
#define TRC_MRE_VMBTSPP_132 TRC_MRE_VMBTSPP_132__enum,TRC_MRE_VMBTSPP_132_size

// TRC_MRE_VMBTSPP_136
#define TRC_MRE_VMBTSPP_136_size ""
#define TRC_MRE_VMBTSPP_136 TRC_MRE_VMBTSPP_136__enum,TRC_MRE_VMBTSPP_136_size

// TRC_MRE_VMBTSPP_143
#define TRC_MRE_VMBTSPP_143_size ""
#define TRC_MRE_VMBTSPP_143 TRC_MRE_VMBTSPP_143__enum,TRC_MRE_VMBTSPP_143_size

// TRC_MRE_VMBTSPP_149
#define TRC_MRE_VMBTSPP_149_size ""
#define TRC_MRE_VMBTSPP_149 TRC_MRE_VMBTSPP_149__enum,TRC_MRE_VMBTSPP_149_size

// TRC_MRE_VMBTSPP_157
#define TRC_MRE_VMBTSPP_157_size ""
#define TRC_MRE_VMBTSPP_157 TRC_MRE_VMBTSPP_157__enum,TRC_MRE_VMBTSPP_157_size

// TRC_MRE_VMBTSPP_168
#define TRC_MRE_VMBTSPP_168_size ""
#define TRC_MRE_VMBTSPP_168 TRC_MRE_VMBTSPP_168__enum,TRC_MRE_VMBTSPP_168_size

// TRC_MRE_VMBTSPP_177
#define TRC_MRE_VMBTSPP_177_size ""
#define TRC_MRE_VMBTSPP_177 TRC_MRE_VMBTSPP_177__enum,TRC_MRE_VMBTSPP_177_size

// TRC_MRE_VMBTSPP_181
#define TRC_MRE_VMBTSPP_181_size ""
#define TRC_MRE_VMBTSPP_181 TRC_MRE_VMBTSPP_181__enum,TRC_MRE_VMBTSPP_181_size

// TRC_MRE_VMBTSPP_188
#define TRC_MRE_VMBTSPP_188_size ""
#define TRC_MRE_VMBTSPP_188 TRC_MRE_VMBTSPP_188__enum,TRC_MRE_VMBTSPP_188_size

// TRC_MRE_VMBTSPP_210
#define TRC_MRE_VMBTSPP_210_size "d"
#define TRC_MRE_VMBTSPP_210 TRC_MRE_VMBTSPP_210__enum,TRC_MRE_VMBTSPP_210_size

// TRC_MRE_VMBTSPP_221
#define TRC_MRE_VMBTSPP_221_size ""
#define TRC_MRE_VMBTSPP_221 TRC_MRE_VMBTSPP_221__enum,TRC_MRE_VMBTSPP_221_size

// TRC_MRE_VMBTSPP_224
#define TRC_MRE_VMBTSPP_224_size "d"
#define TRC_MRE_VMBTSPP_224 TRC_MRE_VMBTSPP_224__enum,TRC_MRE_VMBTSPP_224_size

// TRC_MRE_VMBTSPP_227
#define TRC_MRE_VMBTSPP_227_size ""
#define TRC_MRE_VMBTSPP_227 TRC_MRE_VMBTSPP_227__enum,TRC_MRE_VMBTSPP_227_size

// TRC_MRE_VMBTSPP_339
#define TRC_MRE_VMBTSPP_339_size "d"
#define TRC_MRE_VMBTSPP_339 TRC_MRE_VMBTSPP_339__enum,TRC_MRE_VMBTSPP_339_size

// TRC_MRE_VMBTSPP_343
#define TRC_MRE_VMBTSPP_343_size ""
#define TRC_MRE_VMBTSPP_343 TRC_MRE_VMBTSPP_343__enum,TRC_MRE_VMBTSPP_343_size

// TRC_MRE_VMBTSPP_351
#define TRC_MRE_VMBTSPP_351_size "d"
#define TRC_MRE_VMBTSPP_351 TRC_MRE_VMBTSPP_351__enum,TRC_MRE_VMBTSPP_351_size

// TRC_MRE_VMBTSPP_356
#define TRC_MRE_VMBTSPP_356_size ""
#define TRC_MRE_VMBTSPP_356 TRC_MRE_VMBTSPP_356__enum,TRC_MRE_VMBTSPP_356_size

// TRC_MRE_VMBTSPP_363
#define TRC_MRE_VMBTSPP_363_size ""
#define TRC_MRE_VMBTSPP_363 TRC_MRE_VMBTSPP_363__enum,TRC_MRE_VMBTSPP_363_size

// TRC_MRE_VMBTSPP_369
#define TRC_MRE_VMBTSPP_369_size ""
#define TRC_MRE_VMBTSPP_369 TRC_MRE_VMBTSPP_369__enum,TRC_MRE_VMBTSPP_369_size

// TRC_MRE_VMBTSPP_375
#define TRC_MRE_VMBTSPP_375_size ""
#define TRC_MRE_VMBTSPP_375 TRC_MRE_VMBTSPP_375__enum,TRC_MRE_VMBTSPP_375_size

// TRC_MRE_VMBTSPP_385
#define TRC_MRE_VMBTSPP_385_size "ddddd"
#define TRC_MRE_VMBTSPP_385 TRC_MRE_VMBTSPP_385__enum,TRC_MRE_VMBTSPP_385_size

// TRC_MRE_VMBTSPP_390
#define TRC_MRE_VMBTSPP_390_size ""
#define TRC_MRE_VMBTSPP_390 TRC_MRE_VMBTSPP_390__enum,TRC_MRE_VMBTSPP_390_size

// TRC_MRE_VMBTSPP_403
#define TRC_MRE_VMBTSPP_403_size ""
#define TRC_MRE_VMBTSPP_403 TRC_MRE_VMBTSPP_403__enum,TRC_MRE_VMBTSPP_403_size

// TRC_MRE_VMBTSPP_407
#define TRC_MRE_VMBTSPP_407_size ""
#define TRC_MRE_VMBTSPP_407 TRC_MRE_VMBTSPP_407__enum,TRC_MRE_VMBTSPP_407_size

// TRC_MRE_VMBTSPP_415
#define TRC_MRE_VMBTSPP_415_size ""
#define TRC_MRE_VMBTSPP_415 TRC_MRE_VMBTSPP_415__enum,TRC_MRE_VMBTSPP_415_size

// TRC_MRE_VMBTSPP_425
#define TRC_MRE_VMBTSPP_425_size ""
#define TRC_MRE_VMBTSPP_425 TRC_MRE_VMBTSPP_425__enum,TRC_MRE_VMBTSPP_425_size

// TRC_MRE_VMBTSPP_434
#define TRC_MRE_VMBTSPP_434_size ""
#define TRC_MRE_VMBTSPP_434 TRC_MRE_VMBTSPP_434__enum,TRC_MRE_VMBTSPP_434_size

// TRC_MRE_VMBTSPP_446
#define TRC_MRE_VMBTSPP_446_size ""
#define TRC_MRE_VMBTSPP_446 TRC_MRE_VMBTSPP_446__enum,TRC_MRE_VMBTSPP_446_size

// TRC_MRE_VMBTSPP_451
#define TRC_MRE_VMBTSPP_451_size ""
#define TRC_MRE_VMBTSPP_451 TRC_MRE_VMBTSPP_451__enum,TRC_MRE_VMBTSPP_451_size

// TRC_MRE_VMBTSPP_457
#define TRC_MRE_VMBTSPP_457_size ""
#define TRC_MRE_VMBTSPP_457 TRC_MRE_VMBTSPP_457__enum,TRC_MRE_VMBTSPP_457_size

// TRC_MRE_VMBTSPP_467
#define TRC_MRE_VMBTSPP_467_size ""
#define TRC_MRE_VMBTSPP_467 TRC_MRE_VMBTSPP_467__enum,TRC_MRE_VMBTSPP_467_size

// TRC_MRE_VMBTSPP_475
#define TRC_MRE_VMBTSPP_475_size ""
#define TRC_MRE_VMBTSPP_475 TRC_MRE_VMBTSPP_475__enum,TRC_MRE_VMBTSPP_475_size

// TRC_MRE_VMBTSPP_480
#define TRC_MRE_VMBTSPP_480_size ""
#define TRC_MRE_VMBTSPP_480 TRC_MRE_VMBTSPP_480__enum,TRC_MRE_VMBTSPP_480_size

// TRC_MRE_VMBTSPP_486
#define TRC_MRE_VMBTSPP_486_size ""
#define TRC_MRE_VMBTSPP_486 TRC_MRE_VMBTSPP_486__enum,TRC_MRE_VMBTSPP_486_size

// TRC_MRE_VMBTSPP_495
#define TRC_MRE_VMBTSPP_495_size ""
#define TRC_MRE_VMBTSPP_495 TRC_MRE_VMBTSPP_495__enum,TRC_MRE_VMBTSPP_495_size

// TRC_MRE_VMBTSPP_499
#define TRC_MRE_VMBTSPP_499_size ""
#define TRC_MRE_VMBTSPP_499 TRC_MRE_VMBTSPP_499__enum,TRC_MRE_VMBTSPP_499_size

// TRC_MRE_VMBTSPP_506
#define TRC_MRE_VMBTSPP_506_size ""
#define TRC_MRE_VMBTSPP_506 TRC_MRE_VMBTSPP_506__enum,TRC_MRE_VMBTSPP_506_size

// TRC_MRE_VMBTSPP_512
#define TRC_MRE_VMBTSPP_512_size ""
#define TRC_MRE_VMBTSPP_512 TRC_MRE_VMBTSPP_512__enum,TRC_MRE_VMBTSPP_512_size

// TRC_MRE_VMBTSPP_520
#define TRC_MRE_VMBTSPP_520_size ""
#define TRC_MRE_VMBTSPP_520 TRC_MRE_VMBTSPP_520__enum,TRC_MRE_VMBTSPP_520_size

// TRC_MRE_VMBTSPP_524
#define TRC_MRE_VMBTSPP_524_size ""
#define TRC_MRE_VMBTSPP_524 TRC_MRE_VMBTSPP_524__enum,TRC_MRE_VMBTSPP_524_size

// TRC_MRE_VMBTSPP_531
#define TRC_MRE_VMBTSPP_531_size ""
#define TRC_MRE_VMBTSPP_531 TRC_MRE_VMBTSPP_531__enum,TRC_MRE_VMBTSPP_531_size

// TRC_MRE_VMBTSPP_537
#define TRC_MRE_VMBTSPP_537_size ""
#define TRC_MRE_VMBTSPP_537 TRC_MRE_VMBTSPP_537__enum,TRC_MRE_VMBTSPP_537_size

// TRC_MRE_VMBTSPP_544
#define TRC_MRE_VMBTSPP_544_size ""
#define TRC_MRE_VMBTSPP_544 TRC_MRE_VMBTSPP_544__enum,TRC_MRE_VMBTSPP_544_size

// TRC_MRE_VMBTSPP_548
#define TRC_MRE_VMBTSPP_548_size ""
#define TRC_MRE_VMBTSPP_548 TRC_MRE_VMBTSPP_548__enum,TRC_MRE_VMBTSPP_548_size

// TRC_MRE_VMBTSPP_555
#define TRC_MRE_VMBTSPP_555_size ""
#define TRC_MRE_VMBTSPP_555 TRC_MRE_VMBTSPP_555__enum,TRC_MRE_VMBTSPP_555_size

// TRC_MRE_VMBTSPP_561
#define TRC_MRE_VMBTSPP_561_size ""
#define TRC_MRE_VMBTSPP_561 TRC_MRE_VMBTSPP_561__enum,TRC_MRE_VMBTSPP_561_size

// TRC_MRE_VMBTSPP_571
#define TRC_MRE_VMBTSPP_571_size ""
#define TRC_MRE_VMBTSPP_571 TRC_MRE_VMBTSPP_571__enum,TRC_MRE_VMBTSPP_571_size

// TRC_MRE_VMBTSPP_577
#define TRC_MRE_VMBTSPP_577_size ""
#define TRC_MRE_VMBTSPP_577 TRC_MRE_VMBTSPP_577__enum,TRC_MRE_VMBTSPP_577_size

// TRC_MRE_VMBTSPP_584
#define TRC_MRE_VMBTSPP_584_size ""
#define TRC_MRE_VMBTSPP_584 TRC_MRE_VMBTSPP_584__enum,TRC_MRE_VMBTSPP_584_size

// TRC_MRE_VMBTSPP_590
#define TRC_MRE_VMBTSPP_590_size ""
#define TRC_MRE_VMBTSPP_590 TRC_MRE_VMBTSPP_590__enum,TRC_MRE_VMBTSPP_590_size

// TRC_MRE_VMBTSPP_600
#define TRC_MRE_VMBTSPP_600_size ""
#define TRC_MRE_VMBTSPP_600 TRC_MRE_VMBTSPP_600__enum,TRC_MRE_VMBTSPP_600_size

// TRC_MRE_VMBTSPP_604
#define TRC_MRE_VMBTSPP_604_size ""
#define TRC_MRE_VMBTSPP_604 TRC_MRE_VMBTSPP_604__enum,TRC_MRE_VMBTSPP_604_size

// TRC_MRE_VMBTSPP_611
#define TRC_MRE_VMBTSPP_611_size ""
#define TRC_MRE_VMBTSPP_611 TRC_MRE_VMBTSPP_611__enum,TRC_MRE_VMBTSPP_611_size

// TRC_MRE_VMBTSPP_617
#define TRC_MRE_VMBTSPP_617_size ""
#define TRC_MRE_VMBTSPP_617 TRC_MRE_VMBTSPP_617__enum,TRC_MRE_VMBTSPP_617_size

// TRC_MRE_VMBTSPP_628
#define TRC_MRE_VMBTSPP_628_size ""
#define TRC_MRE_VMBTSPP_628 TRC_MRE_VMBTSPP_628__enum,TRC_MRE_VMBTSPP_628_size

// TRC_MRE_VMBTSPP_634
#define TRC_MRE_VMBTSPP_634_size ""
#define TRC_MRE_VMBTSPP_634 TRC_MRE_VMBTSPP_634__enum,TRC_MRE_VMBTSPP_634_size

// TRC_MRE_VMBTSPP_642
#define TRC_MRE_VMBTSPP_642_size ""
#define TRC_MRE_VMBTSPP_642 TRC_MRE_VMBTSPP_642__enum,TRC_MRE_VMBTSPP_642_size

// TRC_MRE_VMBTSPP_648
#define TRC_MRE_VMBTSPP_648_size ""
#define TRC_MRE_VMBTSPP_648 TRC_MRE_VMBTSPP_648__enum,TRC_MRE_VMBTSPP_648_size

// TRC_MRE_VMBTSPP_661
#define TRC_MRE_VMBTSPP_661_size ""
#define TRC_MRE_VMBTSPP_661 TRC_MRE_VMBTSPP_661__enum,TRC_MRE_VMBTSPP_661_size

// TRC_MRE_VMBTSPP_665
#define TRC_MRE_VMBTSPP_665_size ""
#define TRC_MRE_VMBTSPP_665 TRC_MRE_VMBTSPP_665__enum,TRC_MRE_VMBTSPP_665_size

// TRC_MRE_VMBTSPP_672
#define TRC_MRE_VMBTSPP_672_size ""
#define TRC_MRE_VMBTSPP_672 TRC_MRE_VMBTSPP_672__enum,TRC_MRE_VMBTSPP_672_size

// TRC_MRE_VMBTSPP_678
#define TRC_MRE_VMBTSPP_678_size ""
#define TRC_MRE_VMBTSPP_678 TRC_MRE_VMBTSPP_678__enum,TRC_MRE_VMBTSPP_678_size

// TRC_MRE_VMBTSPP_687
#define TRC_MRE_VMBTSPP_687_size ""
#define TRC_MRE_VMBTSPP_687 TRC_MRE_VMBTSPP_687__enum,TRC_MRE_VMBTSPP_687_size

// TRC_MRE_VMBTSPP_692
#define TRC_MRE_VMBTSPP_692_size ""
#define TRC_MRE_VMBTSPP_692 TRC_MRE_VMBTSPP_692__enum,TRC_MRE_VMBTSPP_692_size

// TRC_MRE_VMBTSPP_698
#define TRC_MRE_VMBTSPP_698_size ""
#define TRC_MRE_VMBTSPP_698 TRC_MRE_VMBTSPP_698__enum,TRC_MRE_VMBTSPP_698_size

// TRC_MRE_VMBTSPP_716
#define TRC_MRE_VMBTSPP_716_size ""
#define TRC_MRE_VMBTSPP_716 TRC_MRE_VMBTSPP_716__enum,TRC_MRE_VMBTSPP_716_size

// TRC_MRE_VMBTSPP_723
#define TRC_MRE_VMBTSPP_723_size ""
#define TRC_MRE_VMBTSPP_723 TRC_MRE_VMBTSPP_723__enum,TRC_MRE_VMBTSPP_723_size

// TRC_MRE_VMBTSPP_730
#define TRC_MRE_VMBTSPP_730_size ""
#define TRC_MRE_VMBTSPP_730 TRC_MRE_VMBTSPP_730__enum,TRC_MRE_VMBTSPP_730_size

// TRC_MRE_VMBTSPP_738
#define TRC_MRE_VMBTSPP_738_size ""
#define TRC_MRE_VMBTSPP_738 TRC_MRE_VMBTSPP_738__enum,TRC_MRE_VMBTSPP_738_size

// TRC_MRE_VMBTSPP_753
#define TRC_MRE_VMBTSPP_753_size ""
#define TRC_MRE_VMBTSPP_753 TRC_MRE_VMBTSPP_753__enum,TRC_MRE_VMBTSPP_753_size

// TRC_MRE_VMBTSPP_760
#define TRC_MRE_VMBTSPP_760_size ""
#define TRC_MRE_VMBTSPP_760 TRC_MRE_VMBTSPP_760__enum,TRC_MRE_VMBTSPP_760_size

// TRC_MRE_VMBTSPP_767
#define TRC_MRE_VMBTSPP_767_size ""
#define TRC_MRE_VMBTSPP_767 TRC_MRE_VMBTSPP_767__enum,TRC_MRE_VMBTSPP_767_size

// TRC_MRE_VMBTSPP_773
#define TRC_MRE_VMBTSPP_773_size ""
#define TRC_MRE_VMBTSPP_773 TRC_MRE_VMBTSPP_773__enum,TRC_MRE_VMBTSPP_773_size

// TRC_MRE_VMBTSPP_783
#define TRC_MRE_VMBTSPP_783_size ""
#define TRC_MRE_VMBTSPP_783 TRC_MRE_VMBTSPP_783__enum,TRC_MRE_VMBTSPP_783_size

// TRC_MRE_VMBTSPP_S
#define TRC_MRE_VMBTSPP_S_size "dddd"
#define TRC_MRE_VMBTSPP_S TRC_MRE_VMBTSPP_S__enum,TRC_MRE_VMBTSPP_S_size

// TRC_MRE_VMBTSPP_E
#define TRC_MRE_VMBTSPP_E_size "dddd"
#define TRC_MRE_VMBTSPP_E TRC_MRE_VMBTSPP_E__enum,TRC_MRE_VMBTSPP_E_size

// TRC_MRE_VMBTSPP_E1
#define TRC_MRE_VMBTSPP_E1_size "dddd"
#define TRC_MRE_VMBTSPP_E1 TRC_MRE_VMBTSPP_E1__enum,TRC_MRE_VMBTSPP_E1_size

// TRC_MRE_VMBTSPP_E2
#define TRC_MRE_VMBTSPP_E2_size "dddd"
#define TRC_MRE_VMBTSPP_E2 TRC_MRE_VMBTSPP_E2__enum,TRC_MRE_VMBTSPP_E2_size

// TRC_MRE_VMBTSPP_LOG
#define TRC_MRE_VMBTSPP_LOG_size "dddd"
#define TRC_MRE_VMBTSPP_LOG TRC_MRE_VMBTSPP_LOG__enum,TRC_MRE_VMBTSPP_LOG_size

// TRC_MRE_VMCONTACT_213
#define TRC_MRE_VMCONTACT_213_size "d"
#define TRC_MRE_VMCONTACT_213 TRC_MRE_VMCONTACT_213__enum,TRC_MRE_VMCONTACT_213_size

// TRC_MRE_VMCONTACT_227
#define TRC_MRE_VMCONTACT_227_size "d"
#define TRC_MRE_VMCONTACT_227 TRC_MRE_VMCONTACT_227__enum,TRC_MRE_VMCONTACT_227_size

// TRC_MRE_VMCONTACT_262
#define TRC_MRE_VMCONTACT_262_size ""
#define TRC_MRE_VMCONTACT_262 TRC_MRE_VMCONTACT_262__enum,TRC_MRE_VMCONTACT_262_size

// TRC_MRE_VMCONTACT_276
#define TRC_MRE_VMCONTACT_276_size ""
#define TRC_MRE_VMCONTACT_276 TRC_MRE_VMCONTACT_276__enum,TRC_MRE_VMCONTACT_276_size

// TRC_MRE_VMCONTACT_283
#define TRC_MRE_VMCONTACT_283_size ""
#define TRC_MRE_VMCONTACT_283 TRC_MRE_VMCONTACT_283__enum,TRC_MRE_VMCONTACT_283_size

// TRC_MRE_VMCONTACT_290
#define TRC_MRE_VMCONTACT_290_size ""
#define TRC_MRE_VMCONTACT_290 TRC_MRE_VMCONTACT_290__enum,TRC_MRE_VMCONTACT_290_size

// TRC_MRE_VMCONTACT_297
#define TRC_MRE_VMCONTACT_297_size ""
#define TRC_MRE_VMCONTACT_297 TRC_MRE_VMCONTACT_297__enum,TRC_MRE_VMCONTACT_297_size

// TRC_MRE_VMCONTACT_304
#define TRC_MRE_VMCONTACT_304_size ""
#define TRC_MRE_VMCONTACT_304 TRC_MRE_VMCONTACT_304__enum,TRC_MRE_VMCONTACT_304_size

// TRC_MRE_VMCONTACT_308
#define TRC_MRE_VMCONTACT_308_size "d"
#define TRC_MRE_VMCONTACT_308 TRC_MRE_VMCONTACT_308__enum,TRC_MRE_VMCONTACT_308_size

// TRC_MRE_VMCONTACT_314
#define TRC_MRE_VMCONTACT_314_size "d"
#define TRC_MRE_VMCONTACT_314 TRC_MRE_VMCONTACT_314__enum,TRC_MRE_VMCONTACT_314_size

// TRC_MRE_VMCONTACT_330
#define TRC_MRE_VMCONTACT_330_size ""
#define TRC_MRE_VMCONTACT_330 TRC_MRE_VMCONTACT_330__enum,TRC_MRE_VMCONTACT_330_size

// TRC_MRE_VMCONTACT_337
#define TRC_MRE_VMCONTACT_337_size ""
#define TRC_MRE_VMCONTACT_337 TRC_MRE_VMCONTACT_337__enum,TRC_MRE_VMCONTACT_337_size

// TRC_MRE_VMCONTACT_366
#define TRC_MRE_VMCONTACT_366_size "d"
#define TRC_MRE_VMCONTACT_366 TRC_MRE_VMCONTACT_366__enum,TRC_MRE_VMCONTACT_366_size

// TRC_MRE_VMCONTACT_370
#define TRC_MRE_VMCONTACT_370_size ""
#define TRC_MRE_VMCONTACT_370 TRC_MRE_VMCONTACT_370__enum,TRC_MRE_VMCONTACT_370_size

// TRC_MRE_VMCONTACT_375
#define TRC_MRE_VMCONTACT_375_size ""
#define TRC_MRE_VMCONTACT_375 TRC_MRE_VMCONTACT_375__enum,TRC_MRE_VMCONTACT_375_size

// TRC_MRE_VMCONTACT_380
#define TRC_MRE_VMCONTACT_380_size ""
#define TRC_MRE_VMCONTACT_380 TRC_MRE_VMCONTACT_380__enum,TRC_MRE_VMCONTACT_380_size

// TRC_MRE_VMCONTACT_387
#define TRC_MRE_VMCONTACT_387_size ""
#define TRC_MRE_VMCONTACT_387 TRC_MRE_VMCONTACT_387__enum,TRC_MRE_VMCONTACT_387_size

// TRC_MRE_VMCONTACT_390
#define TRC_MRE_VMCONTACT_390_size "d"
#define TRC_MRE_VMCONTACT_390 TRC_MRE_VMCONTACT_390__enum,TRC_MRE_VMCONTACT_390_size

// TRC_MRE_VMCONTACT_396
#define TRC_MRE_VMCONTACT_396_size "d"
#define TRC_MRE_VMCONTACT_396 TRC_MRE_VMCONTACT_396__enum,TRC_MRE_VMCONTACT_396_size

// TRC_MRE_VMCONTACT_403
#define TRC_MRE_VMCONTACT_403_size "d"
#define TRC_MRE_VMCONTACT_403 TRC_MRE_VMCONTACT_403__enum,TRC_MRE_VMCONTACT_403_size

// TRC_MRE_VMCONTACT_404
#define TRC_MRE_VMCONTACT_404_size "d"
#define TRC_MRE_VMCONTACT_404 TRC_MRE_VMCONTACT_404__enum,TRC_MRE_VMCONTACT_404_size

// TRC_MRE_VMCONTACT_409
#define TRC_MRE_VMCONTACT_409_size "d"
#define TRC_MRE_VMCONTACT_409 TRC_MRE_VMCONTACT_409__enum,TRC_MRE_VMCONTACT_409_size

// TRC_MRE_VMCONTACT_411
#define TRC_MRE_VMCONTACT_411_size ""
#define TRC_MRE_VMCONTACT_411 TRC_MRE_VMCONTACT_411__enum,TRC_MRE_VMCONTACT_411_size

// TRC_MRE_VMCONTACT_420
#define TRC_MRE_VMCONTACT_420_size "d"
#define TRC_MRE_VMCONTACT_420 TRC_MRE_VMCONTACT_420__enum,TRC_MRE_VMCONTACT_420_size

// TRC_MRE_VMCONTACT_422
#define TRC_MRE_VMCONTACT_422_size ""
#define TRC_MRE_VMCONTACT_422 TRC_MRE_VMCONTACT_422__enum,TRC_MRE_VMCONTACT_422_size

// TRC_MRE_VMCONTACT_431
#define TRC_MRE_VMCONTACT_431_size "d"
#define TRC_MRE_VMCONTACT_431 TRC_MRE_VMCONTACT_431__enum,TRC_MRE_VMCONTACT_431_size

// TRC_MRE_VMCONTACT_433
#define TRC_MRE_VMCONTACT_433_size ""
#define TRC_MRE_VMCONTACT_433 TRC_MRE_VMCONTACT_433__enum,TRC_MRE_VMCONTACT_433_size

// TRC_MRE_VMCONTACT_442
#define TRC_MRE_VMCONTACT_442_size "d"
#define TRC_MRE_VMCONTACT_442 TRC_MRE_VMCONTACT_442__enum,TRC_MRE_VMCONTACT_442_size

// TRC_MRE_VMCONTACT_444
#define TRC_MRE_VMCONTACT_444_size ""
#define TRC_MRE_VMCONTACT_444 TRC_MRE_VMCONTACT_444__enum,TRC_MRE_VMCONTACT_444_size

// TRC_MRE_VMCONTACT_453
#define TRC_MRE_VMCONTACT_453_size "d"
#define TRC_MRE_VMCONTACT_453 TRC_MRE_VMCONTACT_453__enum,TRC_MRE_VMCONTACT_453_size

// TRC_MRE_VMCONTACT_455
#define TRC_MRE_VMCONTACT_455_size ""
#define TRC_MRE_VMCONTACT_455 TRC_MRE_VMCONTACT_455__enum,TRC_MRE_VMCONTACT_455_size

// TRC_MRE_VMCONTACT_460
#define TRC_MRE_VMCONTACT_460_size "d"
#define TRC_MRE_VMCONTACT_460 TRC_MRE_VMCONTACT_460__enum,TRC_MRE_VMCONTACT_460_size

// TRC_MRE_VMCONTACT_464
#define TRC_MRE_VMCONTACT_464_size ""
#define TRC_MRE_VMCONTACT_464 TRC_MRE_VMCONTACT_464__enum,TRC_MRE_VMCONTACT_464_size

// TRC_MRE_VMCONTACT_490
#define TRC_MRE_VMCONTACT_490_size "d"
#define TRC_MRE_VMCONTACT_490 TRC_MRE_VMCONTACT_490__enum,TRC_MRE_VMCONTACT_490_size

// TRC_MRE_VMCONTACT_558
#define TRC_MRE_VMCONTACT_558_size "dd"
#define TRC_MRE_VMCONTACT_558 TRC_MRE_VMCONTACT_558__enum,TRC_MRE_VMCONTACT_558_size

// TRC_MRE_VMCONTACT_562
#define TRC_MRE_VMCONTACT_562_size ""
#define TRC_MRE_VMCONTACT_562 TRC_MRE_VMCONTACT_562__enum,TRC_MRE_VMCONTACT_562_size

// TRC_MRE_VMCONTACT_571
#define TRC_MRE_VMCONTACT_571_size "dd"
#define TRC_MRE_VMCONTACT_571 TRC_MRE_VMCONTACT_571__enum,TRC_MRE_VMCONTACT_571_size

// TRC_MRE_VMCONTACT_577
#define TRC_MRE_VMCONTACT_577_size "d"
#define TRC_MRE_VMCONTACT_577 TRC_MRE_VMCONTACT_577__enum,TRC_MRE_VMCONTACT_577_size

// TRC_MRE_VMCONTACT_587
#define TRC_MRE_VMCONTACT_587_size ""
#define TRC_MRE_VMCONTACT_587 TRC_MRE_VMCONTACT_587__enum,TRC_MRE_VMCONTACT_587_size

// TRC_MRE_VMCONTACT_595
#define TRC_MRE_VMCONTACT_595_size ""
#define TRC_MRE_VMCONTACT_595 TRC_MRE_VMCONTACT_595__enum,TRC_MRE_VMCONTACT_595_size

// TRC_MRE_VMCONTACT_605
#define TRC_MRE_VMCONTACT_605_size ""
#define TRC_MRE_VMCONTACT_605 TRC_MRE_VMCONTACT_605__enum,TRC_MRE_VMCONTACT_605_size

// TRC_MRE_VMCONTACT_614
#define TRC_MRE_VMCONTACT_614_size ""
#define TRC_MRE_VMCONTACT_614 TRC_MRE_VMCONTACT_614__enum,TRC_MRE_VMCONTACT_614_size

// TRC_MRE_VMCONTACT_623
#define TRC_MRE_VMCONTACT_623_size ""
#define TRC_MRE_VMCONTACT_623 TRC_MRE_VMCONTACT_623__enum,TRC_MRE_VMCONTACT_623_size

// TRC_MRE_VMCONTACT_628
#define TRC_MRE_VMCONTACT_628_size "d"
#define TRC_MRE_VMCONTACT_628 TRC_MRE_VMCONTACT_628__enum,TRC_MRE_VMCONTACT_628_size

// TRC_MRE_VMCONTACT_636
#define TRC_MRE_VMCONTACT_636_size ""
#define TRC_MRE_VMCONTACT_636 TRC_MRE_VMCONTACT_636__enum,TRC_MRE_VMCONTACT_636_size

// TRC_MRE_VMCONTACT_641
#define TRC_MRE_VMCONTACT_641_size ""
#define TRC_MRE_VMCONTACT_641 TRC_MRE_VMCONTACT_641__enum,TRC_MRE_VMCONTACT_641_size

// TRC_MRE_VMCONTACT_644
#define TRC_MRE_VMCONTACT_644_size "d"
#define TRC_MRE_VMCONTACT_644 TRC_MRE_VMCONTACT_644__enum,TRC_MRE_VMCONTACT_644_size

// TRC_MRE_VMCONTACT_653
#define TRC_MRE_VMCONTACT_653_size "d"
#define TRC_MRE_VMCONTACT_653 TRC_MRE_VMCONTACT_653__enum,TRC_MRE_VMCONTACT_653_size

// TRC_MRE_VMCONTACT_662
#define TRC_MRE_VMCONTACT_662_size ""
#define TRC_MRE_VMCONTACT_662 TRC_MRE_VMCONTACT_662__enum,TRC_MRE_VMCONTACT_662_size

// TRC_MRE_VMCONTACT_671
#define TRC_MRE_VMCONTACT_671_size ""
#define TRC_MRE_VMCONTACT_671 TRC_MRE_VMCONTACT_671__enum,TRC_MRE_VMCONTACT_671_size

// TRC_MRE_VMCONTACT_688
#define TRC_MRE_VMCONTACT_688_size ""
#define TRC_MRE_VMCONTACT_688 TRC_MRE_VMCONTACT_688__enum,TRC_MRE_VMCONTACT_688_size

// TRC_MRE_VMCONTACT_694
#define TRC_MRE_VMCONTACT_694_size ""
#define TRC_MRE_VMCONTACT_694 TRC_MRE_VMCONTACT_694__enum,TRC_MRE_VMCONTACT_694_size

// TRC_MRE_VMCONTACT_700
#define TRC_MRE_VMCONTACT_700_size ""
#define TRC_MRE_VMCONTACT_700 TRC_MRE_VMCONTACT_700__enum,TRC_MRE_VMCONTACT_700_size

// TRC_MRE_VMCONTACT_706
#define TRC_MRE_VMCONTACT_706_size ""
#define TRC_MRE_VMCONTACT_706 TRC_MRE_VMCONTACT_706__enum,TRC_MRE_VMCONTACT_706_size

// TRC_MRE_VMCONTACT_717
#define TRC_MRE_VMCONTACT_717_size ""
#define TRC_MRE_VMCONTACT_717 TRC_MRE_VMCONTACT_717__enum,TRC_MRE_VMCONTACT_717_size

// TRC_MRE_VMCONTACT_724
#define TRC_MRE_VMCONTACT_724_size ""
#define TRC_MRE_VMCONTACT_724 TRC_MRE_VMCONTACT_724__enum,TRC_MRE_VMCONTACT_724_size

// TRC_MRE_VMCONTACT_731
#define TRC_MRE_VMCONTACT_731_size ""
#define TRC_MRE_VMCONTACT_731 TRC_MRE_VMCONTACT_731__enum,TRC_MRE_VMCONTACT_731_size

// TRC_MRE_VMCONTACT_745
#define TRC_MRE_VMCONTACT_745_size ""
#define TRC_MRE_VMCONTACT_745 TRC_MRE_VMCONTACT_745__enum,TRC_MRE_VMCONTACT_745_size

// TRC_MRE_VMCONTACT_753
#define TRC_MRE_VMCONTACT_753_size ""
#define TRC_MRE_VMCONTACT_753 TRC_MRE_VMCONTACT_753__enum,TRC_MRE_VMCONTACT_753_size

// TRC_MRE_VMCONTACT_758
#define TRC_MRE_VMCONTACT_758_size "d"
#define TRC_MRE_VMCONTACT_758 TRC_MRE_VMCONTACT_758__enum,TRC_MRE_VMCONTACT_758_size

// TRC_MRE_VMCONTACT_776
#define TRC_MRE_VMCONTACT_776_size ""
#define TRC_MRE_VMCONTACT_776 TRC_MRE_VMCONTACT_776__enum,TRC_MRE_VMCONTACT_776_size

// TRC_MRE_VMCONTACT_782
#define TRC_MRE_VMCONTACT_782_size ""
#define TRC_MRE_VMCONTACT_782 TRC_MRE_VMCONTACT_782__enum,TRC_MRE_VMCONTACT_782_size

// TRC_MRE_VMCONTACT_788
#define TRC_MRE_VMCONTACT_788_size ""
#define TRC_MRE_VMCONTACT_788 TRC_MRE_VMCONTACT_788__enum,TRC_MRE_VMCONTACT_788_size

// TRC_MRE_VMCONTACT_799
#define TRC_MRE_VMCONTACT_799_size ""
#define TRC_MRE_VMCONTACT_799 TRC_MRE_VMCONTACT_799__enum,TRC_MRE_VMCONTACT_799_size

// TRC_MRE_VMCONTACT_806
#define TRC_MRE_VMCONTACT_806_size ""
#define TRC_MRE_VMCONTACT_806 TRC_MRE_VMCONTACT_806__enum,TRC_MRE_VMCONTACT_806_size

// TRC_MRE_VMCONTACT_813
#define TRC_MRE_VMCONTACT_813_size ""
#define TRC_MRE_VMCONTACT_813 TRC_MRE_VMCONTACT_813__enum,TRC_MRE_VMCONTACT_813_size

// TRC_MRE_VMCONTACT_827
#define TRC_MRE_VMCONTACT_827_size ""
#define TRC_MRE_VMCONTACT_827 TRC_MRE_VMCONTACT_827__enum,TRC_MRE_VMCONTACT_827_size

// TRC_MRE_VMCONTACT_836
#define TRC_MRE_VMCONTACT_836_size ""
#define TRC_MRE_VMCONTACT_836 TRC_MRE_VMCONTACT_836__enum,TRC_MRE_VMCONTACT_836_size

// TRC_MRE_VMCONTACT_841
#define TRC_MRE_VMCONTACT_841_size "d"
#define TRC_MRE_VMCONTACT_841 TRC_MRE_VMCONTACT_841__enum,TRC_MRE_VMCONTACT_841_size

// TRC_MRE_VMCONTACT_858
#define TRC_MRE_VMCONTACT_858_size ""
#define TRC_MRE_VMCONTACT_858 TRC_MRE_VMCONTACT_858__enum,TRC_MRE_VMCONTACT_858_size

// TRC_MRE_VMCONTACT_865
#define TRC_MRE_VMCONTACT_865_size ""
#define TRC_MRE_VMCONTACT_865 TRC_MRE_VMCONTACT_865__enum,TRC_MRE_VMCONTACT_865_size

// TRC_MRE_VMCONTACT_871
#define TRC_MRE_VMCONTACT_871_size ""
#define TRC_MRE_VMCONTACT_871 TRC_MRE_VMCONTACT_871__enum,TRC_MRE_VMCONTACT_871_size

// TRC_MRE_VMCONTACT_877
#define TRC_MRE_VMCONTACT_877_size ""
#define TRC_MRE_VMCONTACT_877 TRC_MRE_VMCONTACT_877__enum,TRC_MRE_VMCONTACT_877_size

// TRC_MRE_VMCONTACT_888
#define TRC_MRE_VMCONTACT_888_size ""
#define TRC_MRE_VMCONTACT_888 TRC_MRE_VMCONTACT_888__enum,TRC_MRE_VMCONTACT_888_size

// TRC_MRE_VMCONTACT_896
#define TRC_MRE_VMCONTACT_896_size ""
#define TRC_MRE_VMCONTACT_896 TRC_MRE_VMCONTACT_896__enum,TRC_MRE_VMCONTACT_896_size

// TRC_MRE_VMCONTACT_903
#define TRC_MRE_VMCONTACT_903_size ""
#define TRC_MRE_VMCONTACT_903 TRC_MRE_VMCONTACT_903__enum,TRC_MRE_VMCONTACT_903_size

// TRC_MRE_VMCONTACT_918
#define TRC_MRE_VMCONTACT_918_size ""
#define TRC_MRE_VMCONTACT_918 TRC_MRE_VMCONTACT_918__enum,TRC_MRE_VMCONTACT_918_size

// TRC_MRE_VMCONTACT_926
#define TRC_MRE_VMCONTACT_926_size ""
#define TRC_MRE_VMCONTACT_926 TRC_MRE_VMCONTACT_926__enum,TRC_MRE_VMCONTACT_926_size

// TRC_MRE_VMCONTACT_931
#define TRC_MRE_VMCONTACT_931_size "d"
#define TRC_MRE_VMCONTACT_931 TRC_MRE_VMCONTACT_931__enum,TRC_MRE_VMCONTACT_931_size

// TRC_MRE_VMCONTACT_949
#define TRC_MRE_VMCONTACT_949_size ""
#define TRC_MRE_VMCONTACT_949 TRC_MRE_VMCONTACT_949__enum,TRC_MRE_VMCONTACT_949_size

// TRC_MRE_VMCONTACT_960
#define TRC_MRE_VMCONTACT_960_size ""
#define TRC_MRE_VMCONTACT_960 TRC_MRE_VMCONTACT_960__enum,TRC_MRE_VMCONTACT_960_size

// TRC_MRE_VMCONTACT_967
#define TRC_MRE_VMCONTACT_967_size ""
#define TRC_MRE_VMCONTACT_967 TRC_MRE_VMCONTACT_967__enum,TRC_MRE_VMCONTACT_967_size

// TRC_MRE_VMCONTACT_974
#define TRC_MRE_VMCONTACT_974_size ""
#define TRC_MRE_VMCONTACT_974 TRC_MRE_VMCONTACT_974__enum,TRC_MRE_VMCONTACT_974_size

// TRC_MRE_VMCONTACT_990
#define TRC_MRE_VMCONTACT_990_size ""
#define TRC_MRE_VMCONTACT_990 TRC_MRE_VMCONTACT_990__enum,TRC_MRE_VMCONTACT_990_size

// TRC_MRE_VMCONTACT_998
#define TRC_MRE_VMCONTACT_998_size ""
#define TRC_MRE_VMCONTACT_998 TRC_MRE_VMCONTACT_998__enum,TRC_MRE_VMCONTACT_998_size

// TRC_MRE_VMCONTACT_1003
#define TRC_MRE_VMCONTACT_1003_size "d"
#define TRC_MRE_VMCONTACT_1003 TRC_MRE_VMCONTACT_1003__enum,TRC_MRE_VMCONTACT_1003_size

// TRC_MRE_VMCONTACT_1019
#define TRC_MRE_VMCONTACT_1019_size ""
#define TRC_MRE_VMCONTACT_1019 TRC_MRE_VMCONTACT_1019__enum,TRC_MRE_VMCONTACT_1019_size

// TRC_MRE_VMCONTACT_1025
#define TRC_MRE_VMCONTACT_1025_size ""
#define TRC_MRE_VMCONTACT_1025 TRC_MRE_VMCONTACT_1025__enum,TRC_MRE_VMCONTACT_1025_size

// TRC_MRE_VMCONTACT_1031
#define TRC_MRE_VMCONTACT_1031_size ""
#define TRC_MRE_VMCONTACT_1031 TRC_MRE_VMCONTACT_1031__enum,TRC_MRE_VMCONTACT_1031_size

// TRC_MRE_VMCONTACT_1042
#define TRC_MRE_VMCONTACT_1042_size ""
#define TRC_MRE_VMCONTACT_1042 TRC_MRE_VMCONTACT_1042__enum,TRC_MRE_VMCONTACT_1042_size

// TRC_MRE_VMCONTACT_1049
#define TRC_MRE_VMCONTACT_1049_size ""
#define TRC_MRE_VMCONTACT_1049 TRC_MRE_VMCONTACT_1049__enum,TRC_MRE_VMCONTACT_1049_size

// TRC_MRE_VMCONTACT_1056
#define TRC_MRE_VMCONTACT_1056_size ""
#define TRC_MRE_VMCONTACT_1056 TRC_MRE_VMCONTACT_1056__enum,TRC_MRE_VMCONTACT_1056_size

// TRC_MRE_VMCONTACT_1071
#define TRC_MRE_VMCONTACT_1071_size ""
#define TRC_MRE_VMCONTACT_1071 TRC_MRE_VMCONTACT_1071__enum,TRC_MRE_VMCONTACT_1071_size

// TRC_MRE_VMCONTACT_1079
#define TRC_MRE_VMCONTACT_1079_size ""
#define TRC_MRE_VMCONTACT_1079 TRC_MRE_VMCONTACT_1079__enum,TRC_MRE_VMCONTACT_1079_size

// TRC_MRE_VMCONTACT_1084
#define TRC_MRE_VMCONTACT_1084_size "d"
#define TRC_MRE_VMCONTACT_1084 TRC_MRE_VMCONTACT_1084__enum,TRC_MRE_VMCONTACT_1084_size

// TRC_MRE_VMCONTACT_1097
#define TRC_MRE_VMCONTACT_1097_size ""
#define TRC_MRE_VMCONTACT_1097 TRC_MRE_VMCONTACT_1097__enum,TRC_MRE_VMCONTACT_1097_size

// TRC_MRE_VMCONTACT_1103
#define TRC_MRE_VMCONTACT_1103_size ""
#define TRC_MRE_VMCONTACT_1103 TRC_MRE_VMCONTACT_1103__enum,TRC_MRE_VMCONTACT_1103_size

// TRC_MRE_VMCONTACT_1116
#define TRC_MRE_VMCONTACT_1116_size ""
#define TRC_MRE_VMCONTACT_1116 TRC_MRE_VMCONTACT_1116__enum,TRC_MRE_VMCONTACT_1116_size

// TRC_MRE_VMCONTACT_1122
#define TRC_MRE_VMCONTACT_1122_size ""
#define TRC_MRE_VMCONTACT_1122 TRC_MRE_VMCONTACT_1122__enum,TRC_MRE_VMCONTACT_1122_size

// TRC_MRE_VMCONTACT_1128
#define TRC_MRE_VMCONTACT_1128_size ""
#define TRC_MRE_VMCONTACT_1128 TRC_MRE_VMCONTACT_1128__enum,TRC_MRE_VMCONTACT_1128_size

// TRC_MRE_VMCONTACT_1134
#define TRC_MRE_VMCONTACT_1134_size ""
#define TRC_MRE_VMCONTACT_1134 TRC_MRE_VMCONTACT_1134__enum,TRC_MRE_VMCONTACT_1134_size

// TRC_MRE_VMCONTACT_1148
#define TRC_MRE_VMCONTACT_1148_size ""
#define TRC_MRE_VMCONTACT_1148 TRC_MRE_VMCONTACT_1148__enum,TRC_MRE_VMCONTACT_1148_size

// TRC_MRE_VMCONTACT_1154
#define TRC_MRE_VMCONTACT_1154_size "d"
#define TRC_MRE_VMCONTACT_1154 TRC_MRE_VMCONTACT_1154__enum,TRC_MRE_VMCONTACT_1154_size

// TRC_MRE_VMCONTACT_1167
#define TRC_MRE_VMCONTACT_1167_size ""
#define TRC_MRE_VMCONTACT_1167 TRC_MRE_VMCONTACT_1167__enum,TRC_MRE_VMCONTACT_1167_size

// TRC_MRE_VMCONTACT_1171
#define TRC_MRE_VMCONTACT_1171_size "d"
#define TRC_MRE_VMCONTACT_1171 TRC_MRE_VMCONTACT_1171__enum,TRC_MRE_VMCONTACT_1171_size

// TRC_MRE_VMCONTACT_1185
#define TRC_MRE_VMCONTACT_1185_size ""
#define TRC_MRE_VMCONTACT_1185 TRC_MRE_VMCONTACT_1185__enum,TRC_MRE_VMCONTACT_1185_size

// TRC_MRE_VMCONTACT_1191
#define TRC_MRE_VMCONTACT_1191_size "d"
#define TRC_MRE_VMCONTACT_1191 TRC_MRE_VMCONTACT_1191__enum,TRC_MRE_VMCONTACT_1191_size

// TRC_MRE_VMCONTACT_1205
#define TRC_MRE_VMCONTACT_1205_size ""
#define TRC_MRE_VMCONTACT_1205 TRC_MRE_VMCONTACT_1205__enum,TRC_MRE_VMCONTACT_1205_size

// TRC_MRE_VMCONTACT_1209
#define TRC_MRE_VMCONTACT_1209_size "d"
#define TRC_MRE_VMCONTACT_1209 TRC_MRE_VMCONTACT_1209__enum,TRC_MRE_VMCONTACT_1209_size

// TRC_MRE_VMCONTACT_1212
#define TRC_MRE_VMCONTACT_1212_size "d"
#define TRC_MRE_VMCONTACT_1212 TRC_MRE_VMCONTACT_1212__enum,TRC_MRE_VMCONTACT_1212_size

// TRC_MRE_VMCONTACT_1226
#define TRC_MRE_VMCONTACT_1226_size "d"
#define TRC_MRE_VMCONTACT_1226 TRC_MRE_VMCONTACT_1226__enum,TRC_MRE_VMCONTACT_1226_size

// TRC_MRE_VMCONTACT_1240
#define TRC_MRE_VMCONTACT_1240_size "d"
#define TRC_MRE_VMCONTACT_1240 TRC_MRE_VMCONTACT_1240__enum,TRC_MRE_VMCONTACT_1240_size

// TRC_MRE_VMCONTACT_1255
#define TRC_MRE_VMCONTACT_1255_size ""
#define TRC_MRE_VMCONTACT_1255 TRC_MRE_VMCONTACT_1255__enum,TRC_MRE_VMCONTACT_1255_size

// TRC_MRE_VMCONTACT_1261
#define TRC_MRE_VMCONTACT_1261_size "d"
#define TRC_MRE_VMCONTACT_1261 TRC_MRE_VMCONTACT_1261__enum,TRC_MRE_VMCONTACT_1261_size

// TRC_MRE_VMCONTACT_1275
#define TRC_MRE_VMCONTACT_1275_size ""
#define TRC_MRE_VMCONTACT_1275 TRC_MRE_VMCONTACT_1275__enum,TRC_MRE_VMCONTACT_1275_size

// TRC_MRE_VMDES_152
#define TRC_MRE_VMDES_152_size ""
#define TRC_MRE_VMDES_152 TRC_MRE_VMDES_152__enum,TRC_MRE_VMDES_152_size

// TRC_MRE_VMDES_183
#define TRC_MRE_VMDES_183_size ""
#define TRC_MRE_VMDES_183 TRC_MRE_VMDES_183__enum,TRC_MRE_VMDES_183_size

// TRC_MRE_VMDES_198
#define TRC_MRE_VMDES_198_size ""
#define TRC_MRE_VMDES_198 TRC_MRE_VMDES_198__enum,TRC_MRE_VMDES_198_size

// TRC_MRE_VMDES_204
#define TRC_MRE_VMDES_204_size ""
#define TRC_MRE_VMDES_204 TRC_MRE_VMDES_204__enum,TRC_MRE_VMDES_204_size

// TRC_MRE_VMENV_245
#define TRC_MRE_VMENV_245_size "d"
#define TRC_MRE_VMENV_245 TRC_MRE_VMENV_245__enum,TRC_MRE_VMENV_245_size

// TRC_MRE_VMENV_300
#define TRC_MRE_VMENV_300_size "d"
#define TRC_MRE_VMENV_300 TRC_MRE_VMENV_300__enum,TRC_MRE_VMENV_300_size

// TRC_MRE_VMENV_515
#define TRC_MRE_VMENV_515_size ""
#define TRC_MRE_VMENV_515 TRC_MRE_VMENV_515__enum,TRC_MRE_VMENV_515_size

// TRC_MRE_VMENV_592
#define TRC_MRE_VMENV_592_size "d"
#define TRC_MRE_VMENV_592 TRC_MRE_VMENV_592__enum,TRC_MRE_VMENV_592_size

// TRC_MRE_VMENV_1724
#define TRC_MRE_VMENV_1724_size ""
#define TRC_MRE_VMENV_1724 TRC_MRE_VMENV_1724__enum,TRC_MRE_VMENV_1724_size

// TRC_MRE_VMENV_1741
#define TRC_MRE_VMENV_1741_size "d"
#define TRC_MRE_VMENV_1741 TRC_MRE_VMENV_1741__enum,TRC_MRE_VMENV_1741_size

// TRC_MRE_VMENV_1750
#define TRC_MRE_VMENV_1750_size ""
#define TRC_MRE_VMENV_1750 TRC_MRE_VMENV_1750__enum,TRC_MRE_VMENV_1750_size

// TRC_MRE_VMENV_1786
#define TRC_MRE_VMENV_1786_size ""
#define TRC_MRE_VMENV_1786 TRC_MRE_VMENV_1786__enum,TRC_MRE_VMENV_1786_size

// TRC_MRE_VMENV_1795
#define TRC_MRE_VMENV_1795_size "d"
#define TRC_MRE_VMENV_1795 TRC_MRE_VMENV_1795__enum,TRC_MRE_VMENV_1795_size

// TRC_MRE_VMENV_1805
#define TRC_MRE_VMENV_1805_size "d"
#define TRC_MRE_VMENV_1805 TRC_MRE_VMENV_1805__enum,TRC_MRE_VMENV_1805_size

// TRC_MRE_VMENV_1881
#define TRC_MRE_VMENV_1881_size ""
#define TRC_MRE_VMENV_1881 TRC_MRE_VMENV_1881__enum,TRC_MRE_VMENV_1881_size

// TRC_MRE_VMENV_1901
#define TRC_MRE_VMENV_1901_size ""
#define TRC_MRE_VMENV_1901 TRC_MRE_VMENV_1901__enum,TRC_MRE_VMENV_1901_size

// TRC_MRE_VMENV_1934
#define TRC_MRE_VMENV_1934_size "d"
#define TRC_MRE_VMENV_1934 TRC_MRE_VMENV_1934__enum,TRC_MRE_VMENV_1934_size

// TRC_MRE_VMENV_1939
#define TRC_MRE_VMENV_1939_size ""
#define TRC_MRE_VMENV_1939 TRC_MRE_VMENV_1939__enum,TRC_MRE_VMENV_1939_size

// TRC_MRE_VMENV_2018
#define TRC_MRE_VMENV_2018_size ""
#define TRC_MRE_VMENV_2018 TRC_MRE_VMENV_2018__enum,TRC_MRE_VMENV_2018_size

// TRC_MRE_VMENV_2024
#define TRC_MRE_VMENV_2024_size ""
#define TRC_MRE_VMENV_2024 TRC_MRE_VMENV_2024__enum,TRC_MRE_VMENV_2024_size

// TRC_MRE_VMENV_2100
#define TRC_MRE_VMENV_2100_size "d"
#define TRC_MRE_VMENV_2100 TRC_MRE_VMENV_2100__enum,TRC_MRE_VMENV_2100_size

// TRC_MRE_VMENV_2164
#define TRC_MRE_VMENV_2164_size "d"
#define TRC_MRE_VMENV_2164 TRC_MRE_VMENV_2164__enum,TRC_MRE_VMENV_2164_size

// TRC_MRE_VMENV_2264
#define TRC_MRE_VMENV_2264_size "d"
#define TRC_MRE_VMENV_2264 TRC_MRE_VMENV_2264__enum,TRC_MRE_VMENV_2264_size

// TRC_MRE_VMENV_2319
#define TRC_MRE_VMENV_2319_size "d"
#define TRC_MRE_VMENV_2319 TRC_MRE_VMENV_2319__enum,TRC_MRE_VMENV_2319_size

// TRC_MRE_VMENV_2420
#define TRC_MRE_VMENV_2420_size "d"
#define TRC_MRE_VMENV_2420 TRC_MRE_VMENV_2420__enum,TRC_MRE_VMENV_2420_size

// TRC_MRE_VMFRM_194
#define TRC_MRE_VMFRM_194_size ""
#define TRC_MRE_VMFRM_194 TRC_MRE_VMFRM_194__enum,TRC_MRE_VMFRM_194_size

// TRC_MRE_VMGPS_88
#define TRC_MRE_VMGPS_88_size "d"
#define TRC_MRE_VMGPS_88 TRC_MRE_VMGPS_88__enum,TRC_MRE_VMGPS_88_size

// TRC_MRE_VMGPS_105
#define TRC_MRE_VMGPS_105_size "d"
#define TRC_MRE_VMGPS_105 TRC_MRE_VMGPS_105__enum,TRC_MRE_VMGPS_105_size

// TRC_MRE_VMGPS_115
#define TRC_MRE_VMGPS_115_size "dd"
#define TRC_MRE_VMGPS_115 TRC_MRE_VMGPS_115__enum,TRC_MRE_VMGPS_115_size

// TRC_MRE_VMGPS_149
#define TRC_MRE_VMGPS_149_size ""
#define TRC_MRE_VMGPS_149 TRC_MRE_VMGPS_149__enum,TRC_MRE_VMGPS_149_size

// TRC_MRE_VMGPS_152
#define TRC_MRE_VMGPS_152_size "d"
#define TRC_MRE_VMGPS_152 TRC_MRE_VMGPS_152__enum,TRC_MRE_VMGPS_152_size

// TRC_MRE_VMGPS_157
#define TRC_MRE_VMGPS_157_size "d"
#define TRC_MRE_VMGPS_157 TRC_MRE_VMGPS_157__enum,TRC_MRE_VMGPS_157_size

// TRC_MRE_VMGPS_162
#define TRC_MRE_VMGPS_162_size "d"
#define TRC_MRE_VMGPS_162 TRC_MRE_VMGPS_162__enum,TRC_MRE_VMGPS_162_size

// TRC_MRE_VMGPS_185
#define TRC_MRE_VMGPS_185_size ""
#define TRC_MRE_VMGPS_185 TRC_MRE_VMGPS_185__enum,TRC_MRE_VMGPS_185_size

// TRC_MRE_VMDDRAW_BLT_CREATE_SRC_LAYER_FAIL
#define TRC_MRE_VMDDRAW_BLT_CREATE_SRC_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_BLT_CREATE_SRC_LAYER_FAIL TRC_MRE_VMDDRAW_BLT_CREATE_SRC_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_BLT_CREATE_SRC_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_BLT_CREATE_DST_LAYER_FAIL
#define TRC_MRE_VMDDRAW_BLT_CREATE_DST_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_BLT_CREATE_DST_LAYER_FAIL TRC_MRE_VMDDRAW_BLT_CREATE_DST_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_BLT_CREATE_DST_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_BLT_FIND_DST_LAYER_FAIL
#define TRC_MRE_VMDDRAW_BLT_FIND_DST_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_BLT_FIND_DST_LAYER_FAIL TRC_MRE_VMDDRAW_BLT_FIND_DST_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_BLT_FIND_DST_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_BLT_FLATTEN_LAYER_FAIL
#define TRC_MRE_VMDDRAW_BLT_FLATTEN_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_BLT_FLATTEN_LAYER_FAIL TRC_MRE_VMDDRAW_BLT_FLATTEN_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_BLT_FLATTEN_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_ROTATE_CREATE_SRC_LAYER_FAIL
#define TRC_MRE_VMDDRAW_ROTATE_CREATE_SRC_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_ROTATE_CREATE_SRC_LAYER_FAIL TRC_MRE_VMDDRAW_ROTATE_CREATE_SRC_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_ROTATE_CREATE_SRC_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_ROTATE_CREATE_DST_LAYER_FAIL
#define TRC_MRE_VMDDRAW_ROTATE_CREATE_DST_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_ROTATE_CREATE_DST_LAYER_FAIL TRC_MRE_VMDDRAW_ROTATE_CREATE_DST_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_ROTATE_CREATE_DST_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_ROTATE_FIND_DST_LAYER_FAIL
#define TRC_MRE_VMDDRAW_ROTATE_FIND_DST_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_ROTATE_FIND_DST_LAYER_FAIL TRC_MRE_VMDDRAW_ROTATE_FIND_DST_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_ROTATE_FIND_DST_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_ROTATE_FLATTEN_LAYER_FAIL
#define TRC_MRE_VMDDRAW_ROTATE_FLATTEN_LAYER_FAIL_size ""
#define TRC_MRE_VMDDRAW_ROTATE_FLATTEN_LAYER_FAIL TRC_MRE_VMDDRAW_ROTATE_FLATTEN_LAYER_FAIL__enum,TRC_MRE_VMDDRAW_ROTATE_FLATTEN_LAYER_FAIL_size

// TRC_MRE_VMDDRAW_339
#define TRC_MRE_VMDDRAW_339_size ""
#define TRC_MRE_VMDDRAW_339 TRC_MRE_VMDDRAW_339__enum,TRC_MRE_VMDDRAW_339_size

// TRC_MRE_VMDDRAW_436
#define TRC_MRE_VMDDRAW_436_size "d"
#define TRC_MRE_VMDDRAW_436 TRC_MRE_VMDDRAW_436__enum,TRC_MRE_VMDDRAW_436_size

// TRC_MRE_VMDDRAW_461
#define TRC_MRE_VMDDRAW_461_size "d"
#define TRC_MRE_VMDDRAW_461 TRC_MRE_VMDDRAW_461__enum,TRC_MRE_VMDDRAW_461_size

// TRC_MRE_VMDDRAW_498
#define TRC_MRE_VMDDRAW_498_size "d"
#define TRC_MRE_VMDDRAW_498 TRC_MRE_VMDDRAW_498__enum,TRC_MRE_VMDDRAW_498_size

// TRC_MRE_VMDDRAW_524
#define TRC_MRE_VMDDRAW_524_size "d"
#define TRC_MRE_VMDDRAW_524 TRC_MRE_VMDDRAW_524__enum,TRC_MRE_VMDDRAW_524_size

// TRC_MRE_VMDDRAW_552
#define TRC_MRE_VMDDRAW_552_size ""
#define TRC_MRE_VMDDRAW_552 TRC_MRE_VMDDRAW_552__enum,TRC_MRE_VMDDRAW_552_size

// TRC_MRE_VMDDRAW_557
#define TRC_MRE_VMDDRAW_557_size "d"
#define TRC_MRE_VMDDRAW_557 TRC_MRE_VMDDRAW_557__enum,TRC_MRE_VMDDRAW_557_size

// TRC_MRE_VMDDRAW_1038
#define TRC_MRE_VMDDRAW_1038_size ""
#define TRC_MRE_VMDDRAW_1038 TRC_MRE_VMDDRAW_1038__enum,TRC_MRE_VMDDRAW_1038_size

// TRC_MRE_VMDDRAW_1047
#define TRC_MRE_VMDDRAW_1047_size ""
#define TRC_MRE_VMDDRAW_1047 TRC_MRE_VMDDRAW_1047__enum,TRC_MRE_VMDDRAW_1047_size

// TRC_MRE_VMDDRAW_1104
#define TRC_MRE_VMDDRAW_1104_size ""
#define TRC_MRE_VMDDRAW_1104 TRC_MRE_VMDDRAW_1104__enum,TRC_MRE_VMDDRAW_1104_size

// TRC_MRE_VMDDRAW_1123
#define TRC_MRE_VMDDRAW_1123_size ""
#define TRC_MRE_VMDDRAW_1123 TRC_MRE_VMDDRAW_1123__enum,TRC_MRE_VMDDRAW_1123_size

// TRC_MRE_VMDDRAW_1134
#define TRC_MRE_VMDDRAW_1134_size "dddddd"
#define TRC_MRE_VMDDRAW_1134 TRC_MRE_VMDDRAW_1134__enum,TRC_MRE_VMDDRAW_1134_size

// TRC_MRE_VMDDRAW_1168
#define TRC_MRE_VMDDRAW_1168_size "dddd"
#define TRC_MRE_VMDDRAW_1168 TRC_MRE_VMDDRAW_1168__enum,TRC_MRE_VMDDRAW_1168_size

// TRC_MRE_VMDDRAW_1176
#define TRC_MRE_VMDDRAW_1176_size ""
#define TRC_MRE_VMDDRAW_1176 TRC_MRE_VMDDRAW_1176__enum,TRC_MRE_VMDDRAW_1176_size

// TRC_MRE_VMDDRAW_1186
#define TRC_MRE_VMDDRAW_1186_size ""
#define TRC_MRE_VMDDRAW_1186 TRC_MRE_VMDDRAW_1186__enum,TRC_MRE_VMDDRAW_1186_size

// TRC_MRE_VMDDRAW_1234
#define TRC_MRE_VMDDRAW_1234_size ""
#define TRC_MRE_VMDDRAW_1234 TRC_MRE_VMDDRAW_1234__enum,TRC_MRE_VMDDRAW_1234_size

// TRC_MRE_VMDDRAW_1236
#define TRC_MRE_VMDDRAW_1236_size "ddddd"
#define TRC_MRE_VMDDRAW_1236 TRC_MRE_VMDDRAW_1236__enum,TRC_MRE_VMDDRAW_1236_size

// TRC_MRE_VMDDRAW_1244
#define TRC_MRE_VMDDRAW_1244_size ""
#define TRC_MRE_VMDDRAW_1244 TRC_MRE_VMDDRAW_1244__enum,TRC_MRE_VMDDRAW_1244_size

// TRC_MRE_VMDDRAW_1253
#define TRC_MRE_VMDDRAW_1253_size ""
#define TRC_MRE_VMDDRAW_1253 TRC_MRE_VMDDRAW_1253__enum,TRC_MRE_VMDDRAW_1253_size

// TRC_MRE_VMDDRAW_1305
#define TRC_MRE_VMDDRAW_1305_size "dddddd"
#define TRC_MRE_VMDDRAW_1305 TRC_MRE_VMDDRAW_1305__enum,TRC_MRE_VMDDRAW_1305_size

// TRC_MRE_VMDDRAW_1313
#define TRC_MRE_VMDDRAW_1313_size ""
#define TRC_MRE_VMDDRAW_1313 TRC_MRE_VMDDRAW_1313__enum,TRC_MRE_VMDDRAW_1313_size

// TRC_MRE_VMDDRAW_1322
#define TRC_MRE_VMDDRAW_1322_size ""
#define TRC_MRE_VMDDRAW_1322 TRC_MRE_VMDDRAW_1322__enum,TRC_MRE_VMDDRAW_1322_size

// TRC_MRE_VMDDRAW_1369
#define TRC_MRE_VMDDRAW_1369_size "dd"
#define TRC_MRE_VMDDRAW_1369 TRC_MRE_VMDDRAW_1369__enum,TRC_MRE_VMDDRAW_1369_size

// TRC_MRE_VMDDRAW_1373
#define TRC_MRE_VMDDRAW_1373_size ""
#define TRC_MRE_VMDDRAW_1373 TRC_MRE_VMDDRAW_1373__enum,TRC_MRE_VMDDRAW_1373_size

// TRC_MRE_VMDDRAW_1382
#define TRC_MRE_VMDDRAW_1382_size ""
#define TRC_MRE_VMDDRAW_1382 TRC_MRE_VMDDRAW_1382__enum,TRC_MRE_VMDDRAW_1382_size

// TRC_MRE_VMDDRAW_1724
#define TRC_MRE_VMDDRAW_1724_size "dd"
#define TRC_MRE_VMDDRAW_1724 TRC_MRE_VMDDRAW_1724__enum,TRC_MRE_VMDDRAW_1724_size

// TRC_MRE_VMDDRAW_2611
#define TRC_MRE_VMDDRAW_2611_size "dddd"
#define TRC_MRE_VMDDRAW_2611 TRC_MRE_VMDDRAW_2611__enum,TRC_MRE_VMDDRAW_2611_size

// TRC_MRE_VMDDRAW_2628
#define TRC_MRE_VMDDRAW_2628_size "dddd"
#define TRC_MRE_VMDDRAW_2628 TRC_MRE_VMDDRAW_2628__enum,TRC_MRE_VMDDRAW_2628_size

// TRC_MRE_VMGRAPH_556
#define TRC_MRE_VMGRAPH_556_size ""
#define TRC_MRE_VMGRAPH_556 TRC_MRE_VMGRAPH_556__enum,TRC_MRE_VMGRAPH_556_size

// TRC_MRE_VMGRAPH_562
#define TRC_MRE_VMGRAPH_562_size ""
#define TRC_MRE_VMGRAPH_562 TRC_MRE_VMGRAPH_562__enum,TRC_MRE_VMGRAPH_562_size

// TRC_MRE_VMGRAPH_740
#define TRC_MRE_VMGRAPH_740_size "dd"
#define TRC_MRE_VMGRAPH_740 TRC_MRE_VMGRAPH_740__enum,TRC_MRE_VMGRAPH_740_size

// TRC_MRE_VMGRAPH_976
#define TRC_MRE_VMGRAPH_976_size "d"
#define TRC_MRE_VMGRAPH_976 TRC_MRE_VMGRAPH_976__enum,TRC_MRE_VMGRAPH_976_size

// TRC_MRE_VMGRAPH_997
#define TRC_MRE_VMGRAPH_997_size "d"
#define TRC_MRE_VMGRAPH_997 TRC_MRE_VMGRAPH_997__enum,TRC_MRE_VMGRAPH_997_size

// TRC_MRE_VMGRAPH_1022
#define TRC_MRE_VMGRAPH_1022_size "d"
#define TRC_MRE_VMGRAPH_1022 TRC_MRE_VMGRAPH_1022__enum,TRC_MRE_VMGRAPH_1022_size

// TRC_MRE_VMGRAPH_1047
#define TRC_MRE_VMGRAPH_1047_size "d"
#define TRC_MRE_VMGRAPH_1047 TRC_MRE_VMGRAPH_1047__enum,TRC_MRE_VMGRAPH_1047_size

// TRC_MRE_VMGRAPH_1076
#define TRC_MRE_VMGRAPH_1076_size "d"
#define TRC_MRE_VMGRAPH_1076 TRC_MRE_VMGRAPH_1076__enum,TRC_MRE_VMGRAPH_1076_size

// TRC_MRE_VMGRAPH_1092
#define TRC_MRE_VMGRAPH_1092_size ""
#define TRC_MRE_VMGRAPH_1092 TRC_MRE_VMGRAPH_1092__enum,TRC_MRE_VMGRAPH_1092_size

// TRC_MRE_VMGRAPH_1197
#define TRC_MRE_VMGRAPH_1197_size "ddd"
#define TRC_MRE_VMGRAPH_1197 TRC_MRE_VMGRAPH_1197__enum,TRC_MRE_VMGRAPH_1197_size

// TRC_MRE_VMGRAPH_1223
#define TRC_MRE_VMGRAPH_1223_size "dddddd"
#define TRC_MRE_VMGRAPH_1223 TRC_MRE_VMGRAPH_1223__enum,TRC_MRE_VMGRAPH_1223_size

// TRC_MRE_VMGRAPH_1225
#define TRC_MRE_VMGRAPH_1225_size "d"
#define TRC_MRE_VMGRAPH_1225 TRC_MRE_VMGRAPH_1225__enum,TRC_MRE_VMGRAPH_1225_size

// TRC_MRE_VMGRAPH_1243
#define TRC_MRE_VMGRAPH_1243_size ""
#define TRC_MRE_VMGRAPH_1243 TRC_MRE_VMGRAPH_1243__enum,TRC_MRE_VMGRAPH_1243_size

// TRC_MRE_VMGRAPH_1248
#define TRC_MRE_VMGRAPH_1248_size "dddddd"
#define TRC_MRE_VMGRAPH_1248 TRC_MRE_VMGRAPH_1248__enum,TRC_MRE_VMGRAPH_1248_size

// TRC_MRE_VMGRAPH_1251
#define TRC_MRE_VMGRAPH_1251_size "ddd"
#define TRC_MRE_VMGRAPH_1251 TRC_MRE_VMGRAPH_1251__enum,TRC_MRE_VMGRAPH_1251_size

// TRC_MRE_VMGRAPH_1269
#define TRC_MRE_VMGRAPH_1269_size ""
#define TRC_MRE_VMGRAPH_1269 TRC_MRE_VMGRAPH_1269__enum,TRC_MRE_VMGRAPH_1269_size

// TRC_MRE_VMGRAPH_1276
#define TRC_MRE_VMGRAPH_1276_size ""
#define TRC_MRE_VMGRAPH_1276 TRC_MRE_VMGRAPH_1276__enum,TRC_MRE_VMGRAPH_1276_size

// TRC_MRE_VMGRAPH_1280
#define TRC_MRE_VMGRAPH_1280_size "dddddd"
#define TRC_MRE_VMGRAPH_1280 TRC_MRE_VMGRAPH_1280__enum,TRC_MRE_VMGRAPH_1280_size

// TRC_MRE_VMGRAPH_1282
#define TRC_MRE_VMGRAPH_1282_size "ddd"
#define TRC_MRE_VMGRAPH_1282 TRC_MRE_VMGRAPH_1282__enum,TRC_MRE_VMGRAPH_1282_size

// TRC_MRE_VMGRAPH_1293
#define TRC_MRE_VMGRAPH_1293_size "ddd"
#define TRC_MRE_VMGRAPH_1293 TRC_MRE_VMGRAPH_1293__enum,TRC_MRE_VMGRAPH_1293_size

// TRC_MRE_VMGRAPH_1314
#define TRC_MRE_VMGRAPH_1314_size ""
#define TRC_MRE_VMGRAPH_1314 TRC_MRE_VMGRAPH_1314__enum,TRC_MRE_VMGRAPH_1314_size

// TRC_MRE_VMGRAPH_1325
#define TRC_MRE_VMGRAPH_1325_size ""
#define TRC_MRE_VMGRAPH_1325 TRC_MRE_VMGRAPH_1325__enum,TRC_MRE_VMGRAPH_1325_size

// TRC_MRE_VMGRAPH_1329
#define TRC_MRE_VMGRAPH_1329_size "dddddd"
#define TRC_MRE_VMGRAPH_1329 TRC_MRE_VMGRAPH_1329__enum,TRC_MRE_VMGRAPH_1329_size

// TRC_MRE_VMGRAPH_1340
#define TRC_MRE_VMGRAPH_1340_size "dddd"
#define TRC_MRE_VMGRAPH_1340 TRC_MRE_VMGRAPH_1340__enum,TRC_MRE_VMGRAPH_1340_size

// TRC_MRE_VMGRAPH_1357
#define TRC_MRE_VMGRAPH_1357_size ""
#define TRC_MRE_VMGRAPH_1357 TRC_MRE_VMGRAPH_1357__enum,TRC_MRE_VMGRAPH_1357_size

// TRC_MRE_VMGRAPH_1364
#define TRC_MRE_VMGRAPH_1364_size "dddddd"
#define TRC_MRE_VMGRAPH_1364 TRC_MRE_VMGRAPH_1364__enum,TRC_MRE_VMGRAPH_1364_size

// TRC_MRE_VMGRAPH_1368
#define TRC_MRE_VMGRAPH_1368_size "dd"
#define TRC_MRE_VMGRAPH_1368 TRC_MRE_VMGRAPH_1368__enum,TRC_MRE_VMGRAPH_1368_size

// TRC_MRE_VMGRAPH_1384
#define TRC_MRE_VMGRAPH_1384_size ""
#define TRC_MRE_VMGRAPH_1384 TRC_MRE_VMGRAPH_1384__enum,TRC_MRE_VMGRAPH_1384_size

// TRC_MRE_VMGRAPH_1391
#define TRC_MRE_VMGRAPH_1391_size "dddddd"
#define TRC_MRE_VMGRAPH_1391 TRC_MRE_VMGRAPH_1391__enum,TRC_MRE_VMGRAPH_1391_size

// TRC_MRE_VMGRAPH_1393
#define TRC_MRE_VMGRAPH_1393_size "d"
#define TRC_MRE_VMGRAPH_1393 TRC_MRE_VMGRAPH_1393__enum,TRC_MRE_VMGRAPH_1393_size

// TRC_MRE_VMGRAPH_1438
#define TRC_MRE_VMGRAPH_1438_size "dddddd"
#define TRC_MRE_VMGRAPH_1438 TRC_MRE_VMGRAPH_1438__enum,TRC_MRE_VMGRAPH_1438_size

// TRC_MRE_VMGRAPH_1500
#define TRC_MRE_VMGRAPH_1500_size "d"
#define TRC_MRE_VMGRAPH_1500 TRC_MRE_VMGRAPH_1500__enum,TRC_MRE_VMGRAPH_1500_size

// TRC_MRE_VMGRAPH_1514
#define TRC_MRE_VMGRAPH_1514_size "d"
#define TRC_MRE_VMGRAPH_1514 TRC_MRE_VMGRAPH_1514__enum,TRC_MRE_VMGRAPH_1514_size

// TRC_MRE_VMGRAPH_SSBL_BL_EXISTED
#define TRC_MRE_VMGRAPH_SSBL_BL_EXISTED_size "d"
#define TRC_MRE_VMGRAPH_SSBL_BL_EXISTED TRC_MRE_VMGRAPH_SSBL_BL_EXISTED__enum,TRC_MRE_VMGRAPH_SSBL_BL_EXISTED_size

// TRC_MRE_SSFL_LAYER_LIMIT
#define TRC_MRE_SSFL_LAYER_LIMIT_size ""
#define TRC_MRE_SSFL_LAYER_LIMIT TRC_MRE_SSFL_LAYER_LIMIT__enum,TRC_MRE_SSFL_LAYER_LIMIT_size

// TRC_MRE_SSFL_FL_EXISTED
#define TRC_MRE_SSFL_FL_EXISTED_size "d"
#define TRC_MRE_SSFL_FL_EXISTED TRC_MRE_SSFL_FL_EXISTED__enum,TRC_MRE_SSFL_FL_EXISTED_size

// TRC_MRE_VMGRAPH_SSFL_FAIL
#define TRC_MRE_VMGRAPH_SSFL_FAIL_size "d"
#define TRC_MRE_VMGRAPH_SSFL_FAIL TRC_MRE_VMGRAPH_SSFL_FAIL__enum,TRC_MRE_VMGRAPH_SSFL_FAIL_size

// TRC_MRE_VMGRAPH_SRL_BL
#define TRC_MRE_VMGRAPH_SRL_BL_size ""
#define TRC_MRE_VMGRAPH_SRL_BL TRC_MRE_VMGRAPH_SRL_BL__enum,TRC_MRE_VMGRAPH_SRL_BL_size

// TRC_MRE_VMGRAPH_SRL_FAIL
#define TRC_MRE_VMGRAPH_SRL_FAIL_size "d"
#define TRC_MRE_VMGRAPH_SRL_FAIL TRC_MRE_VMGRAPH_SRL_FAIL__enum,TRC_MRE_VMGRAPH_SRL_FAIL_size

// TRC_MRE_VMGRAPH_SRL_GET_BLT_LAYER_FAIL
#define TRC_MRE_VMGRAPH_SRL_GET_BLT_LAYER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_SRL_GET_BLT_LAYER_FAIL TRC_MRE_VMGRAPH_SRL_GET_BLT_LAYER_FAIL__enum,TRC_MRE_VMGRAPH_SRL_GET_BLT_LAYER_FAIL_size

// TRC_MRE_VMGRAPH_SRL_SET_BLT_LAYER_FAIL
#define TRC_MRE_VMGRAPH_SRL_SET_BLT_LAYER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_SRL_SET_BLT_LAYER_FAIL TRC_MRE_VMGRAPH_SRL_SET_BLT_LAYER_FAIL__enum,TRC_MRE_VMGRAPH_SRL_SET_BLT_LAYER_FAIL_size

// TRC_MRE_VMGRAPH_SLTI_CF_NOT_SUPPORTED
#define TRC_MRE_VMGRAPH_SLTI_CF_NOT_SUPPORTED_size "d"
#define TRC_MRE_VMGRAPH_SLTI_CF_NOT_SUPPORTED TRC_MRE_VMGRAPH_SLTI_CF_NOT_SUPPORTED__enum,TRC_MRE_VMGRAPH_SLTI_CF_NOT_SUPPORTED_size

// TRC_MRE_VMGRAPH_SLT_NO_EMPTY_NODE
#define TRC_MRE_VMGRAPH_SLT_NO_EMPTY_NODE_size ""
#define TRC_MRE_VMGRAPH_SLT_NO_EMPTY_NODE TRC_MRE_VMGRAPH_SLT_NO_EMPTY_NODE__enum,TRC_MRE_VMGRAPH_SLT_NO_EMPTY_NODE_size

// TRC_MRE_VMGRAPH_SLT_MHANDLE_FAIL
#define TRC_MRE_VMGRAPH_SLT_MHANDLE_FAIL_size "d"
#define TRC_MRE_VMGRAPH_SLT_MHANDLE_FAIL TRC_MRE_VMGRAPH_SLT_MHANDLE_FAIL__enum,TRC_MRE_VMGRAPH_SLT_MHANDLE_FAIL_size

// TRC_MRE_VMGRAPH_SLT_INFO_1
#define TRC_MRE_VMGRAPH_SLT_INFO_1_size "dd"
#define TRC_MRE_VMGRAPH_SLT_INFO_1 TRC_MRE_VMGRAPH_SLT_INFO_1__enum,TRC_MRE_VMGRAPH_SLT_INFO_1_size

// TRC_MRE_VMGRAPH_SLT_INFO_2
#define TRC_MRE_VMGRAPH_SLT_INFO_2_size "dd"
#define TRC_MRE_VMGRAPH_SLT_INFO_2 TRC_MRE_VMGRAPH_SLT_INFO_2__enum,TRC_MRE_VMGRAPH_SLT_INFO_2_size

// TRC_MRE_VMGRAPH_SLTE_INVALID_HANDLE
#define TRC_MRE_VMGRAPH_SLTE_INVALID_HANDLE_size "d"
#define TRC_MRE_VMGRAPH_SLTE_INVALID_HANDLE TRC_MRE_VMGRAPH_SLTE_INVALID_HANDLE__enum,TRC_MRE_VMGRAPH_SLTE_INVALID_HANDLE_size

// TRC_MRE_VMGRAPH_SLTE_INFO_1
#define TRC_MRE_VMGRAPH_SLTE_INFO_1_size "dd"
#define TRC_MRE_VMGRAPH_SLTE_INFO_1 TRC_MRE_VMGRAPH_SLTE_INFO_1__enum,TRC_MRE_VMGRAPH_SLTE_INFO_1_size

// TRC_MRE_VMGRAPH_SLTE_INFO_2
#define TRC_MRE_VMGRAPH_SLTE_INFO_2_size "dd"
#define TRC_MRE_VMGRAPH_SLTE_INFO_2 TRC_MRE_VMGRAPH_SLTE_INFO_2__enum,TRC_MRE_VMGRAPH_SLTE_INFO_2_size

// TRC_MRE_VMGRAPH_CLWF_BUF_NULL
#define TRC_MRE_VMGRAPH_CLWF_BUF_NULL_size ""
#define TRC_MRE_VMGRAPH_CLWF_BUF_NULL TRC_MRE_VMGRAPH_CLWF_BUF_NULL__enum,TRC_MRE_VMGRAPH_CLWF_BUF_NULL_size

// TRC_MRE_VMGRAPH_CLWF_NOT_CANBUF
#define TRC_MRE_VMGRAPH_CLWF_NOT_CANBUF_size "d"
#define TRC_MRE_VMGRAPH_CLWF_NOT_CANBUF TRC_MRE_VMGRAPH_CLWF_NOT_CANBUF__enum,TRC_MRE_VMGRAPH_CLWF_NOT_CANBUF_size

// TRC_MRE_VMGRAPH_CLWF_LAYER_LIMIT
#define TRC_MRE_VMGRAPH_CLWF_LAYER_LIMIT_size ""
#define TRC_MRE_VMGRAPH_CLWF_LAYER_LIMIT TRC_MRE_VMGRAPH_CLWF_LAYER_LIMIT__enum,TRC_MRE_VMGRAPH_CLWF_LAYER_LIMIT_size

// TRC_MRE_VMGRAPH_CLWF_INVALID_HANDLE
#define TRC_MRE_VMGRAPH_CLWF_INVALID_HANDLE_size "d"
#define TRC_MRE_VMGRAPH_CLWF_INVALID_HANDLE TRC_MRE_VMGRAPH_CLWF_INVALID_HANDLE__enum,TRC_MRE_VMGRAPH_CLWF_INVALID_HANDLE_size

// TRC_MRE_VMGRAPH_CLWF_FAIL_1
#define TRC_MRE_VMGRAPH_CLWF_FAIL_1_size "d"
#define TRC_MRE_VMGRAPH_CLWF_FAIL_1 TRC_MRE_VMGRAPH_CLWF_FAIL_1__enum,TRC_MRE_VMGRAPH_CLWF_FAIL_1_size

// TRC_MRE_VMGRAPH_CLWF_FAIL_2
#define TRC_MRE_VMGRAPH_CLWF_FAIL_2_size ""
#define TRC_MRE_VMGRAPH_CLWF_FAIL_2 TRC_MRE_VMGRAPH_CLWF_FAIL_2__enum,TRC_MRE_VMGRAPH_CLWF_FAIL_2_size

// TRC_MRE_VMGRAPH_CLWF_SUCCESS
#define TRC_MRE_VMGRAPH_CLWF_SUCCESS_size "dd"
#define TRC_MRE_VMGRAPH_CLWF_SUCCESS TRC_MRE_VMGRAPH_CLWF_SUCCESS__enum,TRC_MRE_VMGRAPH_CLWF_SUCCESS_size

// TRC_MRE_VMGRAPH_CCAL_FAIL
#define TRC_MRE_VMGRAPH_CCAL_FAIL_size "d"
#define TRC_MRE_VMGRAPH_CCAL_FAIL TRC_MRE_VMGRAPH_CCAL_FAIL__enum,TRC_MRE_VMGRAPH_CCAL_FAIL_size

// TRC_MRE_VMGRAPH_CL_PARA_INFO
#define TRC_MRE_VMGRAPH_CL_PARA_INFO_size "dddddd"
#define TRC_MRE_VMGRAPH_CL_PARA_INFO TRC_MRE_VMGRAPH_CL_PARA_INFO__enum,TRC_MRE_VMGRAPH_CL_PARA_INFO_size

// TRC_MRE_VMGRAPH_CL_BG_PROHIBIT
#define TRC_MRE_VMGRAPH_CL_BG_PROHIBIT_size ""
#define TRC_MRE_VMGRAPH_CL_BG_PROHIBIT TRC_MRE_VMGRAPH_CL_BG_PROHIBIT__enum,TRC_MRE_VMGRAPH_CL_BG_PROHIBIT_size

// TRC_MRE_VMGRAPH_CL_LAYER_EXISTED
#define TRC_MRE_VMGRAPH_CL_LAYER_EXISTED_size "dd"
#define TRC_MRE_VMGRAPH_CL_LAYER_EXISTED TRC_MRE_VMGRAPH_CL_LAYER_EXISTED__enum,TRC_MRE_VMGRAPH_CL_LAYER_EXISTED_size

// TRC_MRE_VMGRAPH_CL_INVALID_PARA
#define TRC_MRE_VMGRAPH_CL_INVALID_PARA_size ""
#define TRC_MRE_VMGRAPH_CL_INVALID_PARA TRC_MRE_VMGRAPH_CL_INVALID_PARA__enum,TRC_MRE_VMGRAPH_CL_INVALID_PARA_size

// TRC_MRE_VMGRAPH_CL_BASE_INFO
#define TRC_MRE_VMGRAPH_CL_BASE_INFO_size "dd"
#define TRC_MRE_VMGRAPH_CL_BASE_INFO TRC_MRE_VMGRAPH_CL_BASE_INFO__enum,TRC_MRE_VMGRAPH_CL_BASE_INFO_size

// TRC_MRE_VMGRAPH_CL_FAST_INFO
#define TRC_MRE_VMGRAPH_CL_FAST_INFO_size "dd"
#define TRC_MRE_VMGRAPH_CL_FAST_INFO TRC_MRE_VMGRAPH_CL_FAST_INFO__enum,TRC_MRE_VMGRAPH_CL_FAST_INFO_size

// TRC_MRE_VMGRAPH_CL_LAYER_LIMIT
#define TRC_MRE_VMGRAPH_CL_LAYER_LIMIT_size ""
#define TRC_MRE_VMGRAPH_CL_LAYER_LIMIT TRC_MRE_VMGRAPH_CL_LAYER_LIMIT__enum,TRC_MRE_VMGRAPH_CL_LAYER_LIMIT_size

// TRC_MRE_VMGRAPH_CL_EX_PARA_INFO
#define TRC_MRE_VMGRAPH_CL_EX_PARA_INFO_size "dddddddd"
#define TRC_MRE_VMGRAPH_CL_EX_PARA_INFO TRC_MRE_VMGRAPH_CL_EX_PARA_INFO__enum,TRC_MRE_VMGRAPH_CL_EX_PARA_INFO_size

// TRC_MRE_VMGRAPH_CL_EX_BG_PERMIT
#define TRC_MRE_VMGRAPH_CL_EX_BG_PERMIT_size ""
#define TRC_MRE_VMGRAPH_CL_EX_BG_PERMIT TRC_MRE_VMGRAPH_CL_EX_BG_PERMIT__enum,TRC_MRE_VMGRAPH_CL_EX_BG_PERMIT_size

// TRC_MRE_VMGRAPH_CL_EX_PROHIBIT
#define TRC_MRE_VMGRAPH_CL_EX_PROHIBIT_size ""
#define TRC_MRE_VMGRAPH_CL_EX_PROHIBIT TRC_MRE_VMGRAPH_CL_EX_PROHIBIT__enum,TRC_MRE_VMGRAPH_CL_EX_PROHIBIT_size

// TRC_MRE_VMGRAPH_CL_EX_FG_PERMIT
#define TRC_MRE_VMGRAPH_CL_EX_FG_PERMIT_size ""
#define TRC_MRE_VMGRAPH_CL_EX_FG_PERMIT TRC_MRE_VMGRAPH_CL_EX_FG_PERMIT__enum,TRC_MRE_VMGRAPH_CL_EX_FG_PERMIT_size

// TRC_MRE_VMGRAPH_CL_EX_BL_NOT_EXISTED
#define TRC_MRE_VMGRAPH_CL_EX_BL_NOT_EXISTED_size "d"
#define TRC_MRE_VMGRAPH_CL_EX_BL_NOT_EXISTED TRC_MRE_VMGRAPH_CL_EX_BL_NOT_EXISTED__enum,TRC_MRE_VMGRAPH_CL_EX_BL_NOT_EXISTED_size

// TRC_MRE_VMGRAPH_CL_EX_NO_HANDLE
#define TRC_MRE_VMGRAPH_CL_EX_NO_HANDLE_size ""
#define TRC_MRE_VMGRAPH_CL_EX_NO_HANDLE TRC_MRE_VMGRAPH_CL_EX_NO_HANDLE__enum,TRC_MRE_VMGRAPH_CL_EX_NO_HANDLE_size

// TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_1
#define TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_1_size ""
#define TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_1 TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_1__enum,TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_1_size

// TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_2
#define TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_2_size ""
#define TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_2 TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_2__enum,TRC_MRE_VMGRAPH_CL_EX_INVALID_PARA_2_size

// TRC_MRE_VMGRAPH_CL_EX_INFO
#define TRC_MRE_VMGRAPH_CL_EX_INFO_size "ddd"
#define TRC_MRE_VMGRAPH_CL_EX_INFO TRC_MRE_VMGRAPH_CL_EX_INFO__enum,TRC_MRE_VMGRAPH_CL_EX_INFO_size

// TRC_MRE_VMGRAPH_1743
#define TRC_MRE_VMGRAPH_1743_size "dddd"
#define TRC_MRE_VMGRAPH_1743 TRC_MRE_VMGRAPH_1743__enum,TRC_MRE_VMGRAPH_1743_size

// TRC_MRE_VMGRAPH_1747
#define TRC_MRE_VMGRAPH_1747_size ""
#define TRC_MRE_VMGRAPH_1747 TRC_MRE_VMGRAPH_1747__enum,TRC_MRE_VMGRAPH_1747_size

// TRC_MRE_VMGRAPH_1753
#define TRC_MRE_VMGRAPH_1753_size ""
#define TRC_MRE_VMGRAPH_1753 TRC_MRE_VMGRAPH_1753__enum,TRC_MRE_VMGRAPH_1753_size

// TRC_MRE_VMGRAPH_1759
#define TRC_MRE_VMGRAPH_1759_size ""
#define TRC_MRE_VMGRAPH_1759 TRC_MRE_VMGRAPH_1759__enum,TRC_MRE_VMGRAPH_1759_size

// TRC_MRE_VMGRAPH_1765
#define TRC_MRE_VMGRAPH_1765_size ""
#define TRC_MRE_VMGRAPH_1765 TRC_MRE_VMGRAPH_1765__enum,TRC_MRE_VMGRAPH_1765_size

// TRC_MRE_VMGRAPH_1783
#define TRC_MRE_VMGRAPH_1783_size ""
#define TRC_MRE_VMGRAPH_1783 TRC_MRE_VMGRAPH_1783__enum,TRC_MRE_VMGRAPH_1783_size

// TRC_MRE_VMGRAPH_1793
#define TRC_MRE_VMGRAPH_1793_size ""
#define TRC_MRE_VMGRAPH_1793 TRC_MRE_VMGRAPH_1793__enum,TRC_MRE_VMGRAPH_1793_size

// TRC_MRE_VMGRAPH_1804
#define TRC_MRE_VMGRAPH_1804_size ""
#define TRC_MRE_VMGRAPH_1804 TRC_MRE_VMGRAPH_1804__enum,TRC_MRE_VMGRAPH_1804_size

// TRC_MRE_VMGRAPH_CLWF_SIZE_NOT_ENOUGH
#define TRC_MRE_VMGRAPH_CLWF_SIZE_NOT_ENOUGH_size "ddd"
#define TRC_MRE_VMGRAPH_CLWF_SIZE_NOT_ENOUGH TRC_MRE_VMGRAPH_CLWF_SIZE_NOT_ENOUGH__enum,TRC_MRE_VMGRAPH_CLWF_SIZE_NOT_ENOUGH_size

// TRC_MRE_VMGRAPH_CLWF_SIZE_INVALID_LHANDLE
#define TRC_MRE_VMGRAPH_CLWF_SIZE_INVALID_LHANDLE_size ""
#define TRC_MRE_VMGRAPH_CLWF_SIZE_INVALID_LHANDLE TRC_MRE_VMGRAPH_CLWF_SIZE_INVALID_LHANDLE__enum,TRC_MRE_VMGRAPH_CLWF_SIZE_INVALID_LHANDLE_size

// TRC_MRE_VMGRAPH_CLWF_SIZE_INCONSIST_PARAM
#define TRC_MRE_VMGRAPH_CLWF_SIZE_INCONSIST_PARAM_size ""
#define TRC_MRE_VMGRAPH_CLWF_SIZE_INCONSIST_PARAM TRC_MRE_VMGRAPH_CLWF_SIZE_INCONSIST_PARAM__enum,TRC_MRE_VMGRAPH_CLWF_SIZE_INCONSIST_PARAM_size

// TRC_MRE_VMGRAPH_CLWF_SIZE_1_NOT_ENOUGH
#define TRC_MRE_VMGRAPH_CLWF_SIZE_1_NOT_ENOUGH_size "ddd"
#define TRC_MRE_VMGRAPH_CLWF_SIZE_1_NOT_ENOUGH TRC_MRE_VMGRAPH_CLWF_SIZE_1_NOT_ENOUGH__enum,TRC_MRE_VMGRAPH_CLWF_SIZE_1_NOT_ENOUGH_size

// TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_FAIL
#define TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_FAIL_size "d"
#define TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_FAIL TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_FAIL__enum,TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_FAIL_size

// TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_1_FAIL
#define TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_1_FAIL_size "d"
#define TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_1_FAIL TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_1_FAIL__enum,TRC_MRE_VMGRAPH_CCAL_CREATE_CANVAS_1_FAIL_size

// TRC_MRE_VMGRAPH_1822
#define TRC_MRE_VMGRAPH_1822_size "d"
#define TRC_MRE_VMGRAPH_1822 TRC_MRE_VMGRAPH_1822__enum,TRC_MRE_VMGRAPH_1822_size

// TRC_MRE_VMGRAPH_1828
#define TRC_MRE_VMGRAPH_1828_size "d"
#define TRC_MRE_VMGRAPH_1828 TRC_MRE_VMGRAPH_1828__enum,TRC_MRE_VMGRAPH_1828_size

// TRC_MRE_VMGRAPH_1841
#define TRC_MRE_VMGRAPH_1841_size ""
#define TRC_MRE_VMGRAPH_1841 TRC_MRE_VMGRAPH_1841__enum,TRC_MRE_VMGRAPH_1841_size

// TRC_MRE_VMGRAPH_1848
#define TRC_MRE_VMGRAPH_1848_size "d"
#define TRC_MRE_VMGRAPH_1848 TRC_MRE_VMGRAPH_1848__enum,TRC_MRE_VMGRAPH_1848_size

// TRC_MRE_VMGRAPH_1854
#define TRC_MRE_VMGRAPH_1854_size "d"
#define TRC_MRE_VMGRAPH_1854 TRC_MRE_VMGRAPH_1854__enum,TRC_MRE_VMGRAPH_1854_size

// TRC_MRE_VMGRAPH_1867
#define TRC_MRE_VMGRAPH_1867_size "d"
#define TRC_MRE_VMGRAPH_1867 TRC_MRE_VMGRAPH_1867__enum,TRC_MRE_VMGRAPH_1867_size

// TRC_MRE_VMGRAPH_1878
#define TRC_MRE_VMGRAPH_1878_size ""
#define TRC_MRE_VMGRAPH_1878 TRC_MRE_VMGRAPH_1878__enum,TRC_MRE_VMGRAPH_1878_size

// TRC_MRE_VMGRAPH_1887
#define TRC_MRE_VMGRAPH_1887_size "d"
#define TRC_MRE_VMGRAPH_1887 TRC_MRE_VMGRAPH_1887__enum,TRC_MRE_VMGRAPH_1887_size

// TRC_MRE_VMGRAPH_1893
#define TRC_MRE_VMGRAPH_1893_size "d"
#define TRC_MRE_VMGRAPH_1893 TRC_MRE_VMGRAPH_1893__enum,TRC_MRE_VMGRAPH_1893_size

// TRC_MRE_VMGRAPH_DLI_NO_CUR_CB
#define TRC_MRE_VMGRAPH_DLI_NO_CUR_CB_size ""
#define TRC_MRE_VMGRAPH_DLI_NO_CUR_CB TRC_MRE_VMGRAPH_DLI_NO_CUR_CB__enum,TRC_MRE_VMGRAPH_DLI_NO_CUR_CB_size

// TRC_MRE_VMGRAPH_DLI_BEGIN
#define TRC_MRE_VMGRAPH_DLI_BEGIN_size "dd"
#define TRC_MRE_VMGRAPH_DLI_BEGIN TRC_MRE_VMGRAPH_DLI_BEGIN__enum,TRC_MRE_VMGRAPH_DLI_BEGIN_size

// TRC_MRE_VMGRAPH_DLI_SEQ_FAIL
#define TRC_MRE_VMGRAPH_DLI_SEQ_FAIL_size ""
#define TRC_MRE_VMGRAPH_DLI_SEQ_FAIL TRC_MRE_VMGRAPH_DLI_SEQ_FAIL__enum,TRC_MRE_VMGRAPH_DLI_SEQ_FAIL_size

// TRC_MRE_VMGRAPH_DLI_INVALID_HANDLE
#define TRC_MRE_VMGRAPH_DLI_INVALID_HANDLE_size "d"
#define TRC_MRE_VMGRAPH_DLI_INVALID_HANDLE TRC_MRE_VMGRAPH_DLI_INVALID_HANDLE__enum,TRC_MRE_VMGRAPH_DLI_INVALID_HANDLE_size

// TRC_MRE_VMGRAPH_DLI_IS_ACT_LAYER
#define TRC_MRE_VMGRAPH_DLI_IS_ACT_LAYER_size ""
#define TRC_MRE_VMGRAPH_DLI_IS_ACT_LAYER TRC_MRE_VMGRAPH_DLI_IS_ACT_LAYER__enum,TRC_MRE_VMGRAPH_DLI_IS_ACT_LAYER_size

// TRC_MRE_VMGRAPH_DLI_ACTIVE_BL
#define TRC_MRE_VMGRAPH_DLI_ACTIVE_BL_size ""
#define TRC_MRE_VMGRAPH_DLI_ACTIVE_BL TRC_MRE_VMGRAPH_DLI_ACTIVE_BL__enum,TRC_MRE_VMGRAPH_DLI_ACTIVE_BL_size

// TRC_MRE_VMGRAPH_DLI_MIBR_RL_FAIL
#define TRC_MRE_VMGRAPH_DLI_MIBR_RL_FAIL_size "dd"
#define TRC_MRE_VMGRAPH_DLI_MIBR_RL_FAIL TRC_MRE_VMGRAPH_DLI_MIBR_RL_FAIL__enum,TRC_MRE_VMGRAPH_DLI_MIBR_RL_FAIL_size

// TRC_MRE_VMGRAPH_DLI_FAIL
#define TRC_MRE_VMGRAPH_DLI_FAIL_size "d"
#define TRC_MRE_VMGRAPH_DLI_FAIL TRC_MRE_VMGRAPH_DLI_FAIL__enum,TRC_MRE_VMGRAPH_DLI_FAIL_size

// TRC_MRE_VMGRAPH_DL_INVALID_HANDLE
#define TRC_MRE_VMGRAPH_DL_INVALID_HANDLE_size "d"
#define TRC_MRE_VMGRAPH_DL_INVALID_HANDLE TRC_MRE_VMGRAPH_DL_INVALID_HANDLE__enum,TRC_MRE_VMGRAPH_DL_INVALID_HANDLE_size

// TRC_MRE_VMGRAPH_DL_NOT_FOR_CUR_PROCESS
#define TRC_MRE_VMGRAPH_DL_NOT_FOR_CUR_PROCESS_size "d"
#define TRC_MRE_VMGRAPH_DL_NOT_FOR_CUR_PROCESS TRC_MRE_VMGRAPH_DL_NOT_FOR_CUR_PROCESS__enum,TRC_MRE_VMGRAPH_DL_NOT_FOR_CUR_PROCESS_size

// TRC_MRE_VMGRAPH_FEN_NO_EMPTY_NODE
#define TRC_MRE_VMGRAPH_FEN_NO_EMPTY_NODE_size "d"
#define TRC_MRE_VMGRAPH_FEN_NO_EMPTY_NODE TRC_MRE_VMGRAPH_FEN_NO_EMPTY_NODE__enum,TRC_MRE_VMGRAPH_FEN_NO_EMPTY_NODE_size

// TRC_MRE_VMGRAPH_HBCP_FAIL
#define TRC_MRE_VMGRAPH_HBCP_FAIL_size "dd"
#define TRC_MRE_VMGRAPH_HBCP_FAIL TRC_MRE_VMGRAPH_HBCP_FAIL__enum,TRC_MRE_VMGRAPH_HBCP_FAIL_size

// TRC_MRE_VMGRAPH_1912
#define TRC_MRE_VMGRAPH_1912_size ""
#define TRC_MRE_VMGRAPH_1912 TRC_MRE_VMGRAPH_1912__enum,TRC_MRE_VMGRAPH_1912_size

// TRC_MRE_VMGRAPH_1919
#define TRC_MRE_VMGRAPH_1919_size ""
#define TRC_MRE_VMGRAPH_1919 TRC_MRE_VMGRAPH_1919__enum,TRC_MRE_VMGRAPH_1919_size

// TRC_MRE_VMGRAPH_1925
#define TRC_MRE_VMGRAPH_1925_size ""
#define TRC_MRE_VMGRAPH_1925 TRC_MRE_VMGRAPH_1925__enum,TRC_MRE_VMGRAPH_1925_size

// TRC_MRE_VMGRAPH_2036
#define TRC_MRE_VMGRAPH_2036_size "dd"
#define TRC_MRE_VMGRAPH_2036 TRC_MRE_VMGRAPH_2036__enum,TRC_MRE_VMGRAPH_2036_size

// TRC_MRE_VMGRAPH_2042
#define TRC_MRE_VMGRAPH_2042_size ""
#define TRC_MRE_VMGRAPH_2042 TRC_MRE_VMGRAPH_2042__enum,TRC_MRE_VMGRAPH_2042_size

// TRC_MRE_VMGRAPH_2052
#define TRC_MRE_VMGRAPH_2052_size ""
#define TRC_MRE_VMGRAPH_2052 TRC_MRE_VMGRAPH_2052__enum,TRC_MRE_VMGRAPH_2052_size

// TRC_MRE_VMGRAPH_2058
#define TRC_MRE_VMGRAPH_2058_size ""
#define TRC_MRE_VMGRAPH_2058 TRC_MRE_VMGRAPH_2058__enum,TRC_MRE_VMGRAPH_2058_size

// TRC_MRE_VMGRAPH_2074
#define TRC_MRE_VMGRAPH_2074_size ""
#define TRC_MRE_VMGRAPH_2074 TRC_MRE_VMGRAPH_2074__enum,TRC_MRE_VMGRAPH_2074_size

// TRC_MRE_VMGRAPH_2083
#define TRC_MRE_VMGRAPH_2083_size ""
#define TRC_MRE_VMGRAPH_2083 TRC_MRE_VMGRAPH_2083__enum,TRC_MRE_VMGRAPH_2083_size

// TRC_MRE_VMGRAPH_2105
#define TRC_MRE_VMGRAPH_2105_size "dddddd"
#define TRC_MRE_VMGRAPH_2105 TRC_MRE_VMGRAPH_2105__enum,TRC_MRE_VMGRAPH_2105_size

// TRC_MRE_VMGRAPH_2110
#define TRC_MRE_VMGRAPH_2110_size ""
#define TRC_MRE_VMGRAPH_2110 TRC_MRE_VMGRAPH_2110__enum,TRC_MRE_VMGRAPH_2110_size

// TRC_MRE_VMGRAPH_2130
#define TRC_MRE_VMGRAPH_2130_size "dd"
#define TRC_MRE_VMGRAPH_2130 TRC_MRE_VMGRAPH_2130__enum,TRC_MRE_VMGRAPH_2130_size

// TRC_MRE_VMGRAPH_2134
#define TRC_MRE_VMGRAPH_2134_size ""
#define TRC_MRE_VMGRAPH_2134 TRC_MRE_VMGRAPH_2134__enum,TRC_MRE_VMGRAPH_2134_size

// TRC_MRE_VMGRAPH_2141
#define TRC_MRE_VMGRAPH_2141_size ""
#define TRC_MRE_VMGRAPH_2141 TRC_MRE_VMGRAPH_2141__enum,TRC_MRE_VMGRAPH_2141_size

// TRC_MRE_VMGRAPH_2146
#define TRC_MRE_VMGRAPH_2146_size ""
#define TRC_MRE_VMGRAPH_2146 TRC_MRE_VMGRAPH_2146__enum,TRC_MRE_VMGRAPH_2146_size

// TRC_MRE_VMGRAPH_2156
#define TRC_MRE_VMGRAPH_2156_size ""
#define TRC_MRE_VMGRAPH_2156 TRC_MRE_VMGRAPH_2156__enum,TRC_MRE_VMGRAPH_2156_size

// TRC_MRE_VMGRAPH_2162
#define TRC_MRE_VMGRAPH_2162_size ""
#define TRC_MRE_VMGRAPH_2162 TRC_MRE_VMGRAPH_2162__enum,TRC_MRE_VMGRAPH_2162_size

// TRC_MRE_VMGRAPH_2183
#define TRC_MRE_VMGRAPH_2183_size "dddddd"
#define TRC_MRE_VMGRAPH_2183 TRC_MRE_VMGRAPH_2183__enum,TRC_MRE_VMGRAPH_2183_size

// TRC_MRE_VMGRAPH_2188
#define TRC_MRE_VMGRAPH_2188_size ""
#define TRC_MRE_VMGRAPH_2188 TRC_MRE_VMGRAPH_2188__enum,TRC_MRE_VMGRAPH_2188_size

// TRC_MRE_VMGRAPH_2207
#define TRC_MRE_VMGRAPH_2207_size "dd"
#define TRC_MRE_VMGRAPH_2207 TRC_MRE_VMGRAPH_2207__enum,TRC_MRE_VMGRAPH_2207_size

// TRC_MRE_VMGRAPH_2212
#define TRC_MRE_VMGRAPH_2212_size ""
#define TRC_MRE_VMGRAPH_2212 TRC_MRE_VMGRAPH_2212__enum,TRC_MRE_VMGRAPH_2212_size

// TRC_MRE_VMGRAPH_2221
#define TRC_MRE_VMGRAPH_2221_size ""
#define TRC_MRE_VMGRAPH_2221 TRC_MRE_VMGRAPH_2221__enum,TRC_MRE_VMGRAPH_2221_size

// TRC_MRE_VMGRAPH_2227
#define TRC_MRE_VMGRAPH_2227_size ""
#define TRC_MRE_VMGRAPH_2227 TRC_MRE_VMGRAPH_2227__enum,TRC_MRE_VMGRAPH_2227_size

// TRC_MRE_VMGRAPH_2252
#define TRC_MRE_VMGRAPH_2252_size "dddd"
#define TRC_MRE_VMGRAPH_2252 TRC_MRE_VMGRAPH_2252__enum,TRC_MRE_VMGRAPH_2252_size

// TRC_MRE_VMGRAPH_2256
#define TRC_MRE_VMGRAPH_2256_size ""
#define TRC_MRE_VMGRAPH_2256 TRC_MRE_VMGRAPH_2256__enum,TRC_MRE_VMGRAPH_2256_size

// TRC_MRE_VMGRAPH_2277
#define TRC_MRE_VMGRAPH_2277_size "dd"
#define TRC_MRE_VMGRAPH_2277 TRC_MRE_VMGRAPH_2277__enum,TRC_MRE_VMGRAPH_2277_size

// TRC_MRE_VMGRAPH_2281
#define TRC_MRE_VMGRAPH_2281_size ""
#define TRC_MRE_VMGRAPH_2281 TRC_MRE_VMGRAPH_2281__enum,TRC_MRE_VMGRAPH_2281_size

// TRC_MRE_VMGRAPH_2287
#define TRC_MRE_VMGRAPH_2287_size ""
#define TRC_MRE_VMGRAPH_2287 TRC_MRE_VMGRAPH_2287__enum,TRC_MRE_VMGRAPH_2287_size

// TRC_MRE_VMGRAPH_2292
#define TRC_MRE_VMGRAPH_2292_size ""
#define TRC_MRE_VMGRAPH_2292 TRC_MRE_VMGRAPH_2292__enum,TRC_MRE_VMGRAPH_2292_size

// TRC_MRE_VMGRAPH_2312
#define TRC_MRE_VMGRAPH_2312_size "dddd"
#define TRC_MRE_VMGRAPH_2312 TRC_MRE_VMGRAPH_2312__enum,TRC_MRE_VMGRAPH_2312_size

// TRC_MRE_VMGRAPH_2316
#define TRC_MRE_VMGRAPH_2316_size ""
#define TRC_MRE_VMGRAPH_2316 TRC_MRE_VMGRAPH_2316__enum,TRC_MRE_VMGRAPH_2316_size

// TRC_MRE_VMGRAPH_2333
#define TRC_MRE_VMGRAPH_2333_size "dd"
#define TRC_MRE_VMGRAPH_2333 TRC_MRE_VMGRAPH_2333__enum,TRC_MRE_VMGRAPH_2333_size

// TRC_MRE_VMGRAPH_2501
#define TRC_MRE_VMGRAPH_2501_size ""
#define TRC_MRE_VMGRAPH_2501 TRC_MRE_VMGRAPH_2501__enum,TRC_MRE_VMGRAPH_2501_size

// TRC_MRE_VMGRAPH_2511
#define TRC_MRE_VMGRAPH_2511_size "d"
#define TRC_MRE_VMGRAPH_2511 TRC_MRE_VMGRAPH_2511__enum,TRC_MRE_VMGRAPH_2511_size

// TRC_MRE_VMGRAPH_2523
#define TRC_MRE_VMGRAPH_2523_size ""
#define TRC_MRE_VMGRAPH_2523 TRC_MRE_VMGRAPH_2523__enum,TRC_MRE_VMGRAPH_2523_size

// TRC_MRE_VMGRAPH_2536
#define TRC_MRE_VMGRAPH_2536_size ""
#define TRC_MRE_VMGRAPH_2536 TRC_MRE_VMGRAPH_2536__enum,TRC_MRE_VMGRAPH_2536_size

// TRC_MRE_VMGRAPH_2543
#define TRC_MRE_VMGRAPH_2543_size "d"
#define TRC_MRE_VMGRAPH_2543 TRC_MRE_VMGRAPH_2543__enum,TRC_MRE_VMGRAPH_2543_size

// TRC_MRE_VMGRAPH_2537
#define TRC_MRE_VMGRAPH_2537_size ""
#define TRC_MRE_VMGRAPH_2537 TRC_MRE_VMGRAPH_2537__enum,TRC_MRE_VMGRAPH_2537_size

// TRC_MRE_VMGRAPH_2544
#define TRC_MRE_VMGRAPH_2544_size "d"
#define TRC_MRE_VMGRAPH_2544 TRC_MRE_VMGRAPH_2544__enum,TRC_MRE_VMGRAPH_2544_size

// TRC_MRE_VMGRAPH_2590
#define TRC_MRE_VMGRAPH_2590_size "dddddd"
#define TRC_MRE_VMGRAPH_2590 TRC_MRE_VMGRAPH_2590__enum,TRC_MRE_VMGRAPH_2590_size

// TRC_MRE_VMGRAPH_2667
#define TRC_MRE_VMGRAPH_2667_size ""
#define TRC_MRE_VMGRAPH_2667 TRC_MRE_VMGRAPH_2667__enum,TRC_MRE_VMGRAPH_2667_size

// TRC_MRE_VMGRAPH_2745
#define TRC_MRE_VMGRAPH_2745_size ""
#define TRC_MRE_VMGRAPH_2745 TRC_MRE_VMGRAPH_2745__enum,TRC_MRE_VMGRAPH_2745_size

// TRC_MRE_VMGRAPH_2752
#define TRC_MRE_VMGRAPH_2752_size ""
#define TRC_MRE_VMGRAPH_2752 TRC_MRE_VMGRAPH_2752__enum,TRC_MRE_VMGRAPH_2752_size

// TRC_MRE_VMGRAPH_2798
#define TRC_MRE_VMGRAPH_2798_size "ddddd"
#define TRC_MRE_VMGRAPH_2798 TRC_MRE_VMGRAPH_2798__enum,TRC_MRE_VMGRAPH_2798_size

// TRC_MRE_VMGRAPH_2807
#define TRC_MRE_VMGRAPH_2807_size ""
#define TRC_MRE_VMGRAPH_2807 TRC_MRE_VMGRAPH_2807__enum,TRC_MRE_VMGRAPH_2807_size

// TRC_MRE_VMGRAPH_2827
#define TRC_MRE_VMGRAPH_2827_size "dddddd"
#define TRC_MRE_VMGRAPH_2827 TRC_MRE_VMGRAPH_2827__enum,TRC_MRE_VMGRAPH_2827_size

// TRC_MRE_VMGRAPH_2836
#define TRC_MRE_VMGRAPH_2836_size ""
#define TRC_MRE_VMGRAPH_2836 TRC_MRE_VMGRAPH_2836__enum,TRC_MRE_VMGRAPH_2836_size

// TRC_MRE_VMGRAPH_2955
#define TRC_MRE_VMGRAPH_2955_size ""
#define TRC_MRE_VMGRAPH_2955 TRC_MRE_VMGRAPH_2955__enum,TRC_MRE_VMGRAPH_2955_size

// TRC_MRE_VMGRAPH_2968
#define TRC_MRE_VMGRAPH_2968_size ""
#define TRC_MRE_VMGRAPH_2968 TRC_MRE_VMGRAPH_2968__enum,TRC_MRE_VMGRAPH_2968_size

// TRC_MRE_VMGRAPH_2994
#define TRC_MRE_VMGRAPH_2994_size "dddd"
#define TRC_MRE_VMGRAPH_2994 TRC_MRE_VMGRAPH_2994__enum,TRC_MRE_VMGRAPH_2994_size

// TRC_MRE_VMGRAPH_2995
#define TRC_MRE_VMGRAPH_2995_size "dddd"
#define TRC_MRE_VMGRAPH_2995 TRC_MRE_VMGRAPH_2995__enum,TRC_MRE_VMGRAPH_2995_size

// TRC_MRE_VMGRAPH_3000
#define TRC_MRE_VMGRAPH_3000_size "d"
#define TRC_MRE_VMGRAPH_3000 TRC_MRE_VMGRAPH_3000__enum,TRC_MRE_VMGRAPH_3000_size

// TRC_MRE_VMGRAPH_3006
#define TRC_MRE_VMGRAPH_3006_size ""
#define TRC_MRE_VMGRAPH_3006 TRC_MRE_VMGRAPH_3006__enum,TRC_MRE_VMGRAPH_3006_size

// TRC_MRE_VMGRAPH_3034
#define TRC_MRE_VMGRAPH_3034_size "dd"
#define TRC_MRE_VMGRAPH_3034 TRC_MRE_VMGRAPH_3034__enum,TRC_MRE_VMGRAPH_3034_size

// TRC_MRE_VMGRAPH_3066
#define TRC_MRE_VMGRAPH_3066_size "d"
#define TRC_MRE_VMGRAPH_3066 TRC_MRE_VMGRAPH_3066__enum,TRC_MRE_VMGRAPH_3066_size

// TRC_MRE_VMGRAPH_3073
#define TRC_MRE_VMGRAPH_3073_size "d"
#define TRC_MRE_VMGRAPH_3073 TRC_MRE_VMGRAPH_3073__enum,TRC_MRE_VMGRAPH_3073_size

// TRC_MRE_VMGRAPH_3079
#define TRC_MRE_VMGRAPH_3079_size "d"
#define TRC_MRE_VMGRAPH_3079 TRC_MRE_VMGRAPH_3079__enum,TRC_MRE_VMGRAPH_3079_size

// TRC_MRE_VMGRAPH_3099
#define TRC_MRE_VMGRAPH_3099_size ""
#define TRC_MRE_VMGRAPH_3099 TRC_MRE_VMGRAPH_3099__enum,TRC_MRE_VMGRAPH_3099_size

// TRC_MRE_VMGRAPH_3148
#define TRC_MRE_VMGRAPH_3148_size ""
#define TRC_MRE_VMGRAPH_3148 TRC_MRE_VMGRAPH_3148__enum,TRC_MRE_VMGRAPH_3148_size

// TRC_MRE_VMGRAPH_3156
#define TRC_MRE_VMGRAPH_3156_size ""
#define TRC_MRE_VMGRAPH_3156 TRC_MRE_VMGRAPH_3156__enum,TRC_MRE_VMGRAPH_3156_size

// TRC_MRE_VMGRAPH_3370
#define TRC_MRE_VMGRAPH_3370_size ""
#define TRC_MRE_VMGRAPH_3370 TRC_MRE_VMGRAPH_3370__enum,TRC_MRE_VMGRAPH_3370_size

// TRC_MRE_VMGRAPH_3375
#define TRC_MRE_VMGRAPH_3375_size ""
#define TRC_MRE_VMGRAPH_3375 TRC_MRE_VMGRAPH_3375__enum,TRC_MRE_VMGRAPH_3375_size

// TRC_MRE_VMGRAPH_3391
#define TRC_MRE_VMGRAPH_3391_size "dd"
#define TRC_MRE_VMGRAPH_3391 TRC_MRE_VMGRAPH_3391__enum,TRC_MRE_VMGRAPH_3391_size

// TRC_MRE_VMGRAPH_3472
#define TRC_MRE_VMGRAPH_3472_size ""
#define TRC_MRE_VMGRAPH_3472 TRC_MRE_VMGRAPH_3472__enum,TRC_MRE_VMGRAPH_3472_size

// TRC_MRE_VMGRAPH_3475
#define TRC_MRE_VMGRAPH_3475_size ""
#define TRC_MRE_VMGRAPH_3475 TRC_MRE_VMGRAPH_3475__enum,TRC_MRE_VMGRAPH_3475_size

// TRC_MRE_VMGRAPH_3482
#define TRC_MRE_VMGRAPH_3482_size ""
#define TRC_MRE_VMGRAPH_3482 TRC_MRE_VMGRAPH_3482__enum,TRC_MRE_VMGRAPH_3482_size

// TRC_MRE_VMGRAPH_3497
#define TRC_MRE_VMGRAPH_3497_size ""
#define TRC_MRE_VMGRAPH_3497 TRC_MRE_VMGRAPH_3497__enum,TRC_MRE_VMGRAPH_3497_size

// TRC_MRE_VMGRAPH_3530
#define TRC_MRE_VMGRAPH_3530_size ""
#define TRC_MRE_VMGRAPH_3530 TRC_MRE_VMGRAPH_3530__enum,TRC_MRE_VMGRAPH_3530_size

// TRC_MRE_VMGRAPH_3550
#define TRC_MRE_VMGRAPH_3550_size ""
#define TRC_MRE_VMGRAPH_3550 TRC_MRE_VMGRAPH_3550__enum,TRC_MRE_VMGRAPH_3550_size

// TRC_MRE_VMGRAPH_3553
#define TRC_MRE_VMGRAPH_3553_size ""
#define TRC_MRE_VMGRAPH_3553 TRC_MRE_VMGRAPH_3553__enum,TRC_MRE_VMGRAPH_3553_size

// TRC_MRE_VMGRAPH_3560
#define TRC_MRE_VMGRAPH_3560_size ""
#define TRC_MRE_VMGRAPH_3560 TRC_MRE_VMGRAPH_3560__enum,TRC_MRE_VMGRAPH_3560_size

// TRC_MRE_VMGRAPH_3627
#define TRC_MRE_VMGRAPH_3627_size ""
#define TRC_MRE_VMGRAPH_3627 TRC_MRE_VMGRAPH_3627__enum,TRC_MRE_VMGRAPH_3627_size

// TRC_MRE_VMGRAPH_3631
#define TRC_MRE_VMGRAPH_3631_size ""
#define TRC_MRE_VMGRAPH_3631 TRC_MRE_VMGRAPH_3631__enum,TRC_MRE_VMGRAPH_3631_size

// TRC_MRE_VMGRAPH_3637
#define TRC_MRE_VMGRAPH_3637_size ""
#define TRC_MRE_VMGRAPH_3637 TRC_MRE_VMGRAPH_3637__enum,TRC_MRE_VMGRAPH_3637_size

// TRC_MRE_VMGRAPH_3649
#define TRC_MRE_VMGRAPH_3649_size ""
#define TRC_MRE_VMGRAPH_3649 TRC_MRE_VMGRAPH_3649__enum,TRC_MRE_VMGRAPH_3649_size

// TRC_MRE_VMGRAPH_3670
#define TRC_MRE_VMGRAPH_3670_size ""
#define TRC_MRE_VMGRAPH_3670 TRC_MRE_VMGRAPH_3670__enum,TRC_MRE_VMGRAPH_3670_size

// TRC_MRE_VMGRAPH_3713
#define TRC_MRE_VMGRAPH_3713_size ""
#define TRC_MRE_VMGRAPH_3713 TRC_MRE_VMGRAPH_3713__enum,TRC_MRE_VMGRAPH_3713_size

// TRC_MRE_VMGRAPH_3773
#define TRC_MRE_VMGRAPH_3773_size ""
#define TRC_MRE_VMGRAPH_3773 TRC_MRE_VMGRAPH_3773__enum,TRC_MRE_VMGRAPH_3773_size

// TRC_MRE_VMGRAPH_3796
#define TRC_MRE_VMGRAPH_3796_size "d"
#define TRC_MRE_VMGRAPH_3796 TRC_MRE_VMGRAPH_3796__enum,TRC_MRE_VMGRAPH_3796_size

// TRC_MRE_VMGRAPH_3802
#define TRC_MRE_VMGRAPH_3802_size ""
#define TRC_MRE_VMGRAPH_3802 TRC_MRE_VMGRAPH_3802__enum,TRC_MRE_VMGRAPH_3802_size

// TRC_MRE_VMGRAPH_3840
#define TRC_MRE_VMGRAPH_3840_size ""
#define TRC_MRE_VMGRAPH_3840 TRC_MRE_VMGRAPH_3840__enum,TRC_MRE_VMGRAPH_3840_size

// TRC_MRE_VMGRAPH_3863
#define TRC_MRE_VMGRAPH_3863_size ""
#define TRC_MRE_VMGRAPH_3863 TRC_MRE_VMGRAPH_3863__enum,TRC_MRE_VMGRAPH_3863_size

// TRC_MRE_VMGRAPH_3873
#define TRC_MRE_VMGRAPH_3873_size ""
#define TRC_MRE_VMGRAPH_3873 TRC_MRE_VMGRAPH_3873__enum,TRC_MRE_VMGRAPH_3873_size

// TRC_MRE_VMGRAPH_3879
#define TRC_MRE_VMGRAPH_3879_size ""
#define TRC_MRE_VMGRAPH_3879 TRC_MRE_VMGRAPH_3879__enum,TRC_MRE_VMGRAPH_3879_size

// TRC_MRE_VMGRAPH_3891
#define TRC_MRE_VMGRAPH_3891_size ""
#define TRC_MRE_VMGRAPH_3891 TRC_MRE_VMGRAPH_3891__enum,TRC_MRE_VMGRAPH_3891_size

// TRC_MRE_VMGRAPH_3897
#define TRC_MRE_VMGRAPH_3897_size ""
#define TRC_MRE_VMGRAPH_3897 TRC_MRE_VMGRAPH_3897__enum,TRC_MRE_VMGRAPH_3897_size

// TRC_MRE_VMGRAPH_3928
#define TRC_MRE_VMGRAPH_3928_size ""
#define TRC_MRE_VMGRAPH_3928 TRC_MRE_VMGRAPH_3928__enum,TRC_MRE_VMGRAPH_3928_size

// TRC_MRE_VMGRAPH_3934
#define TRC_MRE_VMGRAPH_3934_size ""
#define TRC_MRE_VMGRAPH_3934 TRC_MRE_VMGRAPH_3934__enum,TRC_MRE_VMGRAPH_3934_size

// TRC_MRE_VMGRAPH_3961
#define TRC_MRE_VMGRAPH_3961_size "d"
#define TRC_MRE_VMGRAPH_3961 TRC_MRE_VMGRAPH_3961__enum,TRC_MRE_VMGRAPH_3961_size

// TRC_MRE_VMGRAPH_3964
#define TRC_MRE_VMGRAPH_3964_size ""
#define TRC_MRE_VMGRAPH_3964 TRC_MRE_VMGRAPH_3964__enum,TRC_MRE_VMGRAPH_3964_size

// TRC_MRE_VMGRAPH_3977
#define TRC_MRE_VMGRAPH_3977_size ""
#define TRC_MRE_VMGRAPH_3977 TRC_MRE_VMGRAPH_3977__enum,TRC_MRE_VMGRAPH_3977_size

// TRC_MRE_VMGRAPH_3987
#define TRC_MRE_VMGRAPH_3987_size ""
#define TRC_MRE_VMGRAPH_3987 TRC_MRE_VMGRAPH_3987__enum,TRC_MRE_VMGRAPH_3987_size

// TRC_MRE_VMGRAPH_4022
#define TRC_MRE_VMGRAPH_4022_size ""
#define TRC_MRE_VMGRAPH_4022 TRC_MRE_VMGRAPH_4022__enum,TRC_MRE_VMGRAPH_4022_size

// TRC_MRE_VMGRAPH_4035
#define TRC_MRE_VMGRAPH_4035_size ""
#define TRC_MRE_VMGRAPH_4035 TRC_MRE_VMGRAPH_4035__enum,TRC_MRE_VMGRAPH_4035_size

// TRC_MRE_VMGRAPH_4045
#define TRC_MRE_VMGRAPH_4045_size ""
#define TRC_MRE_VMGRAPH_4045 TRC_MRE_VMGRAPH_4045__enum,TRC_MRE_VMGRAPH_4045_size

// TRC_MRE_VMGRAPH_4082
#define TRC_MRE_VMGRAPH_4082_size ""
#define TRC_MRE_VMGRAPH_4082 TRC_MRE_VMGRAPH_4082__enum,TRC_MRE_VMGRAPH_4082_size

// TRC_MRE_VMGRAPH_4125
#define TRC_MRE_VMGRAPH_4125_size ""
#define TRC_MRE_VMGRAPH_4125 TRC_MRE_VMGRAPH_4125__enum,TRC_MRE_VMGRAPH_4125_size

// TRC_MRE_VMGRAPH_4135
#define TRC_MRE_VMGRAPH_4135_size ""
#define TRC_MRE_VMGRAPH_4135 TRC_MRE_VMGRAPH_4135__enum,TRC_MRE_VMGRAPH_4135_size

// TRC_MRE_VMGRAPH_4153
#define TRC_MRE_VMGRAPH_4153_size "ddddd"
#define TRC_MRE_VMGRAPH_4153 TRC_MRE_VMGRAPH_4153__enum,TRC_MRE_VMGRAPH_4153_size

// TRC_MRE_VMGRAPH_4157
#define TRC_MRE_VMGRAPH_4157_size ""
#define TRC_MRE_VMGRAPH_4157 TRC_MRE_VMGRAPH_4157__enum,TRC_MRE_VMGRAPH_4157_size

// TRC_MRE_VMGRAPH_4165
#define TRC_MRE_VMGRAPH_4165_size "d"
#define TRC_MRE_VMGRAPH_4165 TRC_MRE_VMGRAPH_4165__enum,TRC_MRE_VMGRAPH_4165_size

// TRC_MRE_VMGRAPH_4176
#define TRC_MRE_VMGRAPH_4176_size "d"
#define TRC_MRE_VMGRAPH_4176 TRC_MRE_VMGRAPH_4176__enum,TRC_MRE_VMGRAPH_4176_size

// TRC_MRE_VMGRAPH_4192
#define TRC_MRE_VMGRAPH_4192_size "ddddd"
#define TRC_MRE_VMGRAPH_4192 TRC_MRE_VMGRAPH_4192__enum,TRC_MRE_VMGRAPH_4192_size

// TRC_MRE_VMGRAPH_4196
#define TRC_MRE_VMGRAPH_4196_size ""
#define TRC_MRE_VMGRAPH_4196 TRC_MRE_VMGRAPH_4196__enum,TRC_MRE_VMGRAPH_4196_size

// TRC_MRE_VMGRAPH_4204
#define TRC_MRE_VMGRAPH_4204_size "d"
#define TRC_MRE_VMGRAPH_4204 TRC_MRE_VMGRAPH_4204__enum,TRC_MRE_VMGRAPH_4204_size

// TRC_MRE_VMGRAPH_4213
#define TRC_MRE_VMGRAPH_4213_size "d"
#define TRC_MRE_VMGRAPH_4213 TRC_MRE_VMGRAPH_4213__enum,TRC_MRE_VMGRAPH_4213_size

// TRC_MRE_VMGRAPH_4229
#define TRC_MRE_VMGRAPH_4229_size "ddd"
#define TRC_MRE_VMGRAPH_4229 TRC_MRE_VMGRAPH_4229__enum,TRC_MRE_VMGRAPH_4229_size

// TRC_MRE_VMGRAPH_4233
#define TRC_MRE_VMGRAPH_4233_size ""
#define TRC_MRE_VMGRAPH_4233 TRC_MRE_VMGRAPH_4233__enum,TRC_MRE_VMGRAPH_4233_size

// TRC_MRE_VMGRAPH_4239
#define TRC_MRE_VMGRAPH_4239_size "d"
#define TRC_MRE_VMGRAPH_4239 TRC_MRE_VMGRAPH_4239__enum,TRC_MRE_VMGRAPH_4239_size

// TRC_MRE_VMGRAPH_4255
#define TRC_MRE_VMGRAPH_4255_size "ddddd"
#define TRC_MRE_VMGRAPH_4255 TRC_MRE_VMGRAPH_4255__enum,TRC_MRE_VMGRAPH_4255_size

// TRC_MRE_VMGRAPH_4259
#define TRC_MRE_VMGRAPH_4259_size ""
#define TRC_MRE_VMGRAPH_4259 TRC_MRE_VMGRAPH_4259__enum,TRC_MRE_VMGRAPH_4259_size

// TRC_MRE_VMGRAPH_4265
#define TRC_MRE_VMGRAPH_4265_size "d"
#define TRC_MRE_VMGRAPH_4265 TRC_MRE_VMGRAPH_4265__enum,TRC_MRE_VMGRAPH_4265_size

// TRC_MRE_VMGRAPH_4287
#define TRC_MRE_VMGRAPH_4287_size "dddd"
#define TRC_MRE_VMGRAPH_4287 TRC_MRE_VMGRAPH_4287__enum,TRC_MRE_VMGRAPH_4287_size

// TRC_MRE_VMGRAPH_4329
#define TRC_MRE_VMGRAPH_4329_size "d"
#define TRC_MRE_VMGRAPH_4329 TRC_MRE_VMGRAPH_4329__enum,TRC_MRE_VMGRAPH_4329_size

// TRC_MRE_VMGRAPH_4360
#define TRC_MRE_VMGRAPH_4360_size "dddd"
#define TRC_MRE_VMGRAPH_4360 TRC_MRE_VMGRAPH_4360__enum,TRC_MRE_VMGRAPH_4360_size

// TRC_MRE_VMGRAPH_4369
#define TRC_MRE_VMGRAPH_4369_size "dddd"
#define TRC_MRE_VMGRAPH_4369 TRC_MRE_VMGRAPH_4369__enum,TRC_MRE_VMGRAPH_4369_size

// TRC_MRE_VMGRAPH_4411
#define TRC_MRE_VMGRAPH_4411_size "d"
#define TRC_MRE_VMGRAPH_4411 TRC_MRE_VMGRAPH_4411__enum,TRC_MRE_VMGRAPH_4411_size

// TRC_MRE_VMGRAPH_4472
#define TRC_MRE_VMGRAPH_4472_size "dddd"
#define TRC_MRE_VMGRAPH_4472 TRC_MRE_VMGRAPH_4472__enum,TRC_MRE_VMGRAPH_4472_size

// TRC_MRE_VMGRAPH_4502
#define TRC_MRE_VMGRAPH_4502_size "dddd"
#define TRC_MRE_VMGRAPH_4502 TRC_MRE_VMGRAPH_4502__enum,TRC_MRE_VMGRAPH_4502_size

// TRC_MRE_VMGRAPH_4541
#define TRC_MRE_VMGRAPH_4541_size "dddd"
#define TRC_MRE_VMGRAPH_4541 TRC_MRE_VMGRAPH_4541__enum,TRC_MRE_VMGRAPH_4541_size

// TRC_MRE_VMGRAPH_5091
#define TRC_MRE_VMGRAPH_5091_size "dddddd"
#define TRC_MRE_VMGRAPH_5091 TRC_MRE_VMGRAPH_5091__enum,TRC_MRE_VMGRAPH_5091_size

// TRC_MRE_VMGRAPH_5133
#define TRC_MRE_VMGRAPH_5133_size "dddddd"
#define TRC_MRE_VMGRAPH_5133 TRC_MRE_VMGRAPH_5133__enum,TRC_MRE_VMGRAPH_5133_size

// TRC_MRE_VMGRAPH_5194
#define TRC_MRE_VMGRAPH_5194_size ""
#define TRC_MRE_VMGRAPH_5194 TRC_MRE_VMGRAPH_5194__enum,TRC_MRE_VMGRAPH_5194_size

// TRC_MRE_VMGRAPH_5200
#define TRC_MRE_VMGRAPH_5200_size ""
#define TRC_MRE_VMGRAPH_5200 TRC_MRE_VMGRAPH_5200__enum,TRC_MRE_VMGRAPH_5200_size

// TRC_MRE_VMGRAPH_5239
#define TRC_MRE_VMGRAPH_5239_size ""
#define TRC_MRE_VMGRAPH_5239 TRC_MRE_VMGRAPH_5239__enum,TRC_MRE_VMGRAPH_5239_size

// TRC_MRE_VMGRAPH_5253
#define TRC_MRE_VMGRAPH_5253_size ""
#define TRC_MRE_VMGRAPH_5253 TRC_MRE_VMGRAPH_5253__enum,TRC_MRE_VMGRAPH_5253_size

// TRC_MRE_VMGRAPH_5260
#define TRC_MRE_VMGRAPH_5260_size "ddd"
#define TRC_MRE_VMGRAPH_5260 TRC_MRE_VMGRAPH_5260__enum,TRC_MRE_VMGRAPH_5260_size

// TRC_MRE_VMGRAPH_5276
#define TRC_MRE_VMGRAPH_5276_size ""
#define TRC_MRE_VMGRAPH_5276 TRC_MRE_VMGRAPH_5276__enum,TRC_MRE_VMGRAPH_5276_size

// TRC_MRE_VMGRAPH_5288
#define TRC_MRE_VMGRAPH_5288_size ""
#define TRC_MRE_VMGRAPH_5288 TRC_MRE_VMGRAPH_5288__enum,TRC_MRE_VMGRAPH_5288_size

// TRC_MRE_VMGRAPH_5294
#define TRC_MRE_VMGRAPH_5294_size ""
#define TRC_MRE_VMGRAPH_5294 TRC_MRE_VMGRAPH_5294__enum,TRC_MRE_VMGRAPH_5294_size

// TRC_MRE_VMGRAPH_5300
#define TRC_MRE_VMGRAPH_5300_size ""
#define TRC_MRE_VMGRAPH_5300 TRC_MRE_VMGRAPH_5300__enum,TRC_MRE_VMGRAPH_5300_size

// TRC_MRE_VMGRAPH_5328
#define TRC_MRE_VMGRAPH_5328_size ""
#define TRC_MRE_VMGRAPH_5328 TRC_MRE_VMGRAPH_5328__enum,TRC_MRE_VMGRAPH_5328_size

// TRC_MRE_VMGRAPH_5332
#define TRC_MRE_VMGRAPH_5332_size ""
#define TRC_MRE_VMGRAPH_5332 TRC_MRE_VMGRAPH_5332__enum,TRC_MRE_VMGRAPH_5332_size

// TRC_MRE_VMGRAPH_5342
#define TRC_MRE_VMGRAPH_5342_size ""
#define TRC_MRE_VMGRAPH_5342 TRC_MRE_VMGRAPH_5342__enum,TRC_MRE_VMGRAPH_5342_size

// TRC_MRE_VMGRAPH_5354
#define TRC_MRE_VMGRAPH_5354_size "dd"
#define TRC_MRE_VMGRAPH_5354 TRC_MRE_VMGRAPH_5354__enum,TRC_MRE_VMGRAPH_5354_size

// TRC_MRE_VMGRAPH_5416
#define TRC_MRE_VMGRAPH_5416_size "d"
#define TRC_MRE_VMGRAPH_5416 TRC_MRE_VMGRAPH_5416__enum,TRC_MRE_VMGRAPH_5416_size

// TRC_MRE_VMGRAPH_5420
#define TRC_MRE_VMGRAPH_5420_size ""
#define TRC_MRE_VMGRAPH_5420 TRC_MRE_VMGRAPH_5420__enum,TRC_MRE_VMGRAPH_5420_size

// TRC_MRE_VMGRAPH_5436
#define TRC_MRE_VMGRAPH_5436_size "dd"
#define TRC_MRE_VMGRAPH_5436 TRC_MRE_VMGRAPH_5436__enum,TRC_MRE_VMGRAPH_5436_size

// TRC_MRE_VMGRAPH_5448
#define TRC_MRE_VMGRAPH_5448_size "d"
#define TRC_MRE_VMGRAPH_5448 TRC_MRE_VMGRAPH_5448__enum,TRC_MRE_VMGRAPH_5448_size

// TRC_MRE_VMGRAPH_5495
#define TRC_MRE_VMGRAPH_5495_size "dd"
#define TRC_MRE_VMGRAPH_5495 TRC_MRE_VMGRAPH_5495__enum,TRC_MRE_VMGRAPH_5495_size

// TRC_MRE_VMGRAPH_5499
#define TRC_MRE_VMGRAPH_5499_size ""
#define TRC_MRE_VMGRAPH_5499 TRC_MRE_VMGRAPH_5499__enum,TRC_MRE_VMGRAPH_5499_size

// TRC_MRE_VMGRAPH_5505
#define TRC_MRE_VMGRAPH_5505_size ""
#define TRC_MRE_VMGRAPH_5505 TRC_MRE_VMGRAPH_5505__enum,TRC_MRE_VMGRAPH_5505_size

// TRC_MRE_VMGRAPH_5512
#define TRC_MRE_VMGRAPH_5512_size ""
#define TRC_MRE_VMGRAPH_5512 TRC_MRE_VMGRAPH_5512__enum,TRC_MRE_VMGRAPH_5512_size

// TRC_MRE_VMGRAPH_5541
#define TRC_MRE_VMGRAPH_5541_size "d"
#define TRC_MRE_VMGRAPH_5541 TRC_MRE_VMGRAPH_5541__enum,TRC_MRE_VMGRAPH_5541_size

// TRC_MRE_VMGRAPH_5563
#define TRC_MRE_VMGRAPH_5563_size ""
#define TRC_MRE_VMGRAPH_5563 TRC_MRE_VMGRAPH_5563__enum,TRC_MRE_VMGRAPH_5563_size

// TRC_MRE_VMGRAPH_5569
#define TRC_MRE_VMGRAPH_5569_size ""
#define TRC_MRE_VMGRAPH_5569 TRC_MRE_VMGRAPH_5569__enum,TRC_MRE_VMGRAPH_5569_size

// TRC_MRE_VMGRAPH_5621
#define TRC_MRE_VMGRAPH_5621_size "d"
#define TRC_MRE_VMGRAPH_5621 TRC_MRE_VMGRAPH_5621__enum,TRC_MRE_VMGRAPH_5621_size

// TRC_MRE_VMGRAPH_5644
#define TRC_MRE_VMGRAPH_5644_size ""
#define TRC_MRE_VMGRAPH_5644 TRC_MRE_VMGRAPH_5644__enum,TRC_MRE_VMGRAPH_5644_size

// TRC_MRE_VMGRAPH_5656
#define TRC_MRE_VMGRAPH_5656_size "dddddd"
#define TRC_MRE_VMGRAPH_5656 TRC_MRE_VMGRAPH_5656__enum,TRC_MRE_VMGRAPH_5656_size

// TRC_MRE_VMGRAPH_5691
#define TRC_MRE_VMGRAPH_5691_size ""
#define TRC_MRE_VMGRAPH_5691 TRC_MRE_VMGRAPH_5691__enum,TRC_MRE_VMGRAPH_5691_size

// TRC_MRE_VMGRAPH_5692
#define TRC_MRE_VMGRAPH_5692_size "d"
#define TRC_MRE_VMGRAPH_5692 TRC_MRE_VMGRAPH_5692__enum,TRC_MRE_VMGRAPH_5692_size

// TRC_MRE_VMGRAPH_5734
#define TRC_MRE_VMGRAPH_5734_size ""
#define TRC_MRE_VMGRAPH_5734 TRC_MRE_VMGRAPH_5734__enum,TRC_MRE_VMGRAPH_5734_size

// TRC_MRE_VMGRAPH_5737
#define TRC_MRE_VMGRAPH_5737_size ""
#define TRC_MRE_VMGRAPH_5737 TRC_MRE_VMGRAPH_5737__enum,TRC_MRE_VMGRAPH_5737_size

// TRC_MRE_VMGRAPH_5750
#define TRC_MRE_VMGRAPH_5750_size "dddddd"
#define TRC_MRE_VMGRAPH_5750 TRC_MRE_VMGRAPH_5750__enum,TRC_MRE_VMGRAPH_5750_size

// TRC_MRE_VMGRAPH_5752
#define TRC_MRE_VMGRAPH_5752_size "dd"
#define TRC_MRE_VMGRAPH_5752 TRC_MRE_VMGRAPH_5752__enum,TRC_MRE_VMGRAPH_5752_size

// TRC_MRE_VMGRAPH_5761
#define TRC_MRE_VMGRAPH_5761_size "dd"
#define TRC_MRE_VMGRAPH_5761 TRC_MRE_VMGRAPH_5761__enum,TRC_MRE_VMGRAPH_5761_size

// TRC_MRE_VMGRAPH_5771
#define TRC_MRE_VMGRAPH_5771_size "dddd"
#define TRC_MRE_VMGRAPH_5771 TRC_MRE_VMGRAPH_5771__enum,TRC_MRE_VMGRAPH_5771_size

// TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_BEGIN
#define TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_BEGIN_size "dddd"
#define TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_BEGIN TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_BEGIN__enum,TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_BEGIN_size

// TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_END
#define TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_END_size "ddd"
#define TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_END TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_END__enum,TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_END_size

// TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_CREATE_LAYER_FAIL
#define TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_CREATE_LAYER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_CREATE_LAYER_FAIL TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_CREATE_LAYER_FAIL__enum,TRC_MRE_VMGRAPH_ABLT_ASM_CACHE_FREE_CB_CREATE_LAYER_FAIL_size

// TRC_MRE_VMGRAPH_ABLT_EXIT
#define TRC_MRE_VMGRAPH_ABLT_EXIT_size "dddd"
#define TRC_MRE_VMGRAPH_ABLT_EXIT TRC_MRE_VMGRAPH_ABLT_EXIT__enum,TRC_MRE_VMGRAPH_ABLT_EXIT_size

// TRC_MRE_VMGRAPH_ABLT_INIT_BEGIN
#define TRC_MRE_VMGRAPH_ABLT_INIT_BEGIN_size "dddd"
#define TRC_MRE_VMGRAPH_ABLT_INIT_BEGIN TRC_MRE_VMGRAPH_ABLT_INIT_BEGIN__enum,TRC_MRE_VMGRAPH_ABLT_INIT_BEGIN_size

// TRC_MRE_VMGRAPH_ABLT_INIT_END
#define TRC_MRE_VMGRAPH_ABLT_INIT_END_size "dddd"
#define TRC_MRE_VMGRAPH_ABLT_INIT_END TRC_MRE_VMGRAPH_ABLT_INIT_END__enum,TRC_MRE_VMGRAPH_ABLT_INIT_END_size

// TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_DOUBLE_LAYER_FAIL
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_DOUBLE_LAYER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_DOUBLE_LAYER_FAIL TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_DOUBLE_LAYER_FAIL__enum,TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_DOUBLE_LAYER_FAIL_size

// TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_SINGLE_LAYER_FAIL
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_SINGLE_LAYER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_SINGLE_LAYER_FAIL TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_SINGLE_LAYER_FAIL__enum,TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_SINGLE_LAYER_FAIL_size

// TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_A_BUFFER_FAIL
#define TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_A_BUFFER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_A_BUFFER_FAIL TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_A_BUFFER_FAIL__enum,TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_A_BUFFER_FAIL_size

// TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_B_BUFFER_FAIL
#define TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_B_BUFFER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_B_BUFFER_FAIL TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_B_BUFFER_FAIL__enum,TRC_MRE_VMGRAPH_ABLT_INIT_ALLOC_B_BUFFER_FAIL_size

// TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_UI_DOUBLE_LAYER_SUCC
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_UI_DOUBLE_LAYER_SUCC_size "dd"
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_UI_DOUBLE_LAYER_SUCC TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_UI_DOUBLE_LAYER_SUCC__enum,TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_UI_DOUBLE_LAYER_SUCC_size

// TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_SINGLE_LAYER_SUCC
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_SINGLE_LAYER_SUCC_size "dd"
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_SINGLE_LAYER_SUCC TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_SINGLE_LAYER_SUCC__enum,TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_SINGLE_LAYER_SUCC_size

// TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_DOUBLE_LAYER_SUCC
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_DOUBLE_LAYER_SUCC_size "dd"
#define TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_DOUBLE_LAYER_SUCC TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_DOUBLE_LAYER_SUCC__enum,TRC_MRE_VMGRAPH_ABLT_INIT_CREATE_ASM_DOUBLE_LAYER_SUCC_size

// TRC_MRE_VMGRAPH_ABLT_MDI_START
#define TRC_MRE_VMGRAPH_ABLT_MDI_START_size "dddd"
#define TRC_MRE_VMGRAPH_ABLT_MDI_START TRC_MRE_VMGRAPH_ABLT_MDI_START__enum,TRC_MRE_VMGRAPH_ABLT_MDI_START_size

// TRC_MRE_VMGRAPH_ABLT_MDI_END
#define TRC_MRE_VMGRAPH_ABLT_MDI_END_size ""
#define TRC_MRE_VMGRAPH_ABLT_MDI_END TRC_MRE_VMGRAPH_ABLT_MDI_END__enum,TRC_MRE_VMGRAPH_ABLT_MDI_END_size

// TRC_MRE_VMGRAPH_ABLT_FLUSH
#define TRC_MRE_VMGRAPH_ABLT_FLUSH_size "dddd"
#define TRC_MRE_VMGRAPH_ABLT_FLUSH TRC_MRE_VMGRAPH_ABLT_FLUSH__enum,TRC_MRE_VMGRAPH_ABLT_FLUSH_size

// TRC_MRE_VMGRAPH_ABLT_FLUSH_FLATTEN_FAIL
#define TRC_MRE_VMGRAPH_ABLT_FLUSH_FLATTEN_FAIL_size "d"
#define TRC_MRE_VMGRAPH_ABLT_FLUSH_FLATTEN_FAIL TRC_MRE_VMGRAPH_ABLT_FLUSH_FLATTEN_FAIL__enum,TRC_MRE_VMGRAPH_ABLT_FLUSH_FLATTEN_FAIL_size

// TRC_MRE_VMGRAPH_ABLT_MDI_START_BLT_LAYER
#define TRC_MRE_VMGRAPH_ABLT_MDI_START_BLT_LAYER_size "dddd"
#define TRC_MRE_VMGRAPH_ABLT_MDI_START_BLT_LAYER TRC_MRE_VMGRAPH_ABLT_MDI_START_BLT_LAYER__enum,TRC_MRE_VMGRAPH_ABLT_MDI_START_BLT_LAYER_size

// TRC_MRE_VMGRAPH_ABLT_MDI_START_SET_BLT_LAYER_FAIL
#define TRC_MRE_VMGRAPH_ABLT_MDI_START_SET_BLT_LAYER_FAIL_size "d"
#define TRC_MRE_VMGRAPH_ABLT_MDI_START_SET_BLT_LAYER_FAIL TRC_MRE_VMGRAPH_ABLT_MDI_START_SET_BLT_LAYER_FAIL__enum,TRC_MRE_VMGRAPH_ABLT_MDI_START_SET_BLT_LAYER_FAIL_size

// TRC_MRE_VMIO_246
#define TRC_MRE_VMIO_246_size "ddd"
#define TRC_MRE_VMIO_246 TRC_MRE_VMIO_246__enum,TRC_MRE_VMIO_246_size

// TRC_MRE_VMIO_272
#define TRC_MRE_VMIO_272_size "d"
#define TRC_MRE_VMIO_272 TRC_MRE_VMIO_272__enum,TRC_MRE_VMIO_272_size

// TRC_MRE_VMIO_280
#define TRC_MRE_VMIO_280_size "d"
#define TRC_MRE_VMIO_280 TRC_MRE_VMIO_280__enum,TRC_MRE_VMIO_280_size

// TRC_MRE_VMIO_287
#define TRC_MRE_VMIO_287_size "d"
#define TRC_MRE_VMIO_287 TRC_MRE_VMIO_287__enum,TRC_MRE_VMIO_287_size

// TRC_MRE_VMIO_291
#define TRC_MRE_VMIO_291_size "ddd"
#define TRC_MRE_VMIO_291 TRC_MRE_VMIO_291__enum,TRC_MRE_VMIO_291_size

// TRC_MRE_VMIO_335
#define TRC_MRE_VMIO_335_size "d"
#define TRC_MRE_VMIO_335 TRC_MRE_VMIO_335__enum,TRC_MRE_VMIO_335_size

// TRC_MRE_VMIO_339
#define TRC_MRE_VMIO_339_size "dd"
#define TRC_MRE_VMIO_339 TRC_MRE_VMIO_339__enum,TRC_MRE_VMIO_339_size

// TRC_MRE_VMIO_344
#define TRC_MRE_VMIO_344_size "d"
#define TRC_MRE_VMIO_344 TRC_MRE_VMIO_344__enum,TRC_MRE_VMIO_344_size

// TRC_MRE_VMIO_418
#define TRC_MRE_VMIO_418_size "d"
#define TRC_MRE_VMIO_418 TRC_MRE_VMIO_418__enum,TRC_MRE_VMIO_418_size

// TRC_MRE_VMIO_420
#define TRC_MRE_VMIO_420_size "d"
#define TRC_MRE_VMIO_420 TRC_MRE_VMIO_420__enum,TRC_MRE_VMIO_420_size

// TRC_MRE_VMIO_518
#define TRC_MRE_VMIO_518_size ""
#define TRC_MRE_VMIO_518 TRC_MRE_VMIO_518__enum,TRC_MRE_VMIO_518_size

// TRC_MRE_VMIO_523
#define TRC_MRE_VMIO_523_size ""
#define TRC_MRE_VMIO_523 TRC_MRE_VMIO_523__enum,TRC_MRE_VMIO_523_size

// TRC_MRE_VMIO_533
#define TRC_MRE_VMIO_533_size "d"
#define TRC_MRE_VMIO_533 TRC_MRE_VMIO_533__enum,TRC_MRE_VMIO_533_size

// TRC_MRE_VMIO_543
#define TRC_MRE_VMIO_543_size ""
#define TRC_MRE_VMIO_543 TRC_MRE_VMIO_543__enum,TRC_MRE_VMIO_543_size

// TRC_MRE_VMIO_552
#define TRC_MRE_VMIO_552_size ""
#define TRC_MRE_VMIO_552 TRC_MRE_VMIO_552__enum,TRC_MRE_VMIO_552_size

// TRC_MRE_VMIO_559
#define TRC_MRE_VMIO_559_size "d"
#define TRC_MRE_VMIO_559 TRC_MRE_VMIO_559__enum,TRC_MRE_VMIO_559_size

// TRC_MRE_VMIO_571
#define TRC_MRE_VMIO_571_size ""
#define TRC_MRE_VMIO_571 TRC_MRE_VMIO_571__enum,TRC_MRE_VMIO_571_size

// TRC_MRE_VMIO_576
#define TRC_MRE_VMIO_576_size ""
#define TRC_MRE_VMIO_576 TRC_MRE_VMIO_576__enum,TRC_MRE_VMIO_576_size

// TRC_MRE_VMIO_582
#define TRC_MRE_VMIO_582_size "d"
#define TRC_MRE_VMIO_582 TRC_MRE_VMIO_582__enum,TRC_MRE_VMIO_582_size

// TRC_MRE_VMIO_587
#define TRC_MRE_VMIO_587_size "d"
#define TRC_MRE_VMIO_587 TRC_MRE_VMIO_587__enum,TRC_MRE_VMIO_587_size

// TRC_MRE_VMIO_597
#define TRC_MRE_VMIO_597_size ""
#define TRC_MRE_VMIO_597 TRC_MRE_VMIO_597__enum,TRC_MRE_VMIO_597_size

// TRC_MRE_VMIO_602
#define TRC_MRE_VMIO_602_size ""
#define TRC_MRE_VMIO_602 TRC_MRE_VMIO_602__enum,TRC_MRE_VMIO_602_size

// TRC_MRE_VMIO_615
#define TRC_MRE_VMIO_615_size "d"
#define TRC_MRE_VMIO_615 TRC_MRE_VMIO_615__enum,TRC_MRE_VMIO_615_size

// TRC_MRE_VMIO_655
#define TRC_MRE_VMIO_655_size ""
#define TRC_MRE_VMIO_655 TRC_MRE_VMIO_655__enum,TRC_MRE_VMIO_655_size

// TRC_MRE_VMIO_659
#define TRC_MRE_VMIO_659_size ""
#define TRC_MRE_VMIO_659 TRC_MRE_VMIO_659__enum,TRC_MRE_VMIO_659_size

// TRC_MRE_VMIO_664
#define TRC_MRE_VMIO_664_size ""
#define TRC_MRE_VMIO_664 TRC_MRE_VMIO_664__enum,TRC_MRE_VMIO_664_size

// TRC_MRE_VMIO_680
#define TRC_MRE_VMIO_680_size "dd"
#define TRC_MRE_VMIO_680 TRC_MRE_VMIO_680__enum,TRC_MRE_VMIO_680_size

// TRC_MRE_VMIO_719
#define TRC_MRE_VMIO_719_size "d"
#define TRC_MRE_VMIO_719 TRC_MRE_VMIO_719__enum,TRC_MRE_VMIO_719_size

// TRC_MRE_VMIO_733
#define TRC_MRE_VMIO_733_size ""
#define TRC_MRE_VMIO_733 TRC_MRE_VMIO_733__enum,TRC_MRE_VMIO_733_size

// TRC_MRE_VMIO_743
#define TRC_MRE_VMIO_743_size "dd"
#define TRC_MRE_VMIO_743 TRC_MRE_VMIO_743__enum,TRC_MRE_VMIO_743_size

// TRC_MRE_VMIO_771
#define TRC_MRE_VMIO_771_size "dd"
#define TRC_MRE_VMIO_771 TRC_MRE_VMIO_771__enum,TRC_MRE_VMIO_771_size

// TRC_MRE_VMIO_793
#define TRC_MRE_VMIO_793_size ""
#define TRC_MRE_VMIO_793 TRC_MRE_VMIO_793__enum,TRC_MRE_VMIO_793_size

// TRC_MRE_VMIO_796
#define TRC_MRE_VMIO_796_size ""
#define TRC_MRE_VMIO_796 TRC_MRE_VMIO_796__enum,TRC_MRE_VMIO_796_size

// TRC_MRE_VMIO_801
#define TRC_MRE_VMIO_801_size ""
#define TRC_MRE_VMIO_801 TRC_MRE_VMIO_801__enum,TRC_MRE_VMIO_801_size

// TRC_MRE_VMIO_814
#define TRC_MRE_VMIO_814_size "d"
#define TRC_MRE_VMIO_814 TRC_MRE_VMIO_814__enum,TRC_MRE_VMIO_814_size

// TRC_MRE_VMIO_833
#define TRC_MRE_VMIO_833_size "d"
#define TRC_MRE_VMIO_833 TRC_MRE_VMIO_833__enum,TRC_MRE_VMIO_833_size

// TRC_MRE_VMIO_844
#define TRC_MRE_VMIO_844_size ""
#define TRC_MRE_VMIO_844 TRC_MRE_VMIO_844__enum,TRC_MRE_VMIO_844_size

// TRC_MRE_VMIO_853
#define TRC_MRE_VMIO_853_size "d"
#define TRC_MRE_VMIO_853 TRC_MRE_VMIO_853__enum,TRC_MRE_VMIO_853_size

// TRC_MRE_VMIO_876
#define TRC_MRE_VMIO_876_size "d"
#define TRC_MRE_VMIO_876 TRC_MRE_VMIO_876__enum,TRC_MRE_VMIO_876_size

// TRC_MRE_VMIO_931
#define TRC_MRE_VMIO_931_size "d"
#define TRC_MRE_VMIO_931 TRC_MRE_VMIO_931__enum,TRC_MRE_VMIO_931_size

// TRC_MRE_VMIO_932
#define TRC_MRE_VMIO_932_size "d"
#define TRC_MRE_VMIO_932 TRC_MRE_VMIO_932__enum,TRC_MRE_VMIO_932_size

// TRC_MRE_VMIO_951
#define TRC_MRE_VMIO_951_size ""
#define TRC_MRE_VMIO_951 TRC_MRE_VMIO_951__enum,TRC_MRE_VMIO_951_size

// TRC_MRE_VMIO_957
#define TRC_MRE_VMIO_957_size ""
#define TRC_MRE_VMIO_957 TRC_MRE_VMIO_957__enum,TRC_MRE_VMIO_957_size

// TRC_MRE_VMIO_964
#define TRC_MRE_VMIO_964_size "d"
#define TRC_MRE_VMIO_964 TRC_MRE_VMIO_964__enum,TRC_MRE_VMIO_964_size

// TRC_MRE_VMIO_968
#define TRC_MRE_VMIO_968_size "d"
#define TRC_MRE_VMIO_968 TRC_MRE_VMIO_968__enum,TRC_MRE_VMIO_968_size

// TRC_MRE_VMIO_976
#define TRC_MRE_VMIO_976_size "ddd"
#define TRC_MRE_VMIO_976 TRC_MRE_VMIO_976__enum,TRC_MRE_VMIO_976_size

// TRC_MRE_VMIO_980
#define TRC_MRE_VMIO_980_size "dd"
#define TRC_MRE_VMIO_980 TRC_MRE_VMIO_980__enum,TRC_MRE_VMIO_980_size

// TRC_MRE_VMIO_985
#define TRC_MRE_VMIO_985_size ""
#define TRC_MRE_VMIO_985 TRC_MRE_VMIO_985__enum,TRC_MRE_VMIO_985_size

// TRC_MRE_VMIO_989
#define TRC_MRE_VMIO_989_size ""
#define TRC_MRE_VMIO_989 TRC_MRE_VMIO_989__enum,TRC_MRE_VMIO_989_size

// TRC_MRE_VMIO_993
#define TRC_MRE_VMIO_993_size ""
#define TRC_MRE_VMIO_993 TRC_MRE_VMIO_993__enum,TRC_MRE_VMIO_993_size

// TRC_MRE_VMIO_998
#define TRC_MRE_VMIO_998_size ""
#define TRC_MRE_VMIO_998 TRC_MRE_VMIO_998__enum,TRC_MRE_VMIO_998_size

// TRC_MRE_VMIO_1070
#define TRC_MRE_VMIO_1070_size ""
#define TRC_MRE_VMIO_1070 TRC_MRE_VMIO_1070__enum,TRC_MRE_VMIO_1070_size

// TRC_MRE_VMIO_1073
#define TRC_MRE_VMIO_1073_size ""
#define TRC_MRE_VMIO_1073 TRC_MRE_VMIO_1073__enum,TRC_MRE_VMIO_1073_size

// TRC_MRE_VMIO_1079
#define TRC_MRE_VMIO_1079_size ""
#define TRC_MRE_VMIO_1079 TRC_MRE_VMIO_1079__enum,TRC_MRE_VMIO_1079_size

// TRC_MRE_VMIO_1084
#define TRC_MRE_VMIO_1084_size "d"
#define TRC_MRE_VMIO_1084 TRC_MRE_VMIO_1084__enum,TRC_MRE_VMIO_1084_size

// TRC_MRE_VMIO_1090
#define TRC_MRE_VMIO_1090_size ""
#define TRC_MRE_VMIO_1090 TRC_MRE_VMIO_1090__enum,TRC_MRE_VMIO_1090_size

// TRC_MRE_VMIO_1095
#define TRC_MRE_VMIO_1095_size ""
#define TRC_MRE_VMIO_1095 TRC_MRE_VMIO_1095__enum,TRC_MRE_VMIO_1095_size

// TRC_MRE_VMIO_1104
#define TRC_MRE_VMIO_1104_size ""
#define TRC_MRE_VMIO_1104 TRC_MRE_VMIO_1104__enum,TRC_MRE_VMIO_1104_size

// TRC_MRE_VMIO_1109
#define TRC_MRE_VMIO_1109_size ""
#define TRC_MRE_VMIO_1109 TRC_MRE_VMIO_1109__enum,TRC_MRE_VMIO_1109_size

// TRC_MRE_VMIO_1116
#define TRC_MRE_VMIO_1116_size ""
#define TRC_MRE_VMIO_1116 TRC_MRE_VMIO_1116__enum,TRC_MRE_VMIO_1116_size

// TRC_MRE_VMIO_1118
#define TRC_MRE_VMIO_1118_size ""
#define TRC_MRE_VMIO_1118 TRC_MRE_VMIO_1118__enum,TRC_MRE_VMIO_1118_size

// TRC_MRE_VMIO_1160
#define TRC_MRE_VMIO_1160_size ""
#define TRC_MRE_VMIO_1160 TRC_MRE_VMIO_1160__enum,TRC_MRE_VMIO_1160_size

// TRC_MRE_VMIO_1167
#define TRC_MRE_VMIO_1167_size ""
#define TRC_MRE_VMIO_1167 TRC_MRE_VMIO_1167__enum,TRC_MRE_VMIO_1167_size

// TRC_MRE_VMIO_1208
#define TRC_MRE_VMIO_1208_size ""
#define TRC_MRE_VMIO_1208 TRC_MRE_VMIO_1208__enum,TRC_MRE_VMIO_1208_size

// TRC_MRE_VMIO_1213
#define TRC_MRE_VMIO_1213_size ""
#define TRC_MRE_VMIO_1213 TRC_MRE_VMIO_1213__enum,TRC_MRE_VMIO_1213_size

// TRC_MRE_VMIO_1221
#define TRC_MRE_VMIO_1221_size ""
#define TRC_MRE_VMIO_1221 TRC_MRE_VMIO_1221__enum,TRC_MRE_VMIO_1221_size

// TRC_MRE_VMIO_1226
#define TRC_MRE_VMIO_1226_size ""
#define TRC_MRE_VMIO_1226 TRC_MRE_VMIO_1226__enum,TRC_MRE_VMIO_1226_size

// TRC_MRE_VMIO_1238
#define TRC_MRE_VMIO_1238_size "d"
#define TRC_MRE_VMIO_1238 TRC_MRE_VMIO_1238__enum,TRC_MRE_VMIO_1238_size

// TRC_MRE_VMIO_1253
#define TRC_MRE_VMIO_1253_size ""
#define TRC_MRE_VMIO_1253 TRC_MRE_VMIO_1253__enum,TRC_MRE_VMIO_1253_size

// TRC_MRE_VMIO_1262
#define TRC_MRE_VMIO_1262_size ""
#define TRC_MRE_VMIO_1262 TRC_MRE_VMIO_1262__enum,TRC_MRE_VMIO_1262_size

// TRC_MRE_VMIO_1269
#define TRC_MRE_VMIO_1269_size ""
#define TRC_MRE_VMIO_1269 TRC_MRE_VMIO_1269__enum,TRC_MRE_VMIO_1269_size

// TRC_MRE_VMIO_1276
#define TRC_MRE_VMIO_1276_size ""
#define TRC_MRE_VMIO_1276 TRC_MRE_VMIO_1276__enum,TRC_MRE_VMIO_1276_size

// TRC_MRE_VMIO_1285
#define TRC_MRE_VMIO_1285_size ""
#define TRC_MRE_VMIO_1285 TRC_MRE_VMIO_1285__enum,TRC_MRE_VMIO_1285_size

// TRC_MRE_VMIO_1295
#define TRC_MRE_VMIO_1295_size "d"
#define TRC_MRE_VMIO_1295 TRC_MRE_VMIO_1295__enum,TRC_MRE_VMIO_1295_size

// TRC_MRE_VMIO_1316
#define TRC_MRE_VMIO_1316_size ""
#define TRC_MRE_VMIO_1316 TRC_MRE_VMIO_1316__enum,TRC_MRE_VMIO_1316_size

// TRC_MRE_VMIO_1321
#define TRC_MRE_VMIO_1321_size ""
#define TRC_MRE_VMIO_1321 TRC_MRE_VMIO_1321__enum,TRC_MRE_VMIO_1321_size

// TRC_MRE_VMIO_1328
#define TRC_MRE_VMIO_1328_size ""
#define TRC_MRE_VMIO_1328 TRC_MRE_VMIO_1328__enum,TRC_MRE_VMIO_1328_size

// TRC_MRE_VMIO_1334
#define TRC_MRE_VMIO_1334_size ""
#define TRC_MRE_VMIO_1334 TRC_MRE_VMIO_1334__enum,TRC_MRE_VMIO_1334_size

// TRC_MRE_VMIO_1386
#define TRC_MRE_VMIO_1386_size "d"
#define TRC_MRE_VMIO_1386 TRC_MRE_VMIO_1386__enum,TRC_MRE_VMIO_1386_size

// TRC_MRE_VMIO_1405
#define TRC_MRE_VMIO_1405_size ""
#define TRC_MRE_VMIO_1405 TRC_MRE_VMIO_1405__enum,TRC_MRE_VMIO_1405_size

// TRC_MRE_VMIO_1410
#define TRC_MRE_VMIO_1410_size ""
#define TRC_MRE_VMIO_1410 TRC_MRE_VMIO_1410__enum,TRC_MRE_VMIO_1410_size

// TRC_MRE_VMIO_1415
#define TRC_MRE_VMIO_1415_size ""
#define TRC_MRE_VMIO_1415 TRC_MRE_VMIO_1415__enum,TRC_MRE_VMIO_1415_size

// TRC_MRE_VMIO_1420
#define TRC_MRE_VMIO_1420_size ""
#define TRC_MRE_VMIO_1420 TRC_MRE_VMIO_1420__enum,TRC_MRE_VMIO_1420_size

// TRC_MRE_VMIO_1427
#define TRC_MRE_VMIO_1427_size ""
#define TRC_MRE_VMIO_1427 TRC_MRE_VMIO_1427__enum,TRC_MRE_VMIO_1427_size

// TRC_MRE_VMIO_1433
#define TRC_MRE_VMIO_1433_size ""
#define TRC_MRE_VMIO_1433 TRC_MRE_VMIO_1433__enum,TRC_MRE_VMIO_1433_size

// TRC_MRE_VMIO_1465
#define TRC_MRE_VMIO_1465_size "d"
#define TRC_MRE_VMIO_1465 TRC_MRE_VMIO_1465__enum,TRC_MRE_VMIO_1465_size

// TRC_MRE_VMIO_1479
#define TRC_MRE_VMIO_1479_size "d"
#define TRC_MRE_VMIO_1479 TRC_MRE_VMIO_1479__enum,TRC_MRE_VMIO_1479_size

// TRC_MRE_VMIO_1483
#define TRC_MRE_VMIO_1483_size ""
#define TRC_MRE_VMIO_1483 TRC_MRE_VMIO_1483__enum,TRC_MRE_VMIO_1483_size

// TRC_MRE_VMIO_1488
#define TRC_MRE_VMIO_1488_size ""
#define TRC_MRE_VMIO_1488 TRC_MRE_VMIO_1488__enum,TRC_MRE_VMIO_1488_size

// TRC_MRE_VMIO_1495
#define TRC_MRE_VMIO_1495_size ""
#define TRC_MRE_VMIO_1495 TRC_MRE_VMIO_1495__enum,TRC_MRE_VMIO_1495_size

// TRC_MRE_VMIO_1501
#define TRC_MRE_VMIO_1501_size ""
#define TRC_MRE_VMIO_1501 TRC_MRE_VMIO_1501__enum,TRC_MRE_VMIO_1501_size

// TRC_MRE_VMIO_1510
#define TRC_MRE_VMIO_1510_size "d"
#define TRC_MRE_VMIO_1510 TRC_MRE_VMIO_1510__enum,TRC_MRE_VMIO_1510_size

// TRC_MRE_VMIO_1524
#define TRC_MRE_VMIO_1524_size ""
#define TRC_MRE_VMIO_1524 TRC_MRE_VMIO_1524__enum,TRC_MRE_VMIO_1524_size

// TRC_MRE_VMIO_1529
#define TRC_MRE_VMIO_1529_size ""
#define TRC_MRE_VMIO_1529 TRC_MRE_VMIO_1529__enum,TRC_MRE_VMIO_1529_size

// TRC_MRE_VMIO_1536
#define TRC_MRE_VMIO_1536_size ""
#define TRC_MRE_VMIO_1536 TRC_MRE_VMIO_1536__enum,TRC_MRE_VMIO_1536_size

// TRC_MRE_VMIO_1542
#define TRC_MRE_VMIO_1542_size ""
#define TRC_MRE_VMIO_1542 TRC_MRE_VMIO_1542__enum,TRC_MRE_VMIO_1542_size

// TRC_MRE_VMIO_1557
#define TRC_MRE_VMIO_1557_size "d"
#define TRC_MRE_VMIO_1557 TRC_MRE_VMIO_1557__enum,TRC_MRE_VMIO_1557_size

// TRC_MRE_VMIO_1722
#define TRC_MRE_VMIO_1722_size ""
#define TRC_MRE_VMIO_1722 TRC_MRE_VMIO_1722__enum,TRC_MRE_VMIO_1722_size

// TRC_MRE_VMIO_1726
#define TRC_MRE_VMIO_1726_size ""
#define TRC_MRE_VMIO_1726 TRC_MRE_VMIO_1726__enum,TRC_MRE_VMIO_1726_size

// TRC_MRE_VMIO_1732
#define TRC_MRE_VMIO_1732_size ""
#define TRC_MRE_VMIO_1732 TRC_MRE_VMIO_1732__enum,TRC_MRE_VMIO_1732_size

// TRC_MRE_VMIO_1739
#define TRC_MRE_VMIO_1739_size ""
#define TRC_MRE_VMIO_1739 TRC_MRE_VMIO_1739__enum,TRC_MRE_VMIO_1739_size

// TRC_MRE_VMIO_1745
#define TRC_MRE_VMIO_1745_size ""
#define TRC_MRE_VMIO_1745 TRC_MRE_VMIO_1745__enum,TRC_MRE_VMIO_1745_size

// TRC_MRE_VMIO_1772
#define TRC_MRE_VMIO_1772_size ""
#define TRC_MRE_VMIO_1772 TRC_MRE_VMIO_1772__enum,TRC_MRE_VMIO_1772_size

// TRC_MRE_VMIO_1790
#define TRC_MRE_VMIO_1790_size ""
#define TRC_MRE_VMIO_1790 TRC_MRE_VMIO_1790__enum,TRC_MRE_VMIO_1790_size

// TRC_MRE_VMIO_1823
#define TRC_MRE_VMIO_1823_size "d"
#define TRC_MRE_VMIO_1823 TRC_MRE_VMIO_1823__enum,TRC_MRE_VMIO_1823_size

// TRC_MRE_VMIO_1838
#define TRC_MRE_VMIO_1838_size ""
#define TRC_MRE_VMIO_1838 TRC_MRE_VMIO_1838__enum,TRC_MRE_VMIO_1838_size

// TRC_MRE_VMIO_1858
#define TRC_MRE_VMIO_1858_size "d"
#define TRC_MRE_VMIO_1858 TRC_MRE_VMIO_1858__enum,TRC_MRE_VMIO_1858_size

// TRC_MRE_VMIO_1881
#define TRC_MRE_VMIO_1881_size "d"
#define TRC_MRE_VMIO_1881 TRC_MRE_VMIO_1881__enum,TRC_MRE_VMIO_1881_size

// TRC_MRE_VMIO_1907
#define TRC_MRE_VMIO_1907_size "d"
#define TRC_MRE_VMIO_1907 TRC_MRE_VMIO_1907__enum,TRC_MRE_VMIO_1907_size

// TRC_MRE_VMIO_1915
#define TRC_MRE_VMIO_1915_size "d"
#define TRC_MRE_VMIO_1915 TRC_MRE_VMIO_1915__enum,TRC_MRE_VMIO_1915_size

// TRC_MRE_VMIO_1945
#define TRC_MRE_VMIO_1945_size "d"
#define TRC_MRE_VMIO_1945 TRC_MRE_VMIO_1945__enum,TRC_MRE_VMIO_1945_size

// TRC_MRE_VMIO_1970
#define TRC_MRE_VMIO_1970_size ""
#define TRC_MRE_VMIO_1970 TRC_MRE_VMIO_1970__enum,TRC_MRE_VMIO_1970_size

// TRC_MRE_VMIO_1972
#define TRC_MRE_VMIO_1972_size "d"
#define TRC_MRE_VMIO_1972 TRC_MRE_VMIO_1972__enum,TRC_MRE_VMIO_1972_size

// TRC_MRE_VMIO_1985
#define TRC_MRE_VMIO_1985_size ""
#define TRC_MRE_VMIO_1985 TRC_MRE_VMIO_1985__enum,TRC_MRE_VMIO_1985_size

// TRC_MRE_VMIO_1995
#define TRC_MRE_VMIO_1995_size ""
#define TRC_MRE_VMIO_1995 TRC_MRE_VMIO_1995__enum,TRC_MRE_VMIO_1995_size

// TRC_MRE_VMIO_2002
#define TRC_MRE_VMIO_2002_size ""
#define TRC_MRE_VMIO_2002 TRC_MRE_VMIO_2002__enum,TRC_MRE_VMIO_2002_size

// TRC_MRE_VMIO_2012
#define TRC_MRE_VMIO_2012_size ""
#define TRC_MRE_VMIO_2012 TRC_MRE_VMIO_2012__enum,TRC_MRE_VMIO_2012_size

// TRC_MRE_VMIO_2025
#define TRC_MRE_VMIO_2025_size ""
#define TRC_MRE_VMIO_2025 TRC_MRE_VMIO_2025__enum,TRC_MRE_VMIO_2025_size

// TRC_MRE_VMIO_2034
#define TRC_MRE_VMIO_2034_size ""
#define TRC_MRE_VMIO_2034 TRC_MRE_VMIO_2034__enum,TRC_MRE_VMIO_2034_size

// TRC_MRE_VMIO_2042
#define TRC_MRE_VMIO_2042_size ""
#define TRC_MRE_VMIO_2042 TRC_MRE_VMIO_2042__enum,TRC_MRE_VMIO_2042_size

// TRC_MRE_VMIO_2046
#define TRC_MRE_VMIO_2046_size ""
#define TRC_MRE_VMIO_2046 TRC_MRE_VMIO_2046__enum,TRC_MRE_VMIO_2046_size

// TRC_MRE_VMIO_2081
#define TRC_MRE_VMIO_2081_size ""
#define TRC_MRE_VMIO_2081 TRC_MRE_VMIO_2081__enum,TRC_MRE_VMIO_2081_size

// TRC_MRE_VMIO_2083
#define TRC_MRE_VMIO_2083_size ""
#define TRC_MRE_VMIO_2083 TRC_MRE_VMIO_2083__enum,TRC_MRE_VMIO_2083_size

// TRC_MRE_VMIO_2095
#define TRC_MRE_VMIO_2095_size ""
#define TRC_MRE_VMIO_2095 TRC_MRE_VMIO_2095__enum,TRC_MRE_VMIO_2095_size

// TRC_MRE_VMIO_2096
#define TRC_MRE_VMIO_2096_size "ddddd"
#define TRC_MRE_VMIO_2096 TRC_MRE_VMIO_2096__enum,TRC_MRE_VMIO_2096_size

// TRC_MRE_VMIO_2100
#define TRC_MRE_VMIO_2100_size ""
#define TRC_MRE_VMIO_2100 TRC_MRE_VMIO_2100__enum,TRC_MRE_VMIO_2100_size

// TRC_MRE_VMIO_2106
#define TRC_MRE_VMIO_2106_size ""
#define TRC_MRE_VMIO_2106 TRC_MRE_VMIO_2106__enum,TRC_MRE_VMIO_2106_size

// TRC_MRE_VMIO_2112
#define TRC_MRE_VMIO_2112_size ""
#define TRC_MRE_VMIO_2112 TRC_MRE_VMIO_2112__enum,TRC_MRE_VMIO_2112_size

// TRC_MRE_VMIO_2118
#define TRC_MRE_VMIO_2118_size ""
#define TRC_MRE_VMIO_2118 TRC_MRE_VMIO_2118__enum,TRC_MRE_VMIO_2118_size

// TRC_MRE_VMIO_2122
#define TRC_MRE_VMIO_2122_size ""
#define TRC_MRE_VMIO_2122 TRC_MRE_VMIO_2122__enum,TRC_MRE_VMIO_2122_size

// TRC_MRE_VMIO_2135
#define TRC_MRE_VMIO_2135_size ""
#define TRC_MRE_VMIO_2135 TRC_MRE_VMIO_2135__enum,TRC_MRE_VMIO_2135_size

// TRC_MRE_VMIO_2136
#define TRC_MRE_VMIO_2136_size "ddddd"
#define TRC_MRE_VMIO_2136 TRC_MRE_VMIO_2136__enum,TRC_MRE_VMIO_2136_size

// TRC_MRE_VMIO_2140
#define TRC_MRE_VMIO_2140_size ""
#define TRC_MRE_VMIO_2140 TRC_MRE_VMIO_2140__enum,TRC_MRE_VMIO_2140_size

// TRC_MRE_VMIO_2145
#define TRC_MRE_VMIO_2145_size ""
#define TRC_MRE_VMIO_2145 TRC_MRE_VMIO_2145__enum,TRC_MRE_VMIO_2145_size

// TRC_MRE_VMIO_2151
#define TRC_MRE_VMIO_2151_size ""
#define TRC_MRE_VMIO_2151 TRC_MRE_VMIO_2151__enum,TRC_MRE_VMIO_2151_size

// TRC_MRE_VMIO_2157
#define TRC_MRE_VMIO_2157_size ""
#define TRC_MRE_VMIO_2157 TRC_MRE_VMIO_2157__enum,TRC_MRE_VMIO_2157_size

// TRC_MRE_VMIO_2161
#define TRC_MRE_VMIO_2161_size ""
#define TRC_MRE_VMIO_2161 TRC_MRE_VMIO_2161__enum,TRC_MRE_VMIO_2161_size

// TRC_MRE_VMIO_2197
#define TRC_MRE_VMIO_2197_size ""
#define TRC_MRE_VMIO_2197 TRC_MRE_VMIO_2197__enum,TRC_MRE_VMIO_2197_size

// TRC_MRE_VMIO_2204
#define TRC_MRE_VMIO_2204_size ""
#define TRC_MRE_VMIO_2204 TRC_MRE_VMIO_2204__enum,TRC_MRE_VMIO_2204_size

// TRC_MRE_VMIO_2211
#define TRC_MRE_VMIO_2211_size ""
#define TRC_MRE_VMIO_2211 TRC_MRE_VMIO_2211__enum,TRC_MRE_VMIO_2211_size

// TRC_MRE_VMIO_2230
#define TRC_MRE_VMIO_2230_size ""
#define TRC_MRE_VMIO_2230 TRC_MRE_VMIO_2230__enum,TRC_MRE_VMIO_2230_size

// TRC_MRE_VMIO_2239
#define TRC_MRE_VMIO_2239_size ""
#define TRC_MRE_VMIO_2239 TRC_MRE_VMIO_2239__enum,TRC_MRE_VMIO_2239_size

// TRC_MRE_VMIO_2244
#define TRC_MRE_VMIO_2244_size "dd"
#define TRC_MRE_VMIO_2244 TRC_MRE_VMIO_2244__enum,TRC_MRE_VMIO_2244_size

// TRC_MRE_VMIO_2252
#define TRC_MRE_VMIO_2252_size ""
#define TRC_MRE_VMIO_2252 TRC_MRE_VMIO_2252__enum,TRC_MRE_VMIO_2252_size

// TRC_MRE_VMIO_2261
#define TRC_MRE_VMIO_2261_size ""
#define TRC_MRE_VMIO_2261 TRC_MRE_VMIO_2261__enum,TRC_MRE_VMIO_2261_size

// TRC_MRE_VMIO_2273
#define TRC_MRE_VMIO_2273_size ""
#define TRC_MRE_VMIO_2273 TRC_MRE_VMIO_2273__enum,TRC_MRE_VMIO_2273_size

// TRC_MRE_VMIO_2286
#define TRC_MRE_VMIO_2286_size ""
#define TRC_MRE_VMIO_2286 TRC_MRE_VMIO_2286__enum,TRC_MRE_VMIO_2286_size

// TRC_MRE_VMIO_2297
#define TRC_MRE_VMIO_2297_size "ddd"
#define TRC_MRE_VMIO_2297 TRC_MRE_VMIO_2297__enum,TRC_MRE_VMIO_2297_size

// TRC_MRE_VMIO_2312
#define TRC_MRE_VMIO_2312_size "dd"
#define TRC_MRE_VMIO_2312 TRC_MRE_VMIO_2312__enum,TRC_MRE_VMIO_2312_size

// TRC_MRE_VMIO_2315
#define TRC_MRE_VMIO_2315_size "d"
#define TRC_MRE_VMIO_2315 TRC_MRE_VMIO_2315__enum,TRC_MRE_VMIO_2315_size

// TRC_MRE_VMIO_2329
#define TRC_MRE_VMIO_2329_size "dd"
#define TRC_MRE_VMIO_2329 TRC_MRE_VMIO_2329__enum,TRC_MRE_VMIO_2329_size

// TRC_MRE_VMIO_2337
#define TRC_MRE_VMIO_2337_size ""
#define TRC_MRE_VMIO_2337 TRC_MRE_VMIO_2337__enum,TRC_MRE_VMIO_2337_size

// TRC_MRE_VMIO_2344
#define TRC_MRE_VMIO_2344_size ""
#define TRC_MRE_VMIO_2344 TRC_MRE_VMIO_2344__enum,TRC_MRE_VMIO_2344_size

// TRC_MRE_VMIO_2346
#define TRC_MRE_VMIO_2346_size ""
#define TRC_MRE_VMIO_2346 TRC_MRE_VMIO_2346__enum,TRC_MRE_VMIO_2346_size

// TRC_MRE_VMIO_2356
#define TRC_MRE_VMIO_2356_size ""
#define TRC_MRE_VMIO_2356 TRC_MRE_VMIO_2356__enum,TRC_MRE_VMIO_2356_size

// TRC_MRE_VMIO_2363
#define TRC_MRE_VMIO_2363_size ""
#define TRC_MRE_VMIO_2363 TRC_MRE_VMIO_2363__enum,TRC_MRE_VMIO_2363_size

// TRC_MRE_VMIO_2373
#define TRC_MRE_VMIO_2373_size "d"
#define TRC_MRE_VMIO_2373 TRC_MRE_VMIO_2373__enum,TRC_MRE_VMIO_2373_size

// TRC_MRE_VMIO_2389
#define TRC_MRE_VMIO_2389_size ""
#define TRC_MRE_VMIO_2389 TRC_MRE_VMIO_2389__enum,TRC_MRE_VMIO_2389_size

// TRC_MRE_VMIO_2401
#define TRC_MRE_VMIO_2401_size ""
#define TRC_MRE_VMIO_2401 TRC_MRE_VMIO_2401__enum,TRC_MRE_VMIO_2401_size

// TRC_MRE_VMIO_2408
#define TRC_MRE_VMIO_2408_size ""
#define TRC_MRE_VMIO_2408 TRC_MRE_VMIO_2408__enum,TRC_MRE_VMIO_2408_size

// TRC_MRE_VMIO_2415
#define TRC_MRE_VMIO_2415_size "d"
#define TRC_MRE_VMIO_2415 TRC_MRE_VMIO_2415__enum,TRC_MRE_VMIO_2415_size

// TRC_MRE_VMIO_2420
#define TRC_MRE_VMIO_2420_size "dd"
#define TRC_MRE_VMIO_2420 TRC_MRE_VMIO_2420__enum,TRC_MRE_VMIO_2420_size

// TRC_MRE_VMIO_2443
#define TRC_MRE_VMIO_2443_size ""
#define TRC_MRE_VMIO_2443 TRC_MRE_VMIO_2443__enum,TRC_MRE_VMIO_2443_size

// TRC_MRE_VMIO_2455
#define TRC_MRE_VMIO_2455_size ""
#define TRC_MRE_VMIO_2455 TRC_MRE_VMIO_2455__enum,TRC_MRE_VMIO_2455_size

// TRC_MRE_VMIO_2462
#define TRC_MRE_VMIO_2462_size ""
#define TRC_MRE_VMIO_2462 TRC_MRE_VMIO_2462__enum,TRC_MRE_VMIO_2462_size

// TRC_MRE_VMIO_2481
#define TRC_MRE_VMIO_2481_size "d"
#define TRC_MRE_VMIO_2481 TRC_MRE_VMIO_2481__enum,TRC_MRE_VMIO_2481_size

// TRC_MRE_VMIO_2483
#define TRC_MRE_VMIO_2483_size "d"
#define TRC_MRE_VMIO_2483 TRC_MRE_VMIO_2483__enum,TRC_MRE_VMIO_2483_size

// TRC_MRE_VMIO_2487
#define TRC_MRE_VMIO_2487_size "d"
#define TRC_MRE_VMIO_2487 TRC_MRE_VMIO_2487__enum,TRC_MRE_VMIO_2487_size

// TRC_MRE_VMIO_2496
#define TRC_MRE_VMIO_2496_size "d"
#define TRC_MRE_VMIO_2496 TRC_MRE_VMIO_2496__enum,TRC_MRE_VMIO_2496_size

// TRC_MRE_VMIO_2501
#define TRC_MRE_VMIO_2501_size "dd"
#define TRC_MRE_VMIO_2501 TRC_MRE_VMIO_2501__enum,TRC_MRE_VMIO_2501_size

// TRC_MRE_VMIO_2508
#define TRC_MRE_VMIO_2508_size "d"
#define TRC_MRE_VMIO_2508 TRC_MRE_VMIO_2508__enum,TRC_MRE_VMIO_2508_size

// TRC_MRE_VMIO_2523
#define TRC_MRE_VMIO_2523_size "d"
#define TRC_MRE_VMIO_2523 TRC_MRE_VMIO_2523__enum,TRC_MRE_VMIO_2523_size

// TRC_MRE_VMIO_2526
#define TRC_MRE_VMIO_2526_size ""
#define TRC_MRE_VMIO_2526 TRC_MRE_VMIO_2526__enum,TRC_MRE_VMIO_2526_size

// TRC_MRE_VMIO_2541
#define TRC_MRE_VMIO_2541_size ""
#define TRC_MRE_VMIO_2541 TRC_MRE_VMIO_2541__enum,TRC_MRE_VMIO_2541_size

// TRC_MRE_VMIO_2552
#define TRC_MRE_VMIO_2552_size "d"
#define TRC_MRE_VMIO_2552 TRC_MRE_VMIO_2552__enum,TRC_MRE_VMIO_2552_size

// TRC_MRE_VMIO_2582
#define TRC_MRE_VMIO_2582_size ""
#define TRC_MRE_VMIO_2582 TRC_MRE_VMIO_2582__enum,TRC_MRE_VMIO_2582_size

// TRC_MRE_VMIO_2587
#define TRC_MRE_VMIO_2587_size ""
#define TRC_MRE_VMIO_2587 TRC_MRE_VMIO_2587__enum,TRC_MRE_VMIO_2587_size

// TRC_MRE_VMIO_2598
#define TRC_MRE_VMIO_2598_size ""
#define TRC_MRE_VMIO_2598 TRC_MRE_VMIO_2598__enum,TRC_MRE_VMIO_2598_size

// TRC_MRE_VMIO_2604
#define TRC_MRE_VMIO_2604_size "d"
#define TRC_MRE_VMIO_2604 TRC_MRE_VMIO_2604__enum,TRC_MRE_VMIO_2604_size

// TRC_MRE_VMIO_2616
#define TRC_MRE_VMIO_2616_size "d"
#define TRC_MRE_VMIO_2616 TRC_MRE_VMIO_2616__enum,TRC_MRE_VMIO_2616_size

// TRC_MRE_VMIO_2628
#define TRC_MRE_VMIO_2628_size ""
#define TRC_MRE_VMIO_2628 TRC_MRE_VMIO_2628__enum,TRC_MRE_VMIO_2628_size

// TRC_MRE_VMIO_2642
#define TRC_MRE_VMIO_2642_size ""
#define TRC_MRE_VMIO_2642 TRC_MRE_VMIO_2642__enum,TRC_MRE_VMIO_2642_size

// TRC_MRE_VMIO_2652
#define TRC_MRE_VMIO_2652_size ""
#define TRC_MRE_VMIO_2652 TRC_MRE_VMIO_2652__enum,TRC_MRE_VMIO_2652_size

// TRC_MRE_VMIO_2659
#define TRC_MRE_VMIO_2659_size "dd"
#define TRC_MRE_VMIO_2659 TRC_MRE_VMIO_2659__enum,TRC_MRE_VMIO_2659_size

// TRC_MRE_VMIO_2661
#define TRC_MRE_VMIO_2661_size ""
#define TRC_MRE_VMIO_2661 TRC_MRE_VMIO_2661__enum,TRC_MRE_VMIO_2661_size

// TRC_MRE_VMIO_2727
#define TRC_MRE_VMIO_2727_size ""
#define TRC_MRE_VMIO_2727 TRC_MRE_VMIO_2727__enum,TRC_MRE_VMIO_2727_size

// TRC_MRE_VMIO_2825
#define TRC_MRE_VMIO_2825_size ""
#define TRC_MRE_VMIO_2825 TRC_MRE_VMIO_2825__enum,TRC_MRE_VMIO_2825_size

// TRC_MRE_VMIO_2853
#define TRC_MRE_VMIO_2853_size ""
#define TRC_MRE_VMIO_2853 TRC_MRE_VMIO_2853__enum,TRC_MRE_VMIO_2853_size

// TRC_MRE_VMIO_2874
#define TRC_MRE_VMIO_2874_size "dd"
#define TRC_MRE_VMIO_2874 TRC_MRE_VMIO_2874__enum,TRC_MRE_VMIO_2874_size

// TRC_MRE_VMIO_2878
#define TRC_MRE_VMIO_2878_size "dd"
#define TRC_MRE_VMIO_2878 TRC_MRE_VMIO_2878__enum,TRC_MRE_VMIO_2878_size

// TRC_MRE_VMIO_2919
#define TRC_MRE_VMIO_2919_size ""
#define TRC_MRE_VMIO_2919 TRC_MRE_VMIO_2919__enum,TRC_MRE_VMIO_2919_size

// TRC_MRE_VMIO_2928
#define TRC_MRE_VMIO_2928_size ""
#define TRC_MRE_VMIO_2928 TRC_MRE_VMIO_2928__enum,TRC_MRE_VMIO_2928_size

// TRC_MRE_VMIO_2934
#define TRC_MRE_VMIO_2934_size ""
#define TRC_MRE_VMIO_2934 TRC_MRE_VMIO_2934__enum,TRC_MRE_VMIO_2934_size

// TRC_MRE_VMIO_2952
#define TRC_MRE_VMIO_2952_size "dd"
#define TRC_MRE_VMIO_2952 TRC_MRE_VMIO_2952__enum,TRC_MRE_VMIO_2952_size

// TRC_MRE_VMIO_2956
#define TRC_MRE_VMIO_2956_size "dd"
#define TRC_MRE_VMIO_2956 TRC_MRE_VMIO_2956__enum,TRC_MRE_VMIO_2956_size

// TRC_MRE_VMIO_3034
#define TRC_MRE_VMIO_3034_size "d"
#define TRC_MRE_VMIO_3034 TRC_MRE_VMIO_3034__enum,TRC_MRE_VMIO_3034_size

// TRC_MRE_VMIO_3051
#define TRC_MRE_VMIO_3051_size "d"
#define TRC_MRE_VMIO_3051 TRC_MRE_VMIO_3051__enum,TRC_MRE_VMIO_3051_size

// TRC_MRE_VMIO_DTCNT_SEL_S
#define TRC_MRE_VMIO_DTCNT_SEL_S_size "dd"
#define TRC_MRE_VMIO_DTCNT_SEL_S TRC_MRE_VMIO_DTCNT_SEL_S__enum,TRC_MRE_VMIO_DTCNT_SEL_S_size

// TRC_MRE_VMIO_DTCNT_SEL_E
#define TRC_MRE_VMIO_DTCNT_SEL_E_size "dd"
#define TRC_MRE_VMIO_DTCNT_SEL_E TRC_MRE_VMIO_DTCNT_SEL_E__enum,TRC_MRE_VMIO_DTCNT_SEL_E_size

// TRC_MRE_VMIO_DTCNT_SEL_E1
#define TRC_MRE_VMIO_DTCNT_SEL_E1_size "dd"
#define TRC_MRE_VMIO_DTCNT_SEL_E1 TRC_MRE_VMIO_DTCNT_SEL_E1__enum,TRC_MRE_VMIO_DTCNT_SEL_E1_size

// TRC_MRE_VMIO_DTCNT_SEL_E2
#define TRC_MRE_VMIO_DTCNT_SEL_E2_size "dd"
#define TRC_MRE_VMIO_DTCNT_SEL_E2 TRC_MRE_VMIO_DTCNT_SEL_E2__enum,TRC_MRE_VMIO_DTCNT_SEL_E2_size

// TRC_MRE_VMIO_DTCNT_SEL_E3
#define TRC_MRE_VMIO_DTCNT_SEL_E3_size "dd"
#define TRC_MRE_VMIO_DTCNT_SEL_E3 TRC_MRE_VMIO_DTCNT_SEL_E3__enum,TRC_MRE_VMIO_DTCNT_SEL_E3_size

// TRC_MRE_VMIO_DTCNT_SEL_LOG
#define TRC_MRE_VMIO_DTCNT_SEL_LOG_size "dddddddd"
#define TRC_MRE_VMIO_DTCNT_SEL_LOG TRC_MRE_VMIO_DTCNT_SEL_LOG__enum,TRC_MRE_VMIO_DTCNT_SEL_LOG_size

// TRC_MRE_VMLOG_334
#define TRC_MRE_VMLOG_334_size "d"
#define TRC_MRE_VMLOG_334 TRC_MRE_VMLOG_334__enum,TRC_MRE_VMLOG_334_size

// TRC_MRE_VMLOG_340
#define TRC_MRE_VMLOG_340_size ""
#define TRC_MRE_VMLOG_340 TRC_MRE_VMLOG_340__enum,TRC_MRE_VMLOG_340_size

// TRC_MRE_VMLOG_344
#define TRC_MRE_VMLOG_344_size "d"
#define TRC_MRE_VMLOG_344 TRC_MRE_VMLOG_344__enum,TRC_MRE_VMLOG_344_size

// TRC_MRE_VMLOG_347
#define TRC_MRE_VMLOG_347_size ""
#define TRC_MRE_VMLOG_347 TRC_MRE_VMLOG_347__enum,TRC_MRE_VMLOG_347_size

// TRC_MRE_VMLOG_410
#define TRC_MRE_VMLOG_410_size "dd"
#define TRC_MRE_VMLOG_410 TRC_MRE_VMLOG_410__enum,TRC_MRE_VMLOG_410_size

// TRC_MRE_VMLOG_438
#define TRC_MRE_VMLOG_438_size "ddd"
#define TRC_MRE_VMLOG_438 TRC_MRE_VMLOG_438__enum,TRC_MRE_VMLOG_438_size

// TRC_MRE_VMLOG_443
#define TRC_MRE_VMLOG_443_size "ddd"
#define TRC_MRE_VMLOG_443 TRC_MRE_VMLOG_443__enum,TRC_MRE_VMLOG_443_size

// TRC_MRE_VMMD5_105
#define TRC_MRE_VMMD5_105_size "d"
#define TRC_MRE_VMMD5_105 TRC_MRE_VMMD5_105__enum,TRC_MRE_VMMD5_105_size

// TRC_MRE_VMMD5_122
#define TRC_MRE_VMMD5_122_size "d"
#define TRC_MRE_VMMD5_122 TRC_MRE_VMMD5_122__enum,TRC_MRE_VMMD5_122_size

// TRC_MRE_VMMD5_130
#define TRC_MRE_VMMD5_130_size "dd"
#define TRC_MRE_VMMD5_130 TRC_MRE_VMMD5_130__enum,TRC_MRE_VMMD5_130_size

// TRC_MRE_VMMD5_140
#define TRC_MRE_VMMD5_140_size ""
#define TRC_MRE_VMMD5_140 TRC_MRE_VMMD5_140__enum,TRC_MRE_VMMD5_140_size

// TRC_MRE_VMMD5_147
#define TRC_MRE_VMMD5_147_size ""
#define TRC_MRE_VMMD5_147 TRC_MRE_VMMD5_147__enum,TRC_MRE_VMMD5_147_size

// TRC_MRE_VMMD5_165
#define TRC_MRE_VMMD5_165_size ""
#define TRC_MRE_VMMD5_165 TRC_MRE_VMMD5_165__enum,TRC_MRE_VMMD5_165_size

// TRC_MRE_VMMD5_187
#define TRC_MRE_VMMD5_187_size "d"
#define TRC_MRE_VMMD5_187 TRC_MRE_VMMD5_187__enum,TRC_MRE_VMMD5_187_size

// TRC_MRE_VMMD5_194
#define TRC_MRE_VMMD5_194_size "d"
#define TRC_MRE_VMMD5_194 TRC_MRE_VMMD5_194__enum,TRC_MRE_VMMD5_194_size

// TRC_MRE_VMMD5_210
#define TRC_MRE_VMMD5_210_size ""
#define TRC_MRE_VMMD5_210 TRC_MRE_VMMD5_210__enum,TRC_MRE_VMMD5_210_size

// TRC_MRE_VMMD5_215
#define TRC_MRE_VMMD5_215_size ""
#define TRC_MRE_VMMD5_215 TRC_MRE_VMMD5_215__enum,TRC_MRE_VMMD5_215_size

// TRC_MRE_VMMD5_218
#define TRC_MRE_VMMD5_218_size ""
#define TRC_MRE_VMMD5_218 TRC_MRE_VMMD5_218__enum,TRC_MRE_VMMD5_218_size

// TRC_MRE_VMMD5_222
#define TRC_MRE_VMMD5_222_size "dd"
#define TRC_MRE_VMMD5_222 TRC_MRE_VMMD5_222__enum,TRC_MRE_VMMD5_222_size

// TRC_MRE_VMMD5_237
#define TRC_MRE_VMMD5_237_size ""
#define TRC_MRE_VMMD5_237 TRC_MRE_VMMD5_237__enum,TRC_MRE_VMMD5_237_size

// TRC_MRE_VMMD5_247
#define TRC_MRE_VMMD5_247_size ""
#define TRC_MRE_VMMD5_247 TRC_MRE_VMMD5_247__enum,TRC_MRE_VMMD5_247_size

// TRC_MRE_VMMD5_250
#define TRC_MRE_VMMD5_250_size ""
#define TRC_MRE_VMMD5_250 TRC_MRE_VMMD5_250__enum,TRC_MRE_VMMD5_250_size

// TRC_MRE_VMMD5_263
#define TRC_MRE_VMMD5_263_size ""
#define TRC_MRE_VMMD5_263 TRC_MRE_VMMD5_263__enum,TRC_MRE_VMMD5_263_size

// TRC_MRE_VMMD5_274
#define TRC_MRE_VMMD5_274_size ""
#define TRC_MRE_VMMD5_274 TRC_MRE_VMMD5_274__enum,TRC_MRE_VMMD5_274_size

// TRC_MRE_VMMD5_282
#define TRC_MRE_VMMD5_282_size ""
#define TRC_MRE_VMMD5_282 TRC_MRE_VMMD5_282__enum,TRC_MRE_VMMD5_282_size

// TRC_MRE_VMMM_123
#define TRC_MRE_VMMM_123_size "dd"
#define TRC_MRE_VMMM_123 TRC_MRE_VMMM_123__enum,TRC_MRE_VMMM_123_size

// TRC_MRE_VMMM_148
#define TRC_MRE_VMMM_148_size "dd"
#define TRC_MRE_VMMM_148 TRC_MRE_VMMM_148__enum,TRC_MRE_VMMM_148_size

// TRC_MRE_VMMM_166
#define TRC_MRE_VMMM_166_size "dd"
#define TRC_MRE_VMMM_166 TRC_MRE_VMMM_166__enum,TRC_MRE_VMMM_166_size

// TRC_MRE_VMMM_184
#define TRC_MRE_VMMM_184_size ""
#define TRC_MRE_VMMM_184 TRC_MRE_VMMM_184__enum,TRC_MRE_VMMM_184_size

// TRC_MRE_VMMM_200
#define TRC_MRE_VMMM_200_size ""
#define TRC_MRE_VMMM_200 TRC_MRE_VMMM_200__enum,TRC_MRE_VMMM_200_size

// TRC_MRE_VMMM_215
#define TRC_MRE_VMMM_215_size "d"
#define TRC_MRE_VMMM_215 TRC_MRE_VMMM_215__enum,TRC_MRE_VMMM_215_size

// TRC_MRE_VMMM_245
#define TRC_MRE_VMMM_245_size "d"
#define TRC_MRE_VMMM_245 TRC_MRE_VMMM_245__enum,TRC_MRE_VMMM_245_size

// TRC_MRE_VMMM_268
#define TRC_MRE_VMMM_268_size "dd"
#define TRC_MRE_VMMM_268 TRC_MRE_VMMM_268__enum,TRC_MRE_VMMM_268_size

// TRC_MRE_VMMM_288
#define TRC_MRE_VMMM_288_size "d"
#define TRC_MRE_VMMM_288 TRC_MRE_VMMM_288__enum,TRC_MRE_VMMM_288_size

// TRC_MRE_VMMM_298
#define TRC_MRE_VMMM_298_size "dd"
#define TRC_MRE_VMMM_298 TRC_MRE_VMMM_298__enum,TRC_MRE_VMMM_298_size

// TRC_MRE_VMMM_304
#define TRC_MRE_VMMM_304_size ""
#define TRC_MRE_VMMM_304 TRC_MRE_VMMM_304__enum,TRC_MRE_VMMM_304_size

// TRC_MRE_VMMM_309
#define TRC_MRE_VMMM_309_size "d"
#define TRC_MRE_VMMM_309 TRC_MRE_VMMM_309__enum,TRC_MRE_VMMM_309_size

// TRC_MRE_VMMM_318
#define TRC_MRE_VMMM_318_size ""
#define TRC_MRE_VMMM_318 TRC_MRE_VMMM_318__enum,TRC_MRE_VMMM_318_size

// TRC_MRE_VMMM_337
#define TRC_MRE_VMMM_337_size ""
#define TRC_MRE_VMMM_337 TRC_MRE_VMMM_337__enum,TRC_MRE_VMMM_337_size

// TRC_MRE_VMMM_343
#define TRC_MRE_VMMM_343_size "dd"
#define TRC_MRE_VMMM_343 TRC_MRE_VMMM_343__enum,TRC_MRE_VMMM_343_size

// TRC_MRE_VMMM_348
#define TRC_MRE_VMMM_348_size ""
#define TRC_MRE_VMMM_348 TRC_MRE_VMMM_348__enum,TRC_MRE_VMMM_348_size

// TRC_MRE_VMMM_364
#define TRC_MRE_VMMM_364_size "d"
#define TRC_MRE_VMMM_364 TRC_MRE_VMMM_364__enum,TRC_MRE_VMMM_364_size

// TRC_MRE_VMMM_403
#define TRC_MRE_VMMM_403_size ""
#define TRC_MRE_VMMM_403 TRC_MRE_VMMM_403__enum,TRC_MRE_VMMM_403_size

// TRC_MRE_VMMM_408
#define TRC_MRE_VMMM_408_size ""
#define TRC_MRE_VMMM_408 TRC_MRE_VMMM_408__enum,TRC_MRE_VMMM_408_size

// TRC_MRE_VMMM_413
#define TRC_MRE_VMMM_413_size "d"
#define TRC_MRE_VMMM_413 TRC_MRE_VMMM_413__enum,TRC_MRE_VMMM_413_size

// TRC_MRE_VMMM_424
#define TRC_MRE_VMMM_424_size ""
#define TRC_MRE_VMMM_424 TRC_MRE_VMMM_424__enum,TRC_MRE_VMMM_424_size

// TRC_MRE_VMMM_445
#define TRC_MRE_VMMM_445_size ""
#define TRC_MRE_VMMM_445 TRC_MRE_VMMM_445__enum,TRC_MRE_VMMM_445_size

// TRC_MRE_VMMM_477
#define TRC_MRE_VMMM_477_size "d"
#define TRC_MRE_VMMM_477 TRC_MRE_VMMM_477__enum,TRC_MRE_VMMM_477_size

// TRC_MRE_VMMM_499
#define TRC_MRE_VMMM_499_size "d"
#define TRC_MRE_VMMM_499 TRC_MRE_VMMM_499__enum,TRC_MRE_VMMM_499_size

// TRC_MRE_VMMM_500
#define TRC_MRE_VMMM_500_size "d"
#define TRC_MRE_VMMM_500 TRC_MRE_VMMM_500__enum,TRC_MRE_VMMM_500_size

// TRC_MRE_VMMM_513
#define TRC_MRE_VMMM_513_size ""
#define TRC_MRE_VMMM_513 TRC_MRE_VMMM_513__enum,TRC_MRE_VMMM_513_size

// TRC_MRE_VMMM_517
#define TRC_MRE_VMMM_517_size ""
#define TRC_MRE_VMMM_517 TRC_MRE_VMMM_517__enum,TRC_MRE_VMMM_517_size

// TRC_MRE_VMMM_521
#define TRC_MRE_VMMM_521_size ""
#define TRC_MRE_VMMM_521 TRC_MRE_VMMM_521__enum,TRC_MRE_VMMM_521_size

// TRC_MRE_VMMM_525
#define TRC_MRE_VMMM_525_size ""
#define TRC_MRE_VMMM_525 TRC_MRE_VMMM_525__enum,TRC_MRE_VMMM_525_size

// TRC_MRE_VMMM_533
#define TRC_MRE_VMMM_533_size ""
#define TRC_MRE_VMMM_533 TRC_MRE_VMMM_533__enum,TRC_MRE_VMMM_533_size

// TRC_MRE_VMMM_537
#define TRC_MRE_VMMM_537_size "d"
#define TRC_MRE_VMMM_537 TRC_MRE_VMMM_537__enum,TRC_MRE_VMMM_537_size

// TRC_MRE_VMMM_554
#define TRC_MRE_VMMM_554_size "d"
#define TRC_MRE_VMMM_554 TRC_MRE_VMMM_554__enum,TRC_MRE_VMMM_554_size

// TRC_MRE_VMMM_617
#define TRC_MRE_VMMM_617_size "dddd"
#define TRC_MRE_VMMM_617 TRC_MRE_VMMM_617__enum,TRC_MRE_VMMM_617_size

// TRC_MRE_VMMM_622
#define TRC_MRE_VMMM_622_size ""
#define TRC_MRE_VMMM_622 TRC_MRE_VMMM_622__enum,TRC_MRE_VMMM_622_size

// TRC_MRE_VMMM_628
#define TRC_MRE_VMMM_628_size "d"
#define TRC_MRE_VMMM_628 TRC_MRE_VMMM_628__enum,TRC_MRE_VMMM_628_size

// TRC_MRE_VMMM_638
#define TRC_MRE_VMMM_638_size "dd"
#define TRC_MRE_VMMM_638 TRC_MRE_VMMM_638__enum,TRC_MRE_VMMM_638_size

// TRC_MRE_VMMM_642
#define TRC_MRE_VMMM_642_size "d"
#define TRC_MRE_VMMM_642 TRC_MRE_VMMM_642__enum,TRC_MRE_VMMM_642_size

// TRC_MRE_VMMM_681
#define TRC_MRE_VMMM_681_size "d"
#define TRC_MRE_VMMM_681 TRC_MRE_VMMM_681__enum,TRC_MRE_VMMM_681_size

// TRC_MRE_VMMM_686
#define TRC_MRE_VMMM_686_size "dd"
#define TRC_MRE_VMMM_686 TRC_MRE_VMMM_686__enum,TRC_MRE_VMMM_686_size

// TRC_MRE_VMMM_703
#define TRC_MRE_VMMM_703_size "d"
#define TRC_MRE_VMMM_703 TRC_MRE_VMMM_703__enum,TRC_MRE_VMMM_703_size

// TRC_MRE_VMMM_708
#define TRC_MRE_VMMM_708_size "dd"
#define TRC_MRE_VMMM_708 TRC_MRE_VMMM_708__enum,TRC_MRE_VMMM_708_size

// TRC_MRE_VMMM_725
#define TRC_MRE_VMMM_725_size "d"
#define TRC_MRE_VMMM_725 TRC_MRE_VMMM_725__enum,TRC_MRE_VMMM_725_size

// TRC_MRE_VMMM_729
#define TRC_MRE_VMMM_729_size "dd"
#define TRC_MRE_VMMM_729 TRC_MRE_VMMM_729__enum,TRC_MRE_VMMM_729_size

// TRC_MRE_VMMM_748
#define TRC_MRE_VMMM_748_size "d"
#define TRC_MRE_VMMM_748 TRC_MRE_VMMM_748__enum,TRC_MRE_VMMM_748_size

// TRC_MRE_VMMM_753
#define TRC_MRE_VMMM_753_size "dd"
#define TRC_MRE_VMMM_753 TRC_MRE_VMMM_753__enum,TRC_MRE_VMMM_753_size

// TRC_MRE_VMMM_756
#define TRC_MRE_VMMM_756_size ""
#define TRC_MRE_VMMM_756 TRC_MRE_VMMM_756__enum,TRC_MRE_VMMM_756_size

// TRC_MRE_VMMM_759
#define TRC_MRE_VMMM_759_size "d"
#define TRC_MRE_VMMM_759 TRC_MRE_VMMM_759__enum,TRC_MRE_VMMM_759_size

// TRC_MRE_VMMM_765
#define TRC_MRE_VMMM_765_size ""
#define TRC_MRE_VMMM_765 TRC_MRE_VMMM_765__enum,TRC_MRE_VMMM_765_size

// TRC_MRE_VMMM_772
#define TRC_MRE_VMMM_772_size ""
#define TRC_MRE_VMMM_772 TRC_MRE_VMMM_772__enum,TRC_MRE_VMMM_772_size

// TRC_MRE_VMMM_780
#define TRC_MRE_VMMM_780_size "d"
#define TRC_MRE_VMMM_780 TRC_MRE_VMMM_780__enum,TRC_MRE_VMMM_780_size

// TRC_MRE_VMMM_783
#define TRC_MRE_VMMM_783_size "dd"
#define TRC_MRE_VMMM_783 TRC_MRE_VMMM_783__enum,TRC_MRE_VMMM_783_size

// TRC_MRE_VMMM_798
#define TRC_MRE_VMMM_798_size "dd"
#define TRC_MRE_VMMM_798 TRC_MRE_VMMM_798__enum,TRC_MRE_VMMM_798_size

// TRC_MRE_VMMM_802
#define TRC_MRE_VMMM_802_size ""
#define TRC_MRE_VMMM_802 TRC_MRE_VMMM_802__enum,TRC_MRE_VMMM_802_size

// TRC_MRE_VMMM_815
#define TRC_MRE_VMMM_815_size "dd"
#define TRC_MRE_VMMM_815 TRC_MRE_VMMM_815__enum,TRC_MRE_VMMM_815_size

// TRC_MRE_VMMM_818
#define TRC_MRE_VMMM_818_size "d"
#define TRC_MRE_VMMM_818 TRC_MRE_VMMM_818__enum,TRC_MRE_VMMM_818_size

// TRC_MRE_VMMM_829
#define TRC_MRE_VMMM_829_size "dd"
#define TRC_MRE_VMMM_829 TRC_MRE_VMMM_829__enum,TRC_MRE_VMMM_829_size

// TRC_MRE_VMMM_832
#define TRC_MRE_VMMM_832_size "d"
#define TRC_MRE_VMMM_832 TRC_MRE_VMMM_832__enum,TRC_MRE_VMMM_832_size

// TRC_MRE_VMMM_839
#define TRC_MRE_VMMM_839_size "d"
#define TRC_MRE_VMMM_839 TRC_MRE_VMMM_839__enum,TRC_MRE_VMMM_839_size

// TRC_MRE_VMMM_847
#define TRC_MRE_VMMM_847_size "ddd"
#define TRC_MRE_VMMM_847 TRC_MRE_VMMM_847__enum,TRC_MRE_VMMM_847_size

// TRC_MRE_VMMM_854
#define TRC_MRE_VMMM_854_size ""
#define TRC_MRE_VMMM_854 TRC_MRE_VMMM_854__enum,TRC_MRE_VMMM_854_size

// TRC_MRE_VMMM_866
#define TRC_MRE_VMMM_866_size ""
#define TRC_MRE_VMMM_866 TRC_MRE_VMMM_866__enum,TRC_MRE_VMMM_866_size

// TRC_MRE_VMMM_870
#define TRC_MRE_VMMM_870_size ""
#define TRC_MRE_VMMM_870 TRC_MRE_VMMM_870__enum,TRC_MRE_VMMM_870_size

// TRC_MRE_VMMM_903
#define TRC_MRE_VMMM_903_size "d"
#define TRC_MRE_VMMM_903 TRC_MRE_VMMM_903__enum,TRC_MRE_VMMM_903_size

// TRC_MRE_VMMM_976
#define TRC_MRE_VMMM_976_size "d"
#define TRC_MRE_VMMM_976 TRC_MRE_VMMM_976__enum,TRC_MRE_VMMM_976_size

// TRC_MRE_VMMM_983
#define TRC_MRE_VMMM_983_size "d"
#define TRC_MRE_VMMM_983 TRC_MRE_VMMM_983__enum,TRC_MRE_VMMM_983_size

// TRC_MRE_VMMM_988
#define TRC_MRE_VMMM_988_size "d"
#define TRC_MRE_VMMM_988 TRC_MRE_VMMM_988__enum,TRC_MRE_VMMM_988_size

// TRC_MRE_VMMM_1078
#define TRC_MRE_VMMM_1078_size ""
#define TRC_MRE_VMMM_1078 TRC_MRE_VMMM_1078__enum,TRC_MRE_VMMM_1078_size

// TRC_MRE_VMMM_1084
#define TRC_MRE_VMMM_1084_size ""
#define TRC_MRE_VMMM_1084 TRC_MRE_VMMM_1084__enum,TRC_MRE_VMMM_1084_size

// TRC_MRE_VMMM_1089
#define TRC_MRE_VMMM_1089_size ""
#define TRC_MRE_VMMM_1089 TRC_MRE_VMMM_1089__enum,TRC_MRE_VMMM_1089_size

// TRC_MRE_VMMM_1093
#define TRC_MRE_VMMM_1093_size ""
#define TRC_MRE_VMMM_1093 TRC_MRE_VMMM_1093__enum,TRC_MRE_VMMM_1093_size

// TRC_MRE_VMMM_1162
#define TRC_MRE_VMMM_1162_size "d"
#define TRC_MRE_VMMM_1162 TRC_MRE_VMMM_1162__enum,TRC_MRE_VMMM_1162_size

// TRC_MRE_VMMM_1206
#define TRC_MRE_VMMM_1206_size ""
#define TRC_MRE_VMMM_1206 TRC_MRE_VMMM_1206__enum,TRC_MRE_VMMM_1206_size

// TRC_MRE_VMMM_1214
#define TRC_MRE_VMMM_1214_size "d"
#define TRC_MRE_VMMM_1214 TRC_MRE_VMMM_1214__enum,TRC_MRE_VMMM_1214_size

// TRC_MRE_VMMM_1218
#define TRC_MRE_VMMM_1218_size ""
#define TRC_MRE_VMMM_1218 TRC_MRE_VMMM_1218__enum,TRC_MRE_VMMM_1218_size

// TRC_MRE_VMMM_1227
#define TRC_MRE_VMMM_1227_size ""
#define TRC_MRE_VMMM_1227 TRC_MRE_VMMM_1227__enum,TRC_MRE_VMMM_1227_size

// TRC_MRE_VMMM_1233
#define TRC_MRE_VMMM_1233_size ""
#define TRC_MRE_VMMM_1233 TRC_MRE_VMMM_1233__enum,TRC_MRE_VMMM_1233_size

// TRC_MRE_VMMM_1245
#define TRC_MRE_VMMM_1245_size ""
#define TRC_MRE_VMMM_1245 TRC_MRE_VMMM_1245__enum,TRC_MRE_VMMM_1245_size

// TRC_MRE_VMMM_1254
#define TRC_MRE_VMMM_1254_size ""
#define TRC_MRE_VMMM_1254 TRC_MRE_VMMM_1254__enum,TRC_MRE_VMMM_1254_size

// TRC_MRE_VMMM_1262
#define TRC_MRE_VMMM_1262_size ""
#define TRC_MRE_VMMM_1262 TRC_MRE_VMMM_1262__enum,TRC_MRE_VMMM_1262_size

// TRC_MRE_VMMM_1268
#define TRC_MRE_VMMM_1268_size ""
#define TRC_MRE_VMMM_1268 TRC_MRE_VMMM_1268__enum,TRC_MRE_VMMM_1268_size

// TRC_MRE_VMMM_1272
#define TRC_MRE_VMMM_1272_size "d"
#define TRC_MRE_VMMM_1272 TRC_MRE_VMMM_1272__enum,TRC_MRE_VMMM_1272_size

// TRC_MRE_VMMM_1282
#define TRC_MRE_VMMM_1282_size ""
#define TRC_MRE_VMMM_1282 TRC_MRE_VMMM_1282__enum,TRC_MRE_VMMM_1282_size

// TRC_MRE_VMMM_1291
#define TRC_MRE_VMMM_1291_size ""
#define TRC_MRE_VMMM_1291 TRC_MRE_VMMM_1291__enum,TRC_MRE_VMMM_1291_size

// TRC_MRE_VMMM_1297
#define TRC_MRE_VMMM_1297_size ""
#define TRC_MRE_VMMM_1297 TRC_MRE_VMMM_1297__enum,TRC_MRE_VMMM_1297_size

// TRC_MRE_VMMM_1301
#define TRC_MRE_VMMM_1301_size "d"
#define TRC_MRE_VMMM_1301 TRC_MRE_VMMM_1301__enum,TRC_MRE_VMMM_1301_size

// TRC_MRE_VMMM_1433
#define TRC_MRE_VMMM_1433_size "d"
#define TRC_MRE_VMMM_1433 TRC_MRE_VMMM_1433__enum,TRC_MRE_VMMM_1433_size

// TRC_MRE_VMMM_1453
#define TRC_MRE_VMMM_1453_size ""
#define TRC_MRE_VMMM_1453 TRC_MRE_VMMM_1453__enum,TRC_MRE_VMMM_1453_size

// TRC_MRE_VMMM_1460
#define TRC_MRE_VMMM_1460_size ""
#define TRC_MRE_VMMM_1460 TRC_MRE_VMMM_1460__enum,TRC_MRE_VMMM_1460_size

// TRC_MRE_VMMM_1482
#define TRC_MRE_VMMM_1482_size "d"
#define TRC_MRE_VMMM_1482 TRC_MRE_VMMM_1482__enum,TRC_MRE_VMMM_1482_size

// TRC_MRE_VMMM_1501
#define TRC_MRE_VMMM_1501_size "d"
#define TRC_MRE_VMMM_1501 TRC_MRE_VMMM_1501__enum,TRC_MRE_VMMM_1501_size

// TRC_MRE_VMMM_1515
#define TRC_MRE_VMMM_1515_size ""
#define TRC_MRE_VMMM_1515 TRC_MRE_VMMM_1515__enum,TRC_MRE_VMMM_1515_size

// TRC_MRE_VMMM_1522
#define TRC_MRE_VMMM_1522_size ""
#define TRC_MRE_VMMM_1522 TRC_MRE_VMMM_1522__enum,TRC_MRE_VMMM_1522_size

// TRC_MRE_VMMM_1527
#define TRC_MRE_VMMM_1527_size ""
#define TRC_MRE_VMMM_1527 TRC_MRE_VMMM_1527__enum,TRC_MRE_VMMM_1527_size

// TRC_MRE_VMMM_1533
#define TRC_MRE_VMMM_1533_size ""
#define TRC_MRE_VMMM_1533 TRC_MRE_VMMM_1533__enum,TRC_MRE_VMMM_1533_size

// TRC_MRE_VMMM_1543
#define TRC_MRE_VMMM_1543_size "d"
#define TRC_MRE_VMMM_1543 TRC_MRE_VMMM_1543__enum,TRC_MRE_VMMM_1543_size

// TRC_MRE_VMMM_1559
#define TRC_MRE_VMMM_1559_size "d"
#define TRC_MRE_VMMM_1559 TRC_MRE_VMMM_1559__enum,TRC_MRE_VMMM_1559_size

// TRC_MRE_VMMM_1569
#define TRC_MRE_VMMM_1569_size ""
#define TRC_MRE_VMMM_1569 TRC_MRE_VMMM_1569__enum,TRC_MRE_VMMM_1569_size

// TRC_MRE_VMMM_1577
#define TRC_MRE_VMMM_1577_size ""
#define TRC_MRE_VMMM_1577 TRC_MRE_VMMM_1577__enum,TRC_MRE_VMMM_1577_size

// TRC_MRE_VMNVRAM_137
#define TRC_MRE_VMNVRAM_137_size ""
#define TRC_MRE_VMNVRAM_137 TRC_MRE_VMNVRAM_137__enum,TRC_MRE_VMNVRAM_137_size

// TRC_MRE_VMNVRAM_159
#define TRC_MRE_VMNVRAM_159_size ""
#define TRC_MRE_VMNVRAM_159 TRC_MRE_VMNVRAM_159__enum,TRC_MRE_VMNVRAM_159_size

// TRC_MRE_VMNVRAM_173
#define TRC_MRE_VMNVRAM_173_size ""
#define TRC_MRE_VMNVRAM_173 TRC_MRE_VMNVRAM_173__enum,TRC_MRE_VMNVRAM_173_size

// TRC_MRE_VMNVRAM_176
#define TRC_MRE_VMNVRAM_176_size "d"
#define TRC_MRE_VMNVRAM_176 TRC_MRE_VMNVRAM_176__enum,TRC_MRE_VMNVRAM_176_size

// TRC_MRE_VMNVRAM_185
#define TRC_MRE_VMNVRAM_185_size ""
#define TRC_MRE_VMNVRAM_185 TRC_MRE_VMNVRAM_185__enum,TRC_MRE_VMNVRAM_185_size

// TRC_MRE_VMNVRAM_191
#define TRC_MRE_VMNVRAM_191_size ""
#define TRC_MRE_VMNVRAM_191 TRC_MRE_VMNVRAM_191__enum,TRC_MRE_VMNVRAM_191_size

// TRC_MRE_VMNVRAM_198
#define TRC_MRE_VMNVRAM_198_size "d"
#define TRC_MRE_VMNVRAM_198 TRC_MRE_VMNVRAM_198__enum,TRC_MRE_VMNVRAM_198_size

// TRC_MRE_VMNVRAM_212
#define TRC_MRE_VMNVRAM_212_size ""
#define TRC_MRE_VMNVRAM_212 TRC_MRE_VMNVRAM_212__enum,TRC_MRE_VMNVRAM_212_size

// TRC_MRE_VMNVRAM_219
#define TRC_MRE_VMNVRAM_219_size ""
#define TRC_MRE_VMNVRAM_219 TRC_MRE_VMNVRAM_219__enum,TRC_MRE_VMNVRAM_219_size

// TRC_MRE_VMNVRAM_223
#define TRC_MRE_VMNVRAM_223_size ""
#define TRC_MRE_VMNVRAM_223 TRC_MRE_VMNVRAM_223__enum,TRC_MRE_VMNVRAM_223_size

// TRC_MRE_VMNVRAM_225
#define TRC_MRE_VMNVRAM_225_size ""
#define TRC_MRE_VMNVRAM_225 TRC_MRE_VMNVRAM_225__enum,TRC_MRE_VMNVRAM_225_size

// TRC_MRE_VMNVRAM_246
#define TRC_MRE_VMNVRAM_246_size ""
#define TRC_MRE_VMNVRAM_246 TRC_MRE_VMNVRAM_246__enum,TRC_MRE_VMNVRAM_246_size

// TRC_MRE_VMNVRAM_301
#define TRC_MRE_VMNVRAM_301_size "d"
#define TRC_MRE_VMNVRAM_301 TRC_MRE_VMNVRAM_301__enum,TRC_MRE_VMNVRAM_301_size

// TRC_MRE_VMNVRAM_304
#define TRC_MRE_VMNVRAM_304_size "d"
#define TRC_MRE_VMNVRAM_304 TRC_MRE_VMNVRAM_304__enum,TRC_MRE_VMNVRAM_304_size

// TRC_MRE_VMNVRAM_325
#define TRC_MRE_VMNVRAM_325_size "dddddddd"
#define TRC_MRE_VMNVRAM_325 TRC_MRE_VMNVRAM_325__enum,TRC_MRE_VMNVRAM_325_size

// TRC_MRE_VMNVRAM_340
#define TRC_MRE_VMNVRAM_340_size ""
#define TRC_MRE_VMNVRAM_340 TRC_MRE_VMNVRAM_340__enum,TRC_MRE_VMNVRAM_340_size

// TRC_MRE_VMNVRAM_342
#define TRC_MRE_VMNVRAM_342_size "dd"
#define TRC_MRE_VMNVRAM_342 TRC_MRE_VMNVRAM_342__enum,TRC_MRE_VMNVRAM_342_size

// TRC_MRE_VMNVRAM_347
#define TRC_MRE_VMNVRAM_347_size ""
#define TRC_MRE_VMNVRAM_347 TRC_MRE_VMNVRAM_347__enum,TRC_MRE_VMNVRAM_347_size

// TRC_MRE_VMNVRAM_369
#define TRC_MRE_VMNVRAM_369_size ""
#define TRC_MRE_VMNVRAM_369 TRC_MRE_VMNVRAM_369__enum,TRC_MRE_VMNVRAM_369_size

// TRC_MRE_VMNVRAM_372
#define TRC_MRE_VMNVRAM_372_size "dd"
#define TRC_MRE_VMNVRAM_372 TRC_MRE_VMNVRAM_372__enum,TRC_MRE_VMNVRAM_372_size

// TRC_MRE_VMNVRAM_377
#define TRC_MRE_VMNVRAM_377_size ""
#define TRC_MRE_VMNVRAM_377 TRC_MRE_VMNVRAM_377__enum,TRC_MRE_VMNVRAM_377_size

// TRC_MRE_VMNVRAM_413
#define TRC_MRE_VMNVRAM_413_size ""
#define TRC_MRE_VMNVRAM_413 TRC_MRE_VMNVRAM_413__enum,TRC_MRE_VMNVRAM_413_size

// TRC_MRE_VMNVRAM_418
#define TRC_MRE_VMNVRAM_418_size ""
#define TRC_MRE_VMNVRAM_418 TRC_MRE_VMNVRAM_418__enum,TRC_MRE_VMNVRAM_418_size

// TRC_MRE_VMNVRAM_422
#define TRC_MRE_VMNVRAM_422_size ""
#define TRC_MRE_VMNVRAM_422 TRC_MRE_VMNVRAM_422__enum,TRC_MRE_VMNVRAM_422_size

// TRC_MRE_VMNVRAM_428
#define TRC_MRE_VMNVRAM_428_size "ddd"
#define TRC_MRE_VMNVRAM_428 TRC_MRE_VMNVRAM_428__enum,TRC_MRE_VMNVRAM_428_size

// TRC_MRE_VMNVRAM_435
#define TRC_MRE_VMNVRAM_435_size ""
#define TRC_MRE_VMNVRAM_435 TRC_MRE_VMNVRAM_435__enum,TRC_MRE_VMNVRAM_435_size

// TRC_MRE_VMNVRAM_448
#define TRC_MRE_VMNVRAM_448_size "ddd"
#define TRC_MRE_VMNVRAM_448 TRC_MRE_VMNVRAM_448__enum,TRC_MRE_VMNVRAM_448_size

// TRC_MRE_VMNVRAM_466
#define TRC_MRE_VMNVRAM_466_size "dd"
#define TRC_MRE_VMNVRAM_466 TRC_MRE_VMNVRAM_466__enum,TRC_MRE_VMNVRAM_466_size

// TRC_MRE_VMNVRAM_470
#define TRC_MRE_VMNVRAM_470_size "ddd"
#define TRC_MRE_VMNVRAM_470 TRC_MRE_VMNVRAM_470__enum,TRC_MRE_VMNVRAM_470_size

// TRC_MRE_VMNVRAM_476
#define TRC_MRE_VMNVRAM_476_size ""
#define TRC_MRE_VMNVRAM_476 TRC_MRE_VMNVRAM_476__enum,TRC_MRE_VMNVRAM_476_size

// TRC_MRE_VMNVRAM_508
#define TRC_MRE_VMNVRAM_508_size ""
#define TRC_MRE_VMNVRAM_508 TRC_MRE_VMNVRAM_508__enum,TRC_MRE_VMNVRAM_508_size

// TRC_MRE_VMNVRAM_518
#define TRC_MRE_VMNVRAM_518_size ""
#define TRC_MRE_VMNVRAM_518 TRC_MRE_VMNVRAM_518__enum,TRC_MRE_VMNVRAM_518_size

// TRC_MRE_VMNVRAM_539
#define TRC_MRE_VMNVRAM_539_size ""
#define TRC_MRE_VMNVRAM_539 TRC_MRE_VMNVRAM_539__enum,TRC_MRE_VMNVRAM_539_size

// TRC_MRE_VMNVRAM_563
#define TRC_MRE_VMNVRAM_563_size ""
#define TRC_MRE_VMNVRAM_563 TRC_MRE_VMNVRAM_563__enum,TRC_MRE_VMNVRAM_563_size

// TRC_MRE_VMNVRAM_584
#define TRC_MRE_VMNVRAM_584_size ""
#define TRC_MRE_VMNVRAM_584 TRC_MRE_VMNVRAM_584__enum,TRC_MRE_VMNVRAM_584_size

// TRC_MRE_VMNVRAM_667
#define TRC_MRE_VMNVRAM_667_size ""
#define TRC_MRE_VMNVRAM_667 TRC_MRE_VMNVRAM_667__enum,TRC_MRE_VMNVRAM_667_size

// TRC_MRE_VMNVRAM_679
#define TRC_MRE_VMNVRAM_679_size ""
#define TRC_MRE_VMNVRAM_679 TRC_MRE_VMNVRAM_679__enum,TRC_MRE_VMNVRAM_679_size

// TRC_MRE_VMNVRAM_701
#define TRC_MRE_VMNVRAM_701_size ""
#define TRC_MRE_VMNVRAM_701 TRC_MRE_VMNVRAM_701__enum,TRC_MRE_VMNVRAM_701_size

// TRC_MRE_VMNVRAM_728
#define TRC_MRE_VMNVRAM_728_size ""
#define TRC_MRE_VMNVRAM_728 TRC_MRE_VMNVRAM_728__enum,TRC_MRE_VMNVRAM_728_size

// TRC_MRE_VMNVRAM_750
#define TRC_MRE_VMNVRAM_750_size ""
#define TRC_MRE_VMNVRAM_750 TRC_MRE_VMNVRAM_750__enum,TRC_MRE_VMNVRAM_750_size

// TRC_MRE_VMNVRAM_756
#define TRC_MRE_VMNVRAM_756_size "d"
#define TRC_MRE_VMNVRAM_756 TRC_MRE_VMNVRAM_756__enum,TRC_MRE_VMNVRAM_756_size

// TRC_MRE_VMNVRAM_766
#define TRC_MRE_VMNVRAM_766_size ""
#define TRC_MRE_VMNVRAM_766 TRC_MRE_VMNVRAM_766__enum,TRC_MRE_VMNVRAM_766_size

// TRC_MRE_VMNVRAM_790
#define TRC_MRE_VMNVRAM_790_size ""
#define TRC_MRE_VMNVRAM_790 TRC_MRE_VMNVRAM_790__enum,TRC_MRE_VMNVRAM_790_size

// TRC_MRE_VMNVRAM_807
#define TRC_MRE_VMNVRAM_807_size ""
#define TRC_MRE_VMNVRAM_807 TRC_MRE_VMNVRAM_807__enum,TRC_MRE_VMNVRAM_807_size

// TRC_MRE_VMNVRAM_818
#define TRC_MRE_VMNVRAM_818_size ""
#define TRC_MRE_VMNVRAM_818 TRC_MRE_VMNVRAM_818__enum,TRC_MRE_VMNVRAM_818_size

// TRC_MRE_VMNVRAM_829
#define TRC_MRE_VMNVRAM_829_size ""
#define TRC_MRE_VMNVRAM_829 TRC_MRE_VMNVRAM_829__enum,TRC_MRE_VMNVRAM_829_size

// TRC_MRE_VMNVRAM_838
#define TRC_MRE_VMNVRAM_838_size ""
#define TRC_MRE_VMNVRAM_838 TRC_MRE_VMNVRAM_838__enum,TRC_MRE_VMNVRAM_838_size

// TRC_MRE_VMNVRAM_850
#define TRC_MRE_VMNVRAM_850_size ""
#define TRC_MRE_VMNVRAM_850 TRC_MRE_VMNVRAM_850__enum,TRC_MRE_VMNVRAM_850_size

// TRC_MRE_VMNVRAM_859
#define TRC_MRE_VMNVRAM_859_size ""
#define TRC_MRE_VMNVRAM_859 TRC_MRE_VMNVRAM_859__enum,TRC_MRE_VMNVRAM_859_size

// TRC_MRE_VMOPTIONS_165
#define TRC_MRE_VMOPTIONS_165_size "d"
#define TRC_MRE_VMOPTIONS_165 TRC_MRE_VMOPTIONS_165__enum,TRC_MRE_VMOPTIONS_165_size

// TRC_MRE_VMOPTIONS_181
#define TRC_MRE_VMOPTIONS_181_size "d"
#define TRC_MRE_VMOPTIONS_181 TRC_MRE_VMOPTIONS_181__enum,TRC_MRE_VMOPTIONS_181_size

// TRC_MRE_VMOPTIONS_197
#define TRC_MRE_VMOPTIONS_197_size "d"
#define TRC_MRE_VMOPTIONS_197 TRC_MRE_VMOPTIONS_197__enum,TRC_MRE_VMOPTIONS_197_size

// TRC_MRE_VMOPTIONS_212
#define TRC_MRE_VMOPTIONS_212_size "d"
#define TRC_MRE_VMOPTIONS_212 TRC_MRE_VMOPTIONS_212__enum,TRC_MRE_VMOPTIONS_212_size

// TRC_MRE_VMOPTIONS_261
#define TRC_MRE_VMOPTIONS_261_size "ddd"
#define TRC_MRE_VMOPTIONS_261 TRC_MRE_VMOPTIONS_261__enum,TRC_MRE_VMOPTIONS_261_size

// TRC_MRE_VMOPTIONS_280
#define TRC_MRE_VMOPTIONS_280_size "ddddd"
#define TRC_MRE_VMOPTIONS_280 TRC_MRE_VMOPTIONS_280__enum,TRC_MRE_VMOPTIONS_280_size

// TRC_MRE_VMPAYMENT_90
#define TRC_MRE_VMPAYMENT_90_size ""
#define TRC_MRE_VMPAYMENT_90 TRC_MRE_VMPAYMENT_90__enum,TRC_MRE_VMPAYMENT_90_size

// TRC_MRE_VMPAYMENT_92
#define TRC_MRE_VMPAYMENT_92_size "d"
#define TRC_MRE_VMPAYMENT_92 TRC_MRE_VMPAYMENT_92__enum,TRC_MRE_VMPAYMENT_92_size

// TRC_MRE_VMPAYMENT_95
#define TRC_MRE_VMPAYMENT_95_size ""
#define TRC_MRE_VMPAYMENT_95 TRC_MRE_VMPAYMENT_95__enum,TRC_MRE_VMPAYMENT_95_size

// TRC_MRE_VMPAYMENT_98
#define TRC_MRE_VMPAYMENT_98_size "d"
#define TRC_MRE_VMPAYMENT_98 TRC_MRE_VMPAYMENT_98__enum,TRC_MRE_VMPAYMENT_98_size

// TRC_MRE_VMPAYMENT_100
#define TRC_MRE_VMPAYMENT_100_size "d"
#define TRC_MRE_VMPAYMENT_100 TRC_MRE_VMPAYMENT_100__enum,TRC_MRE_VMPAYMENT_100_size

// TRC_MRE_VMPAYMENT_102
#define TRC_MRE_VMPAYMENT_102_size ""
#define TRC_MRE_VMPAYMENT_102 TRC_MRE_VMPAYMENT_102__enum,TRC_MRE_VMPAYMENT_102_size

// TRC_MRE_VMPAYMENT_103
#define TRC_MRE_VMPAYMENT_103_size ""
#define TRC_MRE_VMPAYMENT_103 TRC_MRE_VMPAYMENT_103__enum,TRC_MRE_VMPAYMENT_103_size

// TRC_MRE_VMPAYMENT_109
#define TRC_MRE_VMPAYMENT_109_size ""
#define TRC_MRE_VMPAYMENT_109 TRC_MRE_VMPAYMENT_109__enum,TRC_MRE_VMPAYMENT_109_size

// TRC_MRE_VMPAYMENT_117
#define TRC_MRE_VMPAYMENT_117_size ""
#define TRC_MRE_VMPAYMENT_117 TRC_MRE_VMPAYMENT_117__enum,TRC_MRE_VMPAYMENT_117_size

// TRC_MRE_VMPAYMENT_137
#define TRC_MRE_VMPAYMENT_137_size ""
#define TRC_MRE_VMPAYMENT_137 TRC_MRE_VMPAYMENT_137__enum,TRC_MRE_VMPAYMENT_137_size

// TRC_MRE_VMPAYMENT_140
#define TRC_MRE_VMPAYMENT_140_size ""
#define TRC_MRE_VMPAYMENT_140 TRC_MRE_VMPAYMENT_140__enum,TRC_MRE_VMPAYMENT_140_size

// TRC_MRE_VMPAYMENT_152
#define TRC_MRE_VMPAYMENT_152_size ""
#define TRC_MRE_VMPAYMENT_152 TRC_MRE_VMPAYMENT_152__enum,TRC_MRE_VMPAYMENT_152_size

// TRC_MRE_VMPAYMENT_187
#define TRC_MRE_VMPAYMENT_187_size "ddd"
#define TRC_MRE_VMPAYMENT_187 TRC_MRE_VMPAYMENT_187__enum,TRC_MRE_VMPAYMENT_187_size

// TRC_MRE_VMPAYMENT_195
#define TRC_MRE_VMPAYMENT_195_size "ddd"
#define TRC_MRE_VMPAYMENT_195 TRC_MRE_VMPAYMENT_195__enum,TRC_MRE_VMPAYMENT_195_size

// TRC_MRE_VMPAYMENT_207
#define TRC_MRE_VMPAYMENT_207_size "dd"
#define TRC_MRE_VMPAYMENT_207 TRC_MRE_VMPAYMENT_207__enum,TRC_MRE_VMPAYMENT_207_size

// TRC_MRE_VMPAYMENT_210
#define TRC_MRE_VMPAYMENT_210_size "dd"
#define TRC_MRE_VMPAYMENT_210 TRC_MRE_VMPAYMENT_210__enum,TRC_MRE_VMPAYMENT_210_size

// TRC_MRE_VMPAYMENT_214
#define TRC_MRE_VMPAYMENT_214_size ""
#define TRC_MRE_VMPAYMENT_214 TRC_MRE_VMPAYMENT_214__enum,TRC_MRE_VMPAYMENT_214_size

// TRC_MRE_VMPAYMENT_222
#define TRC_MRE_VMPAYMENT_222_size ""
#define TRC_MRE_VMPAYMENT_222 TRC_MRE_VMPAYMENT_222__enum,TRC_MRE_VMPAYMENT_222_size

// TRC_MRE_VMPAYMENT_227
#define TRC_MRE_VMPAYMENT_227_size ""
#define TRC_MRE_VMPAYMENT_227 TRC_MRE_VMPAYMENT_227__enum,TRC_MRE_VMPAYMENT_227_size

// TRC_MRE_VMPAYMENT_234
#define TRC_MRE_VMPAYMENT_234_size ""
#define TRC_MRE_VMPAYMENT_234 TRC_MRE_VMPAYMENT_234__enum,TRC_MRE_VMPAYMENT_234_size

// TRC_MRE_VMPAYMENT_266
#define TRC_MRE_VMPAYMENT_266_size "dd"
#define TRC_MRE_VMPAYMENT_266 TRC_MRE_VMPAYMENT_266__enum,TRC_MRE_VMPAYMENT_266_size

// TRC_MRE_VMPAYMENT_268
#define TRC_MRE_VMPAYMENT_268_size ""
#define TRC_MRE_VMPAYMENT_268 TRC_MRE_VMPAYMENT_268__enum,TRC_MRE_VMPAYMENT_268_size

// TRC_MRE_VMSALBITSTREAM_34
#define TRC_MRE_VMSALBITSTREAM_34_size "dd"
#define TRC_MRE_VMSALBITSTREAM_34 TRC_MRE_VMSALBITSTREAM_34__enum,TRC_MRE_VMSALBITSTREAM_34_size

// TRC_MRE_VMSALBITSTREAM_51
#define TRC_MRE_VMSALBITSTREAM_51_size "d"
#define TRC_MRE_VMSALBITSTREAM_51 TRC_MRE_VMSALBITSTREAM_51__enum,TRC_MRE_VMSALBITSTREAM_51_size

// TRC_MRE_VMSALCELL_112
#define TRC_MRE_VMSALCELL_112_size ""
#define TRC_MRE_VMSALCELL_112 TRC_MRE_VMSALCELL_112__enum,TRC_MRE_VMSALCELL_112_size

// TRC_MRE_VMSALCELL_119
#define TRC_MRE_VMSALCELL_119_size ""
#define TRC_MRE_VMSALCELL_119 TRC_MRE_VMSALCELL_119__enum,TRC_MRE_VMSALCELL_119_size

// TRC_MRE_VMSALCELL_127
#define TRC_MRE_VMSALCELL_127_size ""
#define TRC_MRE_VMSALCELL_127 TRC_MRE_VMSALCELL_127__enum,TRC_MRE_VMSALCELL_127_size

// TRC_MRE_VMSALCELL_139
#define TRC_MRE_VMSALCELL_139_size ""
#define TRC_MRE_VMSALCELL_139 TRC_MRE_VMSALCELL_139__enum,TRC_MRE_VMSALCELL_139_size

// TRC_MRE_VMSALCELL_145
#define TRC_MRE_VMSALCELL_145_size ""
#define TRC_MRE_VMSALCELL_145 TRC_MRE_VMSALCELL_145__enum,TRC_MRE_VMSALCELL_145_size

// TRC_MRE_VMSALCELL_151
#define TRC_MRE_VMSALCELL_151_size ""
#define TRC_MRE_VMSALCELL_151 TRC_MRE_VMSALCELL_151__enum,TRC_MRE_VMSALCELL_151_size

// TRC_MRE_VMSALCELL_158
#define TRC_MRE_VMSALCELL_158_size ""
#define TRC_MRE_VMSALCELL_158 TRC_MRE_VMSALCELL_158__enum,TRC_MRE_VMSALCELL_158_size

// TRC_MRE_VMSALCELL_164
#define TRC_MRE_VMSALCELL_164_size ""
#define TRC_MRE_VMSALCELL_164 TRC_MRE_VMSALCELL_164__enum,TRC_MRE_VMSALCELL_164_size

// TRC_MRE_VMSALCONTACT_115
#define TRC_MRE_VMSALCONTACT_115_size ""
#define TRC_MRE_VMSALCONTACT_115 TRC_MRE_VMSALCONTACT_115__enum,TRC_MRE_VMSALCONTACT_115_size

// TRC_MRE_VMSALCONTACT_118
#define TRC_MRE_VMSALCONTACT_118_size ""
#define TRC_MRE_VMSALCONTACT_118 TRC_MRE_VMSALCONTACT_118__enum,TRC_MRE_VMSALCONTACT_118_size

// TRC_MRE_VMSALCONTACT_129
#define TRC_MRE_VMSALCONTACT_129_size "d"
#define TRC_MRE_VMSALCONTACT_129 TRC_MRE_VMSALCONTACT_129__enum,TRC_MRE_VMSALCONTACT_129_size

// TRC_MRE_VMSALCONTACT_144
#define TRC_MRE_VMSALCONTACT_144_size ""
#define TRC_MRE_VMSALCONTACT_144 TRC_MRE_VMSALCONTACT_144__enum,TRC_MRE_VMSALCONTACT_144_size

// TRC_MRE_VMSALCONTACT_147
#define TRC_MRE_VMSALCONTACT_147_size ""
#define TRC_MRE_VMSALCONTACT_147 TRC_MRE_VMSALCONTACT_147__enum,TRC_MRE_VMSALCONTACT_147_size

// TRC_MRE_VMSALCONTACT_165
#define TRC_MRE_VMSALCONTACT_165_size ""
#define TRC_MRE_VMSALCONTACT_165 TRC_MRE_VMSALCONTACT_165__enum,TRC_MRE_VMSALCONTACT_165_size

// TRC_MRE_VMSALCONTACT_191
#define TRC_MRE_VMSALCONTACT_191_size ""
#define TRC_MRE_VMSALCONTACT_191 TRC_MRE_VMSALCONTACT_191__enum,TRC_MRE_VMSALCONTACT_191_size

// TRC_MRE_VMSALCONTACT_194
#define TRC_MRE_VMSALCONTACT_194_size ""
#define TRC_MRE_VMSALCONTACT_194 TRC_MRE_VMSALCONTACT_194__enum,TRC_MRE_VMSALCONTACT_194_size

// TRC_MRE_VMSALCONTACT_203
#define TRC_MRE_VMSALCONTACT_203_size "dd"
#define TRC_MRE_VMSALCONTACT_203 TRC_MRE_VMSALCONTACT_203__enum,TRC_MRE_VMSALCONTACT_203_size

// TRC_MRE_VMSALCONTACT_206
#define TRC_MRE_VMSALCONTACT_206_size ""
#define TRC_MRE_VMSALCONTACT_206 TRC_MRE_VMSALCONTACT_206__enum,TRC_MRE_VMSALCONTACT_206_size

// TRC_MRE_VMSALCONTACT_220
#define TRC_MRE_VMSALCONTACT_220_size ""
#define TRC_MRE_VMSALCONTACT_220 TRC_MRE_VMSALCONTACT_220__enum,TRC_MRE_VMSALCONTACT_220_size

// TRC_MRE_VMSALCONTACT_236
#define TRC_MRE_VMSALCONTACT_236_size ""
#define TRC_MRE_VMSALCONTACT_236 TRC_MRE_VMSALCONTACT_236__enum,TRC_MRE_VMSALCONTACT_236_size

// TRC_MRE_VMSALCONTACT_239
#define TRC_MRE_VMSALCONTACT_239_size ""
#define TRC_MRE_VMSALCONTACT_239 TRC_MRE_VMSALCONTACT_239__enum,TRC_MRE_VMSALCONTACT_239_size

// TRC_MRE_VMSALCONTACT_254
#define TRC_MRE_VMSALCONTACT_254_size ""
#define TRC_MRE_VMSALCONTACT_254 TRC_MRE_VMSALCONTACT_254__enum,TRC_MRE_VMSALCONTACT_254_size

// TRC_MRE_VMSALCONTACT_257
#define TRC_MRE_VMSALCONTACT_257_size ""
#define TRC_MRE_VMSALCONTACT_257 TRC_MRE_VMSALCONTACT_257__enum,TRC_MRE_VMSALCONTACT_257_size

// TRC_MRE_VMSALCONTACT_264
#define TRC_MRE_VMSALCONTACT_264_size ""
#define TRC_MRE_VMSALCONTACT_264 TRC_MRE_VMSALCONTACT_264__enum,TRC_MRE_VMSALCONTACT_264_size

// TRC_MRE_VMSALCONTACT_275
#define TRC_MRE_VMSALCONTACT_275_size "dd"
#define TRC_MRE_VMSALCONTACT_275 TRC_MRE_VMSALCONTACT_275__enum,TRC_MRE_VMSALCONTACT_275_size

// TRC_MRE_VMSALCONTACT_284
#define TRC_MRE_VMSALCONTACT_284_size ""
#define TRC_MRE_VMSALCONTACT_284 TRC_MRE_VMSALCONTACT_284__enum,TRC_MRE_VMSALCONTACT_284_size

// TRC_MRE_VMSALCONTACT_299
#define TRC_MRE_VMSALCONTACT_299_size ""
#define TRC_MRE_VMSALCONTACT_299 TRC_MRE_VMSALCONTACT_299__enum,TRC_MRE_VMSALCONTACT_299_size

// TRC_MRE_VMSALCONTACT_306
#define TRC_MRE_VMSALCONTACT_306_size ""
#define TRC_MRE_VMSALCONTACT_306 TRC_MRE_VMSALCONTACT_306__enum,TRC_MRE_VMSALCONTACT_306_size

// TRC_MRE_VMSALCONTACT_328
#define TRC_MRE_VMSALCONTACT_328_size "d"
#define TRC_MRE_VMSALCONTACT_328 TRC_MRE_VMSALCONTACT_328__enum,TRC_MRE_VMSALCONTACT_328_size

// TRC_MRE_VMSALCONTACT_330
#define TRC_MRE_VMSALCONTACT_330_size ""
#define TRC_MRE_VMSALCONTACT_330 TRC_MRE_VMSALCONTACT_330__enum,TRC_MRE_VMSALCONTACT_330_size

// TRC_MRE_VMSALCONTACT_345
#define TRC_MRE_VMSALCONTACT_345_size ""
#define TRC_MRE_VMSALCONTACT_345 TRC_MRE_VMSALCONTACT_345__enum,TRC_MRE_VMSALCONTACT_345_size

// TRC_MRE_VMSALCONTACT_364
#define TRC_MRE_VMSALCONTACT_364_size ""
#define TRC_MRE_VMSALCONTACT_364 TRC_MRE_VMSALCONTACT_364__enum,TRC_MRE_VMSALCONTACT_364_size

// TRC_MRE_VMSALCONTACT_373
#define TRC_MRE_VMSALCONTACT_373_size ""
#define TRC_MRE_VMSALCONTACT_373 TRC_MRE_VMSALCONTACT_373__enum,TRC_MRE_VMSALCONTACT_373_size

// TRC_MRE_VMSALCONTACT_393
#define TRC_MRE_VMSALCONTACT_393_size ""
#define TRC_MRE_VMSALCONTACT_393 TRC_MRE_VMSALCONTACT_393__enum,TRC_MRE_VMSALCONTACT_393_size

// TRC_MRE_VMSALCONTACT_402
#define TRC_MRE_VMSALCONTACT_402_size ""
#define TRC_MRE_VMSALCONTACT_402 TRC_MRE_VMSALCONTACT_402__enum,TRC_MRE_VMSALCONTACT_402_size

// TRC_MRE_VMSALCONTACT_408
#define TRC_MRE_VMSALCONTACT_408_size ""
#define TRC_MRE_VMSALCONTACT_408 TRC_MRE_VMSALCONTACT_408__enum,TRC_MRE_VMSALCONTACT_408_size

// TRC_MRE_VMSALCONTACT_418
#define TRC_MRE_VMSALCONTACT_418_size ""
#define TRC_MRE_VMSALCONTACT_418 TRC_MRE_VMSALCONTACT_418__enum,TRC_MRE_VMSALCONTACT_418_size

// TRC_MRE_VMSALCONTACT_451
#define TRC_MRE_VMSALCONTACT_451_size ""
#define TRC_MRE_VMSALCONTACT_451 TRC_MRE_VMSALCONTACT_451__enum,TRC_MRE_VMSALCONTACT_451_size

// TRC_MRE_VMSALCONTACT_459
#define TRC_MRE_VMSALCONTACT_459_size ""
#define TRC_MRE_VMSALCONTACT_459 TRC_MRE_VMSALCONTACT_459__enum,TRC_MRE_VMSALCONTACT_459_size

// TRC_MRE_VMSALCONTACT_470
#define TRC_MRE_VMSALCONTACT_470_size ""
#define TRC_MRE_VMSALCONTACT_470 TRC_MRE_VMSALCONTACT_470__enum,TRC_MRE_VMSALCONTACT_470_size

// TRC_MRE_VMSALCONTACT_476
#define TRC_MRE_VMSALCONTACT_476_size "d"
#define TRC_MRE_VMSALCONTACT_476 TRC_MRE_VMSALCONTACT_476__enum,TRC_MRE_VMSALCONTACT_476_size

// TRC_MRE_VMSALCONTACT_482
#define TRC_MRE_VMSALCONTACT_482_size ""
#define TRC_MRE_VMSALCONTACT_482 TRC_MRE_VMSALCONTACT_482__enum,TRC_MRE_VMSALCONTACT_482_size

// TRC_MRE_VMSALCONTACT_496
#define TRC_MRE_VMSALCONTACT_496_size "dd"
#define TRC_MRE_VMSALCONTACT_496 TRC_MRE_VMSALCONTACT_496__enum,TRC_MRE_VMSALCONTACT_496_size

// TRC_MRE_VMSALCONTACT_497
#define TRC_MRE_VMSALCONTACT_497_size "dd"
#define TRC_MRE_VMSALCONTACT_497 TRC_MRE_VMSALCONTACT_497__enum,TRC_MRE_VMSALCONTACT_497_size

// TRC_MRE_VMSALCONTACT_503
#define TRC_MRE_VMSALCONTACT_503_size "d"
#define TRC_MRE_VMSALCONTACT_503 TRC_MRE_VMSALCONTACT_503__enum,TRC_MRE_VMSALCONTACT_503_size

// TRC_MRE_VMSALCONTACT_507
#define TRC_MRE_VMSALCONTACT_507_size "d"
#define TRC_MRE_VMSALCONTACT_507 TRC_MRE_VMSALCONTACT_507__enum,TRC_MRE_VMSALCONTACT_507_size

// TRC_MRE_VMSALCONTACT_508
#define TRC_MRE_VMSALCONTACT_508_size "d"
#define TRC_MRE_VMSALCONTACT_508 TRC_MRE_VMSALCONTACT_508__enum,TRC_MRE_VMSALCONTACT_508_size

// TRC_MRE_VMSALCONTACT_519
#define TRC_MRE_VMSALCONTACT_519_size "d"
#define TRC_MRE_VMSALCONTACT_519 TRC_MRE_VMSALCONTACT_519__enum,TRC_MRE_VMSALCONTACT_519_size

// TRC_MRE_VMSALCONTACT_520
#define TRC_MRE_VMSALCONTACT_520_size "d"
#define TRC_MRE_VMSALCONTACT_520 TRC_MRE_VMSALCONTACT_520__enum,TRC_MRE_VMSALCONTACT_520_size

// TRC_MRE_VMSALCONTACT_530
#define TRC_MRE_VMSALCONTACT_530_size "d"
#define TRC_MRE_VMSALCONTACT_530 TRC_MRE_VMSALCONTACT_530__enum,TRC_MRE_VMSALCONTACT_530_size

// TRC_MRE_VMSALCONTACT_578
#define TRC_MRE_VMSALCONTACT_578_size ""
#define TRC_MRE_VMSALCONTACT_578 TRC_MRE_VMSALCONTACT_578__enum,TRC_MRE_VMSALCONTACT_578_size

// TRC_MRE_VMSALCONTACT_593
#define TRC_MRE_VMSALCONTACT_593_size "d"
#define TRC_MRE_VMSALCONTACT_593 TRC_MRE_VMSALCONTACT_593__enum,TRC_MRE_VMSALCONTACT_593_size

// TRC_MRE_VMSALCONTACT_594
#define TRC_MRE_VMSALCONTACT_594_size "d"
#define TRC_MRE_VMSALCONTACT_594 TRC_MRE_VMSALCONTACT_594__enum,TRC_MRE_VMSALCONTACT_594_size

// TRC_MRE_VMSALCONTACT_621
#define TRC_MRE_VMSALCONTACT_621_size ""
#define TRC_MRE_VMSALCONTACT_621 TRC_MRE_VMSALCONTACT_621__enum,TRC_MRE_VMSALCONTACT_621_size

// TRC_MRE_VMSALCONTACT_637
#define TRC_MRE_VMSALCONTACT_637_size "dd"
#define TRC_MRE_VMSALCONTACT_637 TRC_MRE_VMSALCONTACT_637__enum,TRC_MRE_VMSALCONTACT_637_size

// TRC_MRE_VMSALGPS_47
#define TRC_MRE_VMSALGPS_47_size ""
#define TRC_MRE_VMSALGPS_47 TRC_MRE_VMSALGPS_47__enum,TRC_MRE_VMSALGPS_47_size

// TRC_MRE_VMSALGPS_55
#define TRC_MRE_VMSALGPS_55_size ""
#define TRC_MRE_VMSALGPS_55 TRC_MRE_VMSALGPS_55__enum,TRC_MRE_VMSALGPS_55_size

// TRC_MRE_VMSALGPS_61
#define TRC_MRE_VMSALGPS_61_size "d"
#define TRC_MRE_VMSALGPS_61 TRC_MRE_VMSALGPS_61__enum,TRC_MRE_VMSALGPS_61_size

// TRC_MRE_VMSALGPS_64
#define TRC_MRE_VMSALGPS_64_size ""
#define TRC_MRE_VMSALGPS_64 TRC_MRE_VMSALGPS_64__enum,TRC_MRE_VMSALGPS_64_size

// TRC_MRE_VMSALGPS_70
#define TRC_MRE_VMSALGPS_70_size ""
#define TRC_MRE_VMSALGPS_70 TRC_MRE_VMSALGPS_70__enum,TRC_MRE_VMSALGPS_70_size

// TRC_MRE_VMSALGPS_76
#define TRC_MRE_VMSALGPS_76_size ""
#define TRC_MRE_VMSALGPS_76 TRC_MRE_VMSALGPS_76__enum,TRC_MRE_VMSALGPS_76_size

// TRC_MRE_VMSALGPS_84
#define TRC_MRE_VMSALGPS_84_size ""
#define TRC_MRE_VMSALGPS_84 TRC_MRE_VMSALGPS_84__enum,TRC_MRE_VMSALGPS_84_size

// TRC_MRE_VMSALGPS_95
#define TRC_MRE_VMSALGPS_95_size ""
#define TRC_MRE_VMSALGPS_95 TRC_MRE_VMSALGPS_95__enum,TRC_MRE_VMSALGPS_95_size

// TRC_MRE_VMSALMM_145
#define TRC_MRE_VMSALMM_145_size "d"
#define TRC_MRE_VMSALMM_145 TRC_MRE_VMSALMM_145__enum,TRC_MRE_VMSALMM_145_size

// TRC_MRE_VMSALMM_149
#define TRC_MRE_VMSALMM_149_size ""
#define TRC_MRE_VMSALMM_149 TRC_MRE_VMSALMM_149__enum,TRC_MRE_VMSALMM_149_size

// TRC_MRE_VMSALMM_154
#define TRC_MRE_VMSALMM_154_size ""
#define TRC_MRE_VMSALMM_154 TRC_MRE_VMSALMM_154__enum,TRC_MRE_VMSALMM_154_size

// TRC_MRE_VMSALMM_163
#define TRC_MRE_VMSALMM_163_size ""
#define TRC_MRE_VMSALMM_163 TRC_MRE_VMSALMM_163__enum,TRC_MRE_VMSALMM_163_size

// TRC_MRE_VMSALMM_170
#define TRC_MRE_VMSALMM_170_size ""
#define TRC_MRE_VMSALMM_170 TRC_MRE_VMSALMM_170__enum,TRC_MRE_VMSALMM_170_size

// TRC_MRE_VMSALMM_178
#define TRC_MRE_VMSALMM_178_size ""
#define TRC_MRE_VMSALMM_178 TRC_MRE_VMSALMM_178__enum,TRC_MRE_VMSALMM_178_size

// TRC_MRE_VMSALMM_190
#define TRC_MRE_VMSALMM_190_size "d"
#define TRC_MRE_VMSALMM_190 TRC_MRE_VMSALMM_190__enum,TRC_MRE_VMSALMM_190_size

// TRC_MRE_VMSALMM_207
#define TRC_MRE_VMSALMM_207_size ""
#define TRC_MRE_VMSALMM_207 TRC_MRE_VMSALMM_207__enum,TRC_MRE_VMSALMM_207_size

// TRC_MRE_VMSALMM_212
#define TRC_MRE_VMSALMM_212_size ""
#define TRC_MRE_VMSALMM_212 TRC_MRE_VMSALMM_212__enum,TRC_MRE_VMSALMM_212_size

// TRC_MRE_VMSALMM_217
#define TRC_MRE_VMSALMM_217_size ""
#define TRC_MRE_VMSALMM_217 TRC_MRE_VMSALMM_217__enum,TRC_MRE_VMSALMM_217_size

// TRC_MRE_VMSALMM_222
#define TRC_MRE_VMSALMM_222_size ""
#define TRC_MRE_VMSALMM_222 TRC_MRE_VMSALMM_222__enum,TRC_MRE_VMSALMM_222_size

// TRC_MRE_VMSALMM_229
#define TRC_MRE_VMSALMM_229_size ""
#define TRC_MRE_VMSALMM_229 TRC_MRE_VMSALMM_229__enum,TRC_MRE_VMSALMM_229_size

// TRC_MRE_VMSALMM_237
#define TRC_MRE_VMSALMM_237_size ""
#define TRC_MRE_VMSALMM_237 TRC_MRE_VMSALMM_237__enum,TRC_MRE_VMSALMM_237_size

// TRC_MRE_VMSALMM_258
#define TRC_MRE_VMSALMM_258_size "d"
#define TRC_MRE_VMSALMM_258 TRC_MRE_VMSALMM_258__enum,TRC_MRE_VMSALMM_258_size

// TRC_MRE_VMSALMM_274
#define TRC_MRE_VMSALMM_274_size ""
#define TRC_MRE_VMSALMM_274 TRC_MRE_VMSALMM_274__enum,TRC_MRE_VMSALMM_274_size

// TRC_MRE_VMSALMM_278
#define TRC_MRE_VMSALMM_278_size ""
#define TRC_MRE_VMSALMM_278 TRC_MRE_VMSALMM_278__enum,TRC_MRE_VMSALMM_278_size

// TRC_MRE_VMSALMM_283
#define TRC_MRE_VMSALMM_283_size ""
#define TRC_MRE_VMSALMM_283 TRC_MRE_VMSALMM_283__enum,TRC_MRE_VMSALMM_283_size

// TRC_MRE_VMSALMM_300
#define TRC_MRE_VMSALMM_300_size "d"
#define TRC_MRE_VMSALMM_300 TRC_MRE_VMSALMM_300__enum,TRC_MRE_VMSALMM_300_size

// TRC_MRE_VMSALMM_312
#define TRC_MRE_VMSALMM_312_size ""
#define TRC_MRE_VMSALMM_312 TRC_MRE_VMSALMM_312__enum,TRC_MRE_VMSALMM_312_size

// TRC_MRE_VMSALMM_318
#define TRC_MRE_VMSALMM_318_size "d"
#define TRC_MRE_VMSALMM_318 TRC_MRE_VMSALMM_318__enum,TRC_MRE_VMSALMM_318_size

// TRC_MRE_VMSALMM_322
#define TRC_MRE_VMSALMM_322_size "d"
#define TRC_MRE_VMSALMM_322 TRC_MRE_VMSALMM_322__enum,TRC_MRE_VMSALMM_322_size

// TRC_MRE_VMSALMM_332
#define TRC_MRE_VMSALMM_332_size ""
#define TRC_MRE_VMSALMM_332 TRC_MRE_VMSALMM_332__enum,TRC_MRE_VMSALMM_332_size

// TRC_MRE_VMSALMM_336
#define TRC_MRE_VMSALMM_336_size ""
#define TRC_MRE_VMSALMM_336 TRC_MRE_VMSALMM_336__enum,TRC_MRE_VMSALMM_336_size

// TRC_MRE_VMSALMM_341
#define TRC_MRE_VMSALMM_341_size ""
#define TRC_MRE_VMSALMM_341 TRC_MRE_VMSALMM_341__enum,TRC_MRE_VMSALMM_341_size

// TRC_MRE_VMSALMM_347
#define TRC_MRE_VMSALMM_347_size "d"
#define TRC_MRE_VMSALMM_347 TRC_MRE_VMSALMM_347__enum,TRC_MRE_VMSALMM_347_size

// TRC_MRE_VMSALMM_351
#define TRC_MRE_VMSALMM_351_size "d"
#define TRC_MRE_VMSALMM_351 TRC_MRE_VMSALMM_351__enum,TRC_MRE_VMSALMM_351_size

// TRC_MRE_VMSALMM_364
#define TRC_MRE_VMSALMM_364_size ""
#define TRC_MRE_VMSALMM_364 TRC_MRE_VMSALMM_364__enum,TRC_MRE_VMSALMM_364_size

// TRC_MRE_VMSALMM_369
#define TRC_MRE_VMSALMM_369_size ""
#define TRC_MRE_VMSALMM_369 TRC_MRE_VMSALMM_369__enum,TRC_MRE_VMSALMM_369_size

// TRC_MRE_VMSALMM_374
#define TRC_MRE_VMSALMM_374_size ""
#define TRC_MRE_VMSALMM_374 TRC_MRE_VMSALMM_374__enum,TRC_MRE_VMSALMM_374_size

// TRC_MRE_VMSALMM_381
#define TRC_MRE_VMSALMM_381_size "d"
#define TRC_MRE_VMSALMM_381 TRC_MRE_VMSALMM_381__enum,TRC_MRE_VMSALMM_381_size

// TRC_MRE_VMSALMM_387
#define TRC_MRE_VMSALMM_387_size "d"
#define TRC_MRE_VMSALMM_387 TRC_MRE_VMSALMM_387__enum,TRC_MRE_VMSALMM_387_size

// TRC_MRE_VMSALMM_398
#define TRC_MRE_VMSALMM_398_size ""
#define TRC_MRE_VMSALMM_398 TRC_MRE_VMSALMM_398__enum,TRC_MRE_VMSALMM_398_size

// TRC_MRE_VMSALMM_403
#define TRC_MRE_VMSALMM_403_size ""
#define TRC_MRE_VMSALMM_403 TRC_MRE_VMSALMM_403__enum,TRC_MRE_VMSALMM_403_size

// TRC_MRE_VMSALMM_409
#define TRC_MRE_VMSALMM_409_size ""
#define TRC_MRE_VMSALMM_409 TRC_MRE_VMSALMM_409__enum,TRC_MRE_VMSALMM_409_size

// TRC_MRE_VMSALMM_416
#define TRC_MRE_VMSALMM_416_size ""
#define TRC_MRE_VMSALMM_416 TRC_MRE_VMSALMM_416__enum,TRC_MRE_VMSALMM_416_size

// TRC_MRE_VMSALMM_425
#define TRC_MRE_VMSALMM_425_size ""
#define TRC_MRE_VMSALMM_425 TRC_MRE_VMSALMM_425__enum,TRC_MRE_VMSALMM_425_size

// TRC_MRE_VMSALMM_434
#define TRC_MRE_VMSALMM_434_size "dd"
#define TRC_MRE_VMSALMM_434 TRC_MRE_VMSALMM_434__enum,TRC_MRE_VMSALMM_434_size

// TRC_MRE_VMSALMM_468
#define TRC_MRE_VMSALMM_468_size "d"
#define TRC_MRE_VMSALMM_468 TRC_MRE_VMSALMM_468__enum,TRC_MRE_VMSALMM_468_size

// TRC_MRE_VMSALMM_472
#define TRC_MRE_VMSALMM_472_size ""
#define TRC_MRE_VMSALMM_472 TRC_MRE_VMSALMM_472__enum,TRC_MRE_VMSALMM_472_size

// TRC_MRE_VMSALMM_479
#define TRC_MRE_VMSALMM_479_size "d"
#define TRC_MRE_VMSALMM_479 TRC_MRE_VMSALMM_479__enum,TRC_MRE_VMSALMM_479_size

// TRC_MRE_VMSALMM_483
#define TRC_MRE_VMSALMM_483_size ""
#define TRC_MRE_VMSALMM_483 TRC_MRE_VMSALMM_483__enum,TRC_MRE_VMSALMM_483_size

// TRC_MRE_VMSALMM_495
#define TRC_MRE_VMSALMM_495_size ""
#define TRC_MRE_VMSALMM_495 TRC_MRE_VMSALMM_495__enum,TRC_MRE_VMSALMM_495_size

// TRC_MRE_VMSALMM_502
#define TRC_MRE_VMSALMM_502_size ""
#define TRC_MRE_VMSALMM_502 TRC_MRE_VMSALMM_502__enum,TRC_MRE_VMSALMM_502_size

// TRC_MRE_VMSALMM_506
#define TRC_MRE_VMSALMM_506_size "d"
#define TRC_MRE_VMSALMM_506 TRC_MRE_VMSALMM_506__enum,TRC_MRE_VMSALMM_506_size

// TRC_MRE_VMSALMM_548
#define TRC_MRE_VMSALMM_548_size ""
#define TRC_MRE_VMSALMM_548 TRC_MRE_VMSALMM_548__enum,TRC_MRE_VMSALMM_548_size

// TRC_MRE_VMSALMM_551
#define TRC_MRE_VMSALMM_551_size ""
#define TRC_MRE_VMSALMM_551 TRC_MRE_VMSALMM_551__enum,TRC_MRE_VMSALMM_551_size

// TRC_MRE_VMSALMM_556
#define TRC_MRE_VMSALMM_556_size ""
#define TRC_MRE_VMSALMM_556 TRC_MRE_VMSALMM_556__enum,TRC_MRE_VMSALMM_556_size

// TRC_MRE_VMSALMM_561
#define TRC_MRE_VMSALMM_561_size ""
#define TRC_MRE_VMSALMM_561 TRC_MRE_VMSALMM_561__enum,TRC_MRE_VMSALMM_561_size

// TRC_MRE_VMSALMM_568
#define TRC_MRE_VMSALMM_568_size ""
#define TRC_MRE_VMSALMM_568 TRC_MRE_VMSALMM_568__enum,TRC_MRE_VMSALMM_568_size

// TRC_MRE_VMSALMM_575
#define TRC_MRE_VMSALMM_575_size ""
#define TRC_MRE_VMSALMM_575 TRC_MRE_VMSALMM_575__enum,TRC_MRE_VMSALMM_575_size

// TRC_MRE_VMSALMM_595
#define TRC_MRE_VMSALMM_595_size "d"
#define TRC_MRE_VMSALMM_595 TRC_MRE_VMSALMM_595__enum,TRC_MRE_VMSALMM_595_size

// TRC_MRE_VMSALMM_602
#define TRC_MRE_VMSALMM_602_size "d"
#define TRC_MRE_VMSALMM_602 TRC_MRE_VMSALMM_602__enum,TRC_MRE_VMSALMM_602_size

// TRC_MRE_VMSALMM_614
#define TRC_MRE_VMSALMM_614_size ""
#define TRC_MRE_VMSALMM_614 TRC_MRE_VMSALMM_614__enum,TRC_MRE_VMSALMM_614_size

// TRC_MRE_VMSALMM_617
#define TRC_MRE_VMSALMM_617_size ""
#define TRC_MRE_VMSALMM_617 TRC_MRE_VMSALMM_617__enum,TRC_MRE_VMSALMM_617_size

// TRC_MRE_VMSALMM_622
#define TRC_MRE_VMSALMM_622_size ""
#define TRC_MRE_VMSALMM_622 TRC_MRE_VMSALMM_622__enum,TRC_MRE_VMSALMM_622_size

// TRC_MRE_VMSALMM_628
#define TRC_MRE_VMSALMM_628_size ""
#define TRC_MRE_VMSALMM_628 TRC_MRE_VMSALMM_628__enum,TRC_MRE_VMSALMM_628_size

// TRC_MRE_VMSALMM_635
#define TRC_MRE_VMSALMM_635_size ""
#define TRC_MRE_VMSALMM_635 TRC_MRE_VMSALMM_635__enum,TRC_MRE_VMSALMM_635_size

// TRC_MRE_VMSALMM_642
#define TRC_MRE_VMSALMM_642_size ""
#define TRC_MRE_VMSALMM_642 TRC_MRE_VMSALMM_642__enum,TRC_MRE_VMSALMM_642_size

// TRC_MRE_VMSALMM_655
#define TRC_MRE_VMSALMM_655_size "d"
#define TRC_MRE_VMSALMM_655 TRC_MRE_VMSALMM_655__enum,TRC_MRE_VMSALMM_655_size

// TRC_MRE_VMSALMM_664
#define TRC_MRE_VMSALMM_664_size "d"
#define TRC_MRE_VMSALMM_664 TRC_MRE_VMSALMM_664__enum,TRC_MRE_VMSALMM_664_size

// TRC_MRE_VMSALMM_671
#define TRC_MRE_VMSALMM_671_size "d"
#define TRC_MRE_VMSALMM_671 TRC_MRE_VMSALMM_671__enum,TRC_MRE_VMSALMM_671_size

// TRC_MRE_VMSALMM_683
#define TRC_MRE_VMSALMM_683_size ""
#define TRC_MRE_VMSALMM_683 TRC_MRE_VMSALMM_683__enum,TRC_MRE_VMSALMM_683_size

// TRC_MRE_VMSALMM_686
#define TRC_MRE_VMSALMM_686_size ""
#define TRC_MRE_VMSALMM_686 TRC_MRE_VMSALMM_686__enum,TRC_MRE_VMSALMM_686_size

// TRC_MRE_VMSALMM_691
#define TRC_MRE_VMSALMM_691_size ""
#define TRC_MRE_VMSALMM_691 TRC_MRE_VMSALMM_691__enum,TRC_MRE_VMSALMM_691_size

// TRC_MRE_VMSALMM_700
#define TRC_MRE_VMSALMM_700_size "d"
#define TRC_MRE_VMSALMM_700 TRC_MRE_VMSALMM_700__enum,TRC_MRE_VMSALMM_700_size

// TRC_MRE_VMSALMM_709
#define TRC_MRE_VMSALMM_709_size "d"
#define TRC_MRE_VMSALMM_709 TRC_MRE_VMSALMM_709__enum,TRC_MRE_VMSALMM_709_size

// TRC_MRE_VMSALMM_716
#define TRC_MRE_VMSALMM_716_size "d"
#define TRC_MRE_VMSALMM_716 TRC_MRE_VMSALMM_716__enum,TRC_MRE_VMSALMM_716_size

// TRC_MRE_VMSALMM_726
#define TRC_MRE_VMSALMM_726_size ""
#define TRC_MRE_VMSALMM_726 TRC_MRE_VMSALMM_726__enum,TRC_MRE_VMSALMM_726_size

// TRC_MRE_VMSALMM_729
#define TRC_MRE_VMSALMM_729_size ""
#define TRC_MRE_VMSALMM_729 TRC_MRE_VMSALMM_729__enum,TRC_MRE_VMSALMM_729_size

// TRC_MRE_VMSALMM_734
#define TRC_MRE_VMSALMM_734_size ""
#define TRC_MRE_VMSALMM_734 TRC_MRE_VMSALMM_734__enum,TRC_MRE_VMSALMM_734_size

// TRC_MRE_VMSALMM_748
#define TRC_MRE_VMSALMM_748_size "d"
#define TRC_MRE_VMSALMM_748 TRC_MRE_VMSALMM_748__enum,TRC_MRE_VMSALMM_748_size

// TRC_MRE_VMSALMM_757
#define TRC_MRE_VMSALMM_757_size "d"
#define TRC_MRE_VMSALMM_757 TRC_MRE_VMSALMM_757__enum,TRC_MRE_VMSALMM_757_size

// TRC_MRE_VMSALMM_764
#define TRC_MRE_VMSALMM_764_size "d"
#define TRC_MRE_VMSALMM_764 TRC_MRE_VMSALMM_764__enum,TRC_MRE_VMSALMM_764_size

// TRC_MRE_VMSALMM_777
#define TRC_MRE_VMSALMM_777_size ""
#define TRC_MRE_VMSALMM_777 TRC_MRE_VMSALMM_777__enum,TRC_MRE_VMSALMM_777_size

// TRC_MRE_VMSALMM_780
#define TRC_MRE_VMSALMM_780_size ""
#define TRC_MRE_VMSALMM_780 TRC_MRE_VMSALMM_780__enum,TRC_MRE_VMSALMM_780_size

// TRC_MRE_VMSALMM_785
#define TRC_MRE_VMSALMM_785_size ""
#define TRC_MRE_VMSALMM_785 TRC_MRE_VMSALMM_785__enum,TRC_MRE_VMSALMM_785_size

// TRC_MRE_VMSALMM_803
#define TRC_MRE_VMSALMM_803_size "d"
#define TRC_MRE_VMSALMM_803 TRC_MRE_VMSALMM_803__enum,TRC_MRE_VMSALMM_803_size

// TRC_MRE_VMSALMM_807
#define TRC_MRE_VMSALMM_807_size "d"
#define TRC_MRE_VMSALMM_807 TRC_MRE_VMSALMM_807__enum,TRC_MRE_VMSALMM_807_size

// TRC_MRE_VMSALMM_810
#define TRC_MRE_VMSALMM_810_size "d"
#define TRC_MRE_VMSALMM_810 TRC_MRE_VMSALMM_810__enum,TRC_MRE_VMSALMM_810_size

// TRC_MRE_VMSALMM_812
#define TRC_MRE_VMSALMM_812_size "d"
#define TRC_MRE_VMSALMM_812 TRC_MRE_VMSALMM_812__enum,TRC_MRE_VMSALMM_812_size

// TRC_MRE_VMSALMM_820
#define TRC_MRE_VMSALMM_820_size "dd"
#define TRC_MRE_VMSALMM_820 TRC_MRE_VMSALMM_820__enum,TRC_MRE_VMSALMM_820_size

// TRC_MRE_VMSALMM_821
#define TRC_MRE_VMSALMM_821_size "d"
#define TRC_MRE_VMSALMM_821 TRC_MRE_VMSALMM_821__enum,TRC_MRE_VMSALMM_821_size

// TRC_MRE_VMSALMM_844
#define TRC_MRE_VMSALMM_844_size ""
#define TRC_MRE_VMSALMM_844 TRC_MRE_VMSALMM_844__enum,TRC_MRE_VMSALMM_844_size

// TRC_MRE_VMSALMM_850
#define TRC_MRE_VMSALMM_850_size "d"
#define TRC_MRE_VMSALMM_850 TRC_MRE_VMSALMM_850__enum,TRC_MRE_VMSALMM_850_size

// TRC_MRE_VMSALMM_854
#define TRC_MRE_VMSALMM_854_size ""
#define TRC_MRE_VMSALMM_854 TRC_MRE_VMSALMM_854__enum,TRC_MRE_VMSALMM_854_size

// TRC_MRE_VMSALMM_861
#define TRC_MRE_VMSALMM_861_size "dd"
#define TRC_MRE_VMSALMM_861 TRC_MRE_VMSALMM_861__enum,TRC_MRE_VMSALMM_861_size

// TRC_MRE_VMSALMM_883
#define TRC_MRE_VMSALMM_883_size ""
#define TRC_MRE_VMSALMM_883 TRC_MRE_VMSALMM_883__enum,TRC_MRE_VMSALMM_883_size

// TRC_MRE_VMSALMM_891
#define TRC_MRE_VMSALMM_891_size ""
#define TRC_MRE_VMSALMM_891 TRC_MRE_VMSALMM_891__enum,TRC_MRE_VMSALMM_891_size

// TRC_MRE_VMSALMM_902
#define TRC_MRE_VMSALMM_902_size ""
#define TRC_MRE_VMSALMM_902 TRC_MRE_VMSALMM_902__enum,TRC_MRE_VMSALMM_902_size

// TRC_MRE_VMSALMM_910
#define TRC_MRE_VMSALMM_910_size ""
#define TRC_MRE_VMSALMM_910 TRC_MRE_VMSALMM_910__enum,TRC_MRE_VMSALMM_910_size

// TRC_MRE_VMSALMM_981
#define TRC_MRE_VMSALMM_981_size ""
#define TRC_MRE_VMSALMM_981 TRC_MRE_VMSALMM_981__enum,TRC_MRE_VMSALMM_981_size

// TRC_MRE_VMSALMM_1015
#define TRC_MRE_VMSALMM_1015_size "d"
#define TRC_MRE_VMSALMM_1015 TRC_MRE_VMSALMM_1015__enum,TRC_MRE_VMSALMM_1015_size

// TRC_MRE_VMSALMM_1026
#define TRC_MRE_VMSALMM_1026_size "d"
#define TRC_MRE_VMSALMM_1026 TRC_MRE_VMSALMM_1026__enum,TRC_MRE_VMSALMM_1026_size

// TRC_MRE_VMSALMM_1046
#define TRC_MRE_VMSALMM_1046_size "d"
#define TRC_MRE_VMSALMM_1046 TRC_MRE_VMSALMM_1046__enum,TRC_MRE_VMSALMM_1046_size

// TRC_MRE_VMSALMM_1103
#define TRC_MRE_VMSALMM_1103_size ""
#define TRC_MRE_VMSALMM_1103 TRC_MRE_VMSALMM_1103__enum,TRC_MRE_VMSALMM_1103_size

// TRC_MRE_VMSALMM_1106
#define TRC_MRE_VMSALMM_1106_size "d"
#define TRC_MRE_VMSALMM_1106 TRC_MRE_VMSALMM_1106__enum,TRC_MRE_VMSALMM_1106_size

// TRC_MRE_VMSALMM_1130
#define TRC_MRE_VMSALMM_1130_size "d"
#define TRC_MRE_VMSALMM_1130 TRC_MRE_VMSALMM_1130__enum,TRC_MRE_VMSALMM_1130_size

// TRC_MRE_VMSALMM_1157
#define TRC_MRE_VMSALMM_1157_size "d"
#define TRC_MRE_VMSALMM_1157 TRC_MRE_VMSALMM_1157__enum,TRC_MRE_VMSALMM_1157_size

// TRC_MRE_VMSALMM_1177
#define TRC_MRE_VMSALMM_1177_size "d"
#define TRC_MRE_VMSALMM_1177 TRC_MRE_VMSALMM_1177__enum,TRC_MRE_VMSALMM_1177_size

// TRC_MRE_VMSALMM_1182
#define TRC_MRE_VMSALMM_1182_size "d"
#define TRC_MRE_VMSALMM_1182 TRC_MRE_VMSALMM_1182__enum,TRC_MRE_VMSALMM_1182_size

// TRC_MRE_VMSALMM_1213
#define TRC_MRE_VMSALMM_1213_size "dd"
#define TRC_MRE_VMSALMM_1213 TRC_MRE_VMSALMM_1213__enum,TRC_MRE_VMSALMM_1213_size

// TRC_MRE_VMSALMM_1220
#define TRC_MRE_VMSALMM_1220_size "d"
#define TRC_MRE_VMSALMM_1220 TRC_MRE_VMSALMM_1220__enum,TRC_MRE_VMSALMM_1220_size

// TRC_MRE_VMSALMM_1235
#define TRC_MRE_VMSALMM_1235_size "d"
#define TRC_MRE_VMSALMM_1235 TRC_MRE_VMSALMM_1235__enum,TRC_MRE_VMSALMM_1235_size

// TRC_MRE_VMSALMM_1240
#define TRC_MRE_VMSALMM_1240_size "d"
#define TRC_MRE_VMSALMM_1240 TRC_MRE_VMSALMM_1240__enum,TRC_MRE_VMSALMM_1240_size

// TRC_MRE_VMSALMM_1253
#define TRC_MRE_VMSALMM_1253_size "d"
#define TRC_MRE_VMSALMM_1253 TRC_MRE_VMSALMM_1253__enum,TRC_MRE_VMSALMM_1253_size

// TRC_MRE_VMSALMM_1274
#define TRC_MRE_VMSALMM_1274_size ""
#define TRC_MRE_VMSALMM_1274 TRC_MRE_VMSALMM_1274__enum,TRC_MRE_VMSALMM_1274_size

// TRC_MRE_VMSALMM_1318
#define TRC_MRE_VMSALMM_1318_size ""
#define TRC_MRE_VMSALMM_1318 TRC_MRE_VMSALMM_1318__enum,TRC_MRE_VMSALMM_1318_size

// TRC_MRE_VMSALMMS_135
#define TRC_MRE_VMSALMMS_135_size ""
#define TRC_MRE_VMSALMMS_135 TRC_MRE_VMSALMMS_135__enum,TRC_MRE_VMSALMMS_135_size

// TRC_MRE_VMSALMMS_138
#define TRC_MRE_VMSALMMS_138_size "d"
#define TRC_MRE_VMSALMMS_138 TRC_MRE_VMSALMMS_138__enum,TRC_MRE_VMSALMMS_138_size

// TRC_MRE_VMSALMMS_141
#define TRC_MRE_VMSALMMS_141_size ""
#define TRC_MRE_VMSALMMS_141 TRC_MRE_VMSALMMS_141__enum,TRC_MRE_VMSALMMS_141_size

// TRC_MRE_VMSALMMS_147
#define TRC_MRE_VMSALMMS_147_size ""
#define TRC_MRE_VMSALMMS_147 TRC_MRE_VMSALMMS_147__enum,TRC_MRE_VMSALMMS_147_size

// TRC_MRE_VMSALMMS_156
#define TRC_MRE_VMSALMMS_156_size ""
#define TRC_MRE_VMSALMMS_156 TRC_MRE_VMSALMMS_156__enum,TRC_MRE_VMSALMMS_156_size

// TRC_MRE_VMSALMMS_159
#define TRC_MRE_VMSALMMS_159_size ""
#define TRC_MRE_VMSALMMS_159 TRC_MRE_VMSALMMS_159__enum,TRC_MRE_VMSALMMS_159_size

// TRC_MRE_VMSALSMS_127
#define TRC_MRE_VMSALSMS_127_size ""
#define TRC_MRE_VMSALSMS_127 TRC_MRE_VMSALSMS_127__enum,TRC_MRE_VMSALSMS_127_size

// TRC_MRE_VMSALSMS_131
#define TRC_MRE_VMSALSMS_131_size ""
#define TRC_MRE_VMSALSMS_131 TRC_MRE_VMSALSMS_131__enum,TRC_MRE_VMSALSMS_131_size

// TRC_MRE_VMSALSMS_137
#define TRC_MRE_VMSALSMS_137_size ""
#define TRC_MRE_VMSALSMS_137 TRC_MRE_VMSALSMS_137__enum,TRC_MRE_VMSALSMS_137_size

// TRC_MRE_VMSALSMS_163
#define TRC_MRE_VMSALSMS_163_size ""
#define TRC_MRE_VMSALSMS_163 TRC_MRE_VMSALSMS_163__enum,TRC_MRE_VMSALSMS_163_size

// TRC_MRE_VMSALSMS_177
#define TRC_MRE_VMSALSMS_177_size ""
#define TRC_MRE_VMSALSMS_177 TRC_MRE_VMSALSMS_177__enum,TRC_MRE_VMSALSMS_177_size

// TRC_MRE_VMSALSMS_181
#define TRC_MRE_VMSALSMS_181_size "d"
#define TRC_MRE_VMSALSMS_181 TRC_MRE_VMSALSMS_181__enum,TRC_MRE_VMSALSMS_181_size

// TRC_MRE_VMSALSMS_182
#define TRC_MRE_VMSALSMS_182_size "d"
#define TRC_MRE_VMSALSMS_182 TRC_MRE_VMSALSMS_182__enum,TRC_MRE_VMSALSMS_182_size

// TRC_MRE_VMSALSMS_184
#define TRC_MRE_VMSALSMS_184_size "d"
#define TRC_MRE_VMSALSMS_184 TRC_MRE_VMSALSMS_184__enum,TRC_MRE_VMSALSMS_184_size

// TRC_MRE_VMSALSMS_258
#define TRC_MRE_VMSALSMS_258_size ""
#define TRC_MRE_VMSALSMS_258 TRC_MRE_VMSALSMS_258__enum,TRC_MRE_VMSALSMS_258_size

// TRC_MRE_VMSALSMS_263
#define TRC_MRE_VMSALSMS_263_size ""
#define TRC_MRE_VMSALSMS_263 TRC_MRE_VMSALSMS_263__enum,TRC_MRE_VMSALSMS_263_size

// TRC_MRE_VMSALSMS_268
#define TRC_MRE_VMSALSMS_268_size ""
#define TRC_MRE_VMSALSMS_268 TRC_MRE_VMSALSMS_268__enum,TRC_MRE_VMSALSMS_268_size

// TRC_MRE_VMSALSMS_291
#define TRC_MRE_VMSALSMS_291_size ""
#define TRC_MRE_VMSALSMS_291 TRC_MRE_VMSALSMS_291__enum,TRC_MRE_VMSALSMS_291_size

// TRC_MRE_VMSALSMS_294
#define TRC_MRE_VMSALSMS_294_size ""
#define TRC_MRE_VMSALSMS_294 TRC_MRE_VMSALSMS_294__enum,TRC_MRE_VMSALSMS_294_size

// TRC_MRE_VMSALSMS_300
#define TRC_MRE_VMSALSMS_300_size ""
#define TRC_MRE_VMSALSMS_300 TRC_MRE_VMSALSMS_300__enum,TRC_MRE_VMSALSMS_300_size

// TRC_MRE_VMSALSMS_308
#define TRC_MRE_VMSALSMS_308_size ""
#define TRC_MRE_VMSALSMS_308 TRC_MRE_VMSALSMS_308__enum,TRC_MRE_VMSALSMS_308_size

// TRC_MRE_VMSALSMS_315
#define TRC_MRE_VMSALSMS_315_size ""
#define TRC_MRE_VMSALSMS_315 TRC_MRE_VMSALSMS_315__enum,TRC_MRE_VMSALSMS_315_size

// TRC_MRE_VMSALSMS_322
#define TRC_MRE_VMSALSMS_322_size ""
#define TRC_MRE_VMSALSMS_322 TRC_MRE_VMSALSMS_322__enum,TRC_MRE_VMSALSMS_322_size

// TRC_MRE_VMSALSMS_327
#define TRC_MRE_VMSALSMS_327_size "d"
#define TRC_MRE_VMSALSMS_327 TRC_MRE_VMSALSMS_327__enum,TRC_MRE_VMSALSMS_327_size

// TRC_MRE_VMSALSMS_328
#define TRC_MRE_VMSALSMS_328_size "d"
#define TRC_MRE_VMSALSMS_328 TRC_MRE_VMSALSMS_328__enum,TRC_MRE_VMSALSMS_328_size

// TRC_MRE_VMSALSMS_370
#define TRC_MRE_VMSALSMS_370_size ""
#define TRC_MRE_VMSALSMS_370 TRC_MRE_VMSALSMS_370__enum,TRC_MRE_VMSALSMS_370_size

// TRC_MRE_VMSALSMS_380
#define TRC_MRE_VMSALSMS_380_size ""
#define TRC_MRE_VMSALSMS_380 TRC_MRE_VMSALSMS_380__enum,TRC_MRE_VMSALSMS_380_size

// TRC_MRE_VMSALSMS_383
#define TRC_MRE_VMSALSMS_383_size ""
#define TRC_MRE_VMSALSMS_383 TRC_MRE_VMSALSMS_383__enum,TRC_MRE_VMSALSMS_383_size

// TRC_MRE_VMSALSMS_389
#define TRC_MRE_VMSALSMS_389_size ""
#define TRC_MRE_VMSALSMS_389 TRC_MRE_VMSALSMS_389__enum,TRC_MRE_VMSALSMS_389_size

// TRC_MRE_VMSALSMS_397
#define TRC_MRE_VMSALSMS_397_size ""
#define TRC_MRE_VMSALSMS_397 TRC_MRE_VMSALSMS_397__enum,TRC_MRE_VMSALSMS_397_size

// TRC_MRE_VMSALSMS_402
#define TRC_MRE_VMSALSMS_402_size ""
#define TRC_MRE_VMSALSMS_402 TRC_MRE_VMSALSMS_402__enum,TRC_MRE_VMSALSMS_402_size

// TRC_MRE_VMSALSMS_405
#define TRC_MRE_VMSALSMS_405_size "dd"
#define TRC_MRE_VMSALSMS_405 TRC_MRE_VMSALSMS_405__enum,TRC_MRE_VMSALSMS_405_size

// TRC_MRE_VMSALSMS_410
#define TRC_MRE_VMSALSMS_410_size "d"
#define TRC_MRE_VMSALSMS_410 TRC_MRE_VMSALSMS_410__enum,TRC_MRE_VMSALSMS_410_size

// TRC_MRE_VMSALSMS_433
#define TRC_MRE_VMSALSMS_433_size ""
#define TRC_MRE_VMSALSMS_433 TRC_MRE_VMSALSMS_433__enum,TRC_MRE_VMSALSMS_433_size

// TRC_MRE_VMSALSMS_445
#define TRC_MRE_VMSALSMS_445_size ""
#define TRC_MRE_VMSALSMS_445 TRC_MRE_VMSALSMS_445__enum,TRC_MRE_VMSALSMS_445_size

// TRC_MRE_VMSALSMS_448
#define TRC_MRE_VMSALSMS_448_size ""
#define TRC_MRE_VMSALSMS_448 TRC_MRE_VMSALSMS_448__enum,TRC_MRE_VMSALSMS_448_size

// TRC_MRE_VMSALSMS_455
#define TRC_MRE_VMSALSMS_455_size ""
#define TRC_MRE_VMSALSMS_455 TRC_MRE_VMSALSMS_455__enum,TRC_MRE_VMSALSMS_455_size

// TRC_MRE_VMSALSMS_461
#define TRC_MRE_VMSALSMS_461_size "d"
#define TRC_MRE_VMSALSMS_461 TRC_MRE_VMSALSMS_461__enum,TRC_MRE_VMSALSMS_461_size

// TRC_MRE_VMSALSMS_464
#define TRC_MRE_VMSALSMS_464_size ""
#define TRC_MRE_VMSALSMS_464 TRC_MRE_VMSALSMS_464__enum,TRC_MRE_VMSALSMS_464_size

// TRC_MRE_VMSALSMS_469
#define TRC_MRE_VMSALSMS_469_size ""
#define TRC_MRE_VMSALSMS_469 TRC_MRE_VMSALSMS_469__enum,TRC_MRE_VMSALSMS_469_size

// TRC_MRE_VMSALSMS_477
#define TRC_MRE_VMSALSMS_477_size "d"
#define TRC_MRE_VMSALSMS_477 TRC_MRE_VMSALSMS_477__enum,TRC_MRE_VMSALSMS_477_size

// TRC_MRE_VMSALSMS_480
#define TRC_MRE_VMSALSMS_480_size ""
#define TRC_MRE_VMSALSMS_480 TRC_MRE_VMSALSMS_480__enum,TRC_MRE_VMSALSMS_480_size

// TRC_MRE_VMSALSMS_483
#define TRC_MRE_VMSALSMS_483_size ""
#define TRC_MRE_VMSALSMS_483 TRC_MRE_VMSALSMS_483__enum,TRC_MRE_VMSALSMS_483_size

// TRC_MRE_VMSALSMS_486
#define TRC_MRE_VMSALSMS_486_size "d"
#define TRC_MRE_VMSALSMS_486 TRC_MRE_VMSALSMS_486__enum,TRC_MRE_VMSALSMS_486_size

// TRC_MRE_VMSALSMS_489
#define TRC_MRE_VMSALSMS_489_size "d"
#define TRC_MRE_VMSALSMS_489 TRC_MRE_VMSALSMS_489__enum,TRC_MRE_VMSALSMS_489_size

// TRC_MRE_VMSALSMS_492
#define TRC_MRE_VMSALSMS_492_size "d"
#define TRC_MRE_VMSALSMS_492 TRC_MRE_VMSALSMS_492__enum,TRC_MRE_VMSALSMS_492_size

// TRC_MRE_VMSALSMS_495
#define TRC_MRE_VMSALSMS_495_size ""
#define TRC_MRE_VMSALSMS_495 TRC_MRE_VMSALSMS_495__enum,TRC_MRE_VMSALSMS_495_size

// TRC_MRE_VMSALSMS_498
#define TRC_MRE_VMSALSMS_498_size ""
#define TRC_MRE_VMSALSMS_498 TRC_MRE_VMSALSMS_498__enum,TRC_MRE_VMSALSMS_498_size

// TRC_MRE_VMSALSMS_501
#define TRC_MRE_VMSALSMS_501_size ""
#define TRC_MRE_VMSALSMS_501 TRC_MRE_VMSALSMS_501__enum,TRC_MRE_VMSALSMS_501_size

// TRC_MRE_VMSALSMS_510
#define TRC_MRE_VMSALSMS_510_size ""
#define TRC_MRE_VMSALSMS_510 TRC_MRE_VMSALSMS_510__enum,TRC_MRE_VMSALSMS_510_size

// TRC_MRE_VMSALSMS_514
#define TRC_MRE_VMSALSMS_514_size ""
#define TRC_MRE_VMSALSMS_514 TRC_MRE_VMSALSMS_514__enum,TRC_MRE_VMSALSMS_514_size

// TRC_MRE_VMSALSMS_521
#define TRC_MRE_VMSALSMS_521_size ""
#define TRC_MRE_VMSALSMS_521 TRC_MRE_VMSALSMS_521__enum,TRC_MRE_VMSALSMS_521_size

// TRC_MRE_VMSALSMS_527
#define TRC_MRE_VMSALSMS_527_size ""
#define TRC_MRE_VMSALSMS_527 TRC_MRE_VMSALSMS_527__enum,TRC_MRE_VMSALSMS_527_size

// TRC_MRE_VMSALSMS_534
#define TRC_MRE_VMSALSMS_534_size ""
#define TRC_MRE_VMSALSMS_534 TRC_MRE_VMSALSMS_534__enum,TRC_MRE_VMSALSMS_534_size

// TRC_MRE_VMSALSMS_538
#define TRC_MRE_VMSALSMS_538_size ""
#define TRC_MRE_VMSALSMS_538 TRC_MRE_VMSALSMS_538__enum,TRC_MRE_VMSALSMS_538_size

// TRC_MRE_VMSALSMS_544
#define TRC_MRE_VMSALSMS_544_size ""
#define TRC_MRE_VMSALSMS_544 TRC_MRE_VMSALSMS_544__enum,TRC_MRE_VMSALSMS_544_size

// TRC_MRE_VMSALSMS_554
#define TRC_MRE_VMSALSMS_554_size ""
#define TRC_MRE_VMSALSMS_554 TRC_MRE_VMSALSMS_554__enum,TRC_MRE_VMSALSMS_554_size

// TRC_MRE_VMSALSMS_557
#define TRC_MRE_VMSALSMS_557_size ""
#define TRC_MRE_VMSALSMS_557 TRC_MRE_VMSALSMS_557__enum,TRC_MRE_VMSALSMS_557_size

// TRC_MRE_VMSALSMS_563
#define TRC_MRE_VMSALSMS_563_size ""
#define TRC_MRE_VMSALSMS_563 TRC_MRE_VMSALSMS_563__enum,TRC_MRE_VMSALSMS_563_size

// TRC_MRE_VMSALSMS_570
#define TRC_MRE_VMSALSMS_570_size ""
#define TRC_MRE_VMSALSMS_570 TRC_MRE_VMSALSMS_570__enum,TRC_MRE_VMSALSMS_570_size

// TRC_MRE_VMSALSMS_584
#define TRC_MRE_VMSALSMS_584_size ""
#define TRC_MRE_VMSALSMS_584 TRC_MRE_VMSALSMS_584__enum,TRC_MRE_VMSALSMS_584_size

// TRC_MRE_VMSALSMS_593
#define TRC_MRE_VMSALSMS_593_size ""
#define TRC_MRE_VMSALSMS_593 TRC_MRE_VMSALSMS_593__enum,TRC_MRE_VMSALSMS_593_size

// TRC_MRE_VMSALSMS_597
#define TRC_MRE_VMSALSMS_597_size ""
#define TRC_MRE_VMSALSMS_597 TRC_MRE_VMSALSMS_597__enum,TRC_MRE_VMSALSMS_597_size

// TRC_MRE_VMSALSMS_605
#define TRC_MRE_VMSALSMS_605_size ""
#define TRC_MRE_VMSALSMS_605 TRC_MRE_VMSALSMS_605__enum,TRC_MRE_VMSALSMS_605_size

// TRC_MRE_VMSALSMS_615
#define TRC_MRE_VMSALSMS_615_size ""
#define TRC_MRE_VMSALSMS_615 TRC_MRE_VMSALSMS_615__enum,TRC_MRE_VMSALSMS_615_size

// TRC_MRE_VMSALSMS_619
#define TRC_MRE_VMSALSMS_619_size ""
#define TRC_MRE_VMSALSMS_619 TRC_MRE_VMSALSMS_619__enum,TRC_MRE_VMSALSMS_619_size

// TRC_MRE_VMSALSMS_624
#define TRC_MRE_VMSALSMS_624_size ""
#define TRC_MRE_VMSALSMS_624 TRC_MRE_VMSALSMS_624__enum,TRC_MRE_VMSALSMS_624_size

// TRC_MRE_VMSALSMS_636
#define TRC_MRE_VMSALSMS_636_size ""
#define TRC_MRE_VMSALSMS_636 TRC_MRE_VMSALSMS_636__enum,TRC_MRE_VMSALSMS_636_size

// TRC_MRE_VMSALSMS_640
#define TRC_MRE_VMSALSMS_640_size ""
#define TRC_MRE_VMSALSMS_640 TRC_MRE_VMSALSMS_640__enum,TRC_MRE_VMSALSMS_640_size

// TRC_MRE_VMSALSMS_649
#define TRC_MRE_VMSALSMS_649_size "d"
#define TRC_MRE_VMSALSMS_649 TRC_MRE_VMSALSMS_649__enum,TRC_MRE_VMSALSMS_649_size

// TRC_MRE_VMSALSMS_663
#define TRC_MRE_VMSALSMS_663_size "d"
#define TRC_MRE_VMSALSMS_663 TRC_MRE_VMSALSMS_663__enum,TRC_MRE_VMSALSMS_663_size

// TRC_MRE_VMSALSMS_667
#define TRC_MRE_VMSALSMS_667_size ""
#define TRC_MRE_VMSALSMS_667 TRC_MRE_VMSALSMS_667__enum,TRC_MRE_VMSALSMS_667_size

// TRC_MRE_VMSALSMS_675
#define TRC_MRE_VMSALSMS_675_size ""
#define TRC_MRE_VMSALSMS_675 TRC_MRE_VMSALSMS_675__enum,TRC_MRE_VMSALSMS_675_size

// TRC_MRE_VMSALSMS_681
#define TRC_MRE_VMSALSMS_681_size "d"
#define TRC_MRE_VMSALSMS_681 TRC_MRE_VMSALSMS_681__enum,TRC_MRE_VMSALSMS_681_size

// TRC_MRE_VMSALSMS_696
#define TRC_MRE_VMSALSMS_696_size ""
#define TRC_MRE_VMSALSMS_696 TRC_MRE_VMSALSMS_696__enum,TRC_MRE_VMSALSMS_696_size

// TRC_MRE_VMSALSMS_702
#define TRC_MRE_VMSALSMS_702_size ""
#define TRC_MRE_VMSALSMS_702 TRC_MRE_VMSALSMS_702__enum,TRC_MRE_VMSALSMS_702_size

// TRC_MRE_VMSALSMS_721
#define TRC_MRE_VMSALSMS_721_size ""
#define TRC_MRE_VMSALSMS_721 TRC_MRE_VMSALSMS_721__enum,TRC_MRE_VMSALSMS_721_size

// TRC_MRE_VMSALSMS_741
#define TRC_MRE_VMSALSMS_741_size "d"
#define TRC_MRE_VMSALSMS_741 TRC_MRE_VMSALSMS_741__enum,TRC_MRE_VMSALSMS_741_size

// TRC_MRE_VMSALSMS_744
#define TRC_MRE_VMSALSMS_744_size "ddd"
#define TRC_MRE_VMSALSMS_744 TRC_MRE_VMSALSMS_744__enum,TRC_MRE_VMSALSMS_744_size

// TRC_MRE_VMSALSMS_745
#define TRC_MRE_VMSALSMS_745_size ""
#define TRC_MRE_VMSALSMS_745 TRC_MRE_VMSALSMS_745__enum,TRC_MRE_VMSALSMS_745_size

// TRC_MRE_VMSALSMS_755
#define TRC_MRE_VMSALSMS_755_size ""
#define TRC_MRE_VMSALSMS_755 TRC_MRE_VMSALSMS_755__enum,TRC_MRE_VMSALSMS_755_size

// TRC_MRE_VMSALSMS_761
#define TRC_MRE_VMSALSMS_761_size ""
#define TRC_MRE_VMSALSMS_761 TRC_MRE_VMSALSMS_761__enum,TRC_MRE_VMSALSMS_761_size

// TRC_MRE_VMSALSMS_774
#define TRC_MRE_VMSALSMS_774_size ""
#define TRC_MRE_VMSALSMS_774 TRC_MRE_VMSALSMS_774__enum,TRC_MRE_VMSALSMS_774_size

// TRC_MRE_VMSALSMS_785
#define TRC_MRE_VMSALSMS_785_size ""
#define TRC_MRE_VMSALSMS_785 TRC_MRE_VMSALSMS_785__enum,TRC_MRE_VMSALSMS_785_size

// TRC_MRE_VMSALSMS_790
#define TRC_MRE_VMSALSMS_790_size "d"
#define TRC_MRE_VMSALSMS_790 TRC_MRE_VMSALSMS_790__enum,TRC_MRE_VMSALSMS_790_size

// TRC_MRE_VMSALSMS_793
#define TRC_MRE_VMSALSMS_793_size ""
#define TRC_MRE_VMSALSMS_793 TRC_MRE_VMSALSMS_793__enum,TRC_MRE_VMSALSMS_793_size

// TRC_MRE_VMSALSMS_796
#define TRC_MRE_VMSALSMS_796_size ""
#define TRC_MRE_VMSALSMS_796 TRC_MRE_VMSALSMS_796__enum,TRC_MRE_VMSALSMS_796_size

// TRC_MRE_VMSALSMS_812
#define TRC_MRE_VMSALSMS_812_size ""
#define TRC_MRE_VMSALSMS_812 TRC_MRE_VMSALSMS_812__enum,TRC_MRE_VMSALSMS_812_size

// TRC_MRE_VMSALSMS_829
#define TRC_MRE_VMSALSMS_829_size "d"
#define TRC_MRE_VMSALSMS_829 TRC_MRE_VMSALSMS_829__enum,TRC_MRE_VMSALSMS_829_size

// TRC_MRE_VMSALSMS_832
#define TRC_MRE_VMSALSMS_832_size "ddd"
#define TRC_MRE_VMSALSMS_832 TRC_MRE_VMSALSMS_832__enum,TRC_MRE_VMSALSMS_832_size

// TRC_MRE_VMSALSMS_833
#define TRC_MRE_VMSALSMS_833_size ""
#define TRC_MRE_VMSALSMS_833 TRC_MRE_VMSALSMS_833__enum,TRC_MRE_VMSALSMS_833_size

// TRC_MRE_VMSALSMS_845
#define TRC_MRE_VMSALSMS_845_size ""
#define TRC_MRE_VMSALSMS_845 TRC_MRE_VMSALSMS_845__enum,TRC_MRE_VMSALSMS_845_size

// TRC_MRE_VMSALSMS_856
#define TRC_MRE_VMSALSMS_856_size ""
#define TRC_MRE_VMSALSMS_856 TRC_MRE_VMSALSMS_856__enum,TRC_MRE_VMSALSMS_856_size

// TRC_MRE_VMSALSMS_861
#define TRC_MRE_VMSALSMS_861_size "d"
#define TRC_MRE_VMSALSMS_861 TRC_MRE_VMSALSMS_861__enum,TRC_MRE_VMSALSMS_861_size

// TRC_MRE_VMSALSMS_864
#define TRC_MRE_VMSALSMS_864_size ""
#define TRC_MRE_VMSALSMS_864 TRC_MRE_VMSALSMS_864__enum,TRC_MRE_VMSALSMS_864_size

// TRC_MRE_VMSALSMS_867
#define TRC_MRE_VMSALSMS_867_size ""
#define TRC_MRE_VMSALSMS_867 TRC_MRE_VMSALSMS_867__enum,TRC_MRE_VMSALSMS_867_size

// TRC_MRE_VMSALSMS_928
#define TRC_MRE_VMSALSMS_928_size ""
#define TRC_MRE_VMSALSMS_928 TRC_MRE_VMSALSMS_928__enum,TRC_MRE_VMSALSMS_928_size

// TRC_MRE_VMSALSMS_934
#define TRC_MRE_VMSALSMS_934_size ""
#define TRC_MRE_VMSALSMS_934 TRC_MRE_VMSALSMS_934__enum,TRC_MRE_VMSALSMS_934_size

// TRC_MRE_VMSALSMS_941
#define TRC_MRE_VMSALSMS_941_size ""
#define TRC_MRE_VMSALSMS_941 TRC_MRE_VMSALSMS_941__enum,TRC_MRE_VMSALSMS_941_size

// TRC_MRE_VMSALSMS_956
#define TRC_MRE_VMSALSMS_956_size "dd"
#define TRC_MRE_VMSALSMS_956 TRC_MRE_VMSALSMS_956__enum,TRC_MRE_VMSALSMS_956_size

// TRC_MRE_VMSALSMS_968
#define TRC_MRE_VMSALSMS_968_size ""
#define TRC_MRE_VMSALSMS_968 TRC_MRE_VMSALSMS_968__enum,TRC_MRE_VMSALSMS_968_size

// TRC_MRE_VMSALSMS_984
#define TRC_MRE_VMSALSMS_984_size ""
#define TRC_MRE_VMSALSMS_984 TRC_MRE_VMSALSMS_984__enum,TRC_MRE_VMSALSMS_984_size

// TRC_MRE_VMSALSMS_998
#define TRC_MRE_VMSALSMS_998_size ""
#define TRC_MRE_VMSALSMS_998 TRC_MRE_VMSALSMS_998__enum,TRC_MRE_VMSALSMS_998_size

// TRC_MRE_VMSALSMS_1009
#define TRC_MRE_VMSALSMS_1009_size "dd"
#define TRC_MRE_VMSALSMS_1009 TRC_MRE_VMSALSMS_1009__enum,TRC_MRE_VMSALSMS_1009_size

// TRC_MRE_VMSALSMS_1010
#define TRC_MRE_VMSALSMS_1010_size "dd"
#define TRC_MRE_VMSALSMS_1010 TRC_MRE_VMSALSMS_1010__enum,TRC_MRE_VMSALSMS_1010_size

// TRC_MRE_VMSALSMS_1038
#define TRC_MRE_VMSALSMS_1038_size "dd"
#define TRC_MRE_VMSALSMS_1038 TRC_MRE_VMSALSMS_1038__enum,TRC_MRE_VMSALSMS_1038_size

// TRC_MRE_VMSALSMS_1039
#define TRC_MRE_VMSALSMS_1039_size "dd"
#define TRC_MRE_VMSALSMS_1039 TRC_MRE_VMSALSMS_1039__enum,TRC_MRE_VMSALSMS_1039_size

// TRC_MRE_VMSALSMS_1040
#define TRC_MRE_VMSALSMS_1040_size "dd"
#define TRC_MRE_VMSALSMS_1040 TRC_MRE_VMSALSMS_1040__enum,TRC_MRE_VMSALSMS_1040_size

// TRC_MRE_VMSALSMS_1042
#define TRC_MRE_VMSALSMS_1042_size "dd"
#define TRC_MRE_VMSALSMS_1042 TRC_MRE_VMSALSMS_1042__enum,TRC_MRE_VMSALSMS_1042_size

// TRC_MRE_VMSALSMS_1043
#define TRC_MRE_VMSALSMS_1043_size "dd"
#define TRC_MRE_VMSALSMS_1043 TRC_MRE_VMSALSMS_1043__enum,TRC_MRE_VMSALSMS_1043_size

// TRC_MRE_VMSALSMS_1046
#define TRC_MRE_VMSALSMS_1046_size ""
#define TRC_MRE_VMSALSMS_1046 TRC_MRE_VMSALSMS_1046__enum,TRC_MRE_VMSALSMS_1046_size

// TRC_MRE_VMSALSMS_1047
#define TRC_MRE_VMSALSMS_1047_size "ddd"
#define TRC_MRE_VMSALSMS_1047 TRC_MRE_VMSALSMS_1047__enum,TRC_MRE_VMSALSMS_1047_size

// TRC_MRE_VMSALSMS_1048
#define TRC_MRE_VMSALSMS_1048_size "d"
#define TRC_MRE_VMSALSMS_1048 TRC_MRE_VMSALSMS_1048__enum,TRC_MRE_VMSALSMS_1048_size

// TRC_MRE_VMSALSMS_1049
#define TRC_MRE_VMSALSMS_1049_size ""
#define TRC_MRE_VMSALSMS_1049 TRC_MRE_VMSALSMS_1049__enum,TRC_MRE_VMSALSMS_1049_size

// TRC_MRE_VMSALSMS_1052
#define TRC_MRE_VMSALSMS_1052_size "dd"
#define TRC_MRE_VMSALSMS_1052 TRC_MRE_VMSALSMS_1052__enum,TRC_MRE_VMSALSMS_1052_size

// TRC_MRE_VMSALSMS_1053
#define TRC_MRE_VMSALSMS_1053_size "dd"
#define TRC_MRE_VMSALSMS_1053 TRC_MRE_VMSALSMS_1053__enum,TRC_MRE_VMSALSMS_1053_size

// TRC_MRE_VMSALSMS_1055
#define TRC_MRE_VMSALSMS_1055_size "dd"
#define TRC_MRE_VMSALSMS_1055 TRC_MRE_VMSALSMS_1055__enum,TRC_MRE_VMSALSMS_1055_size

// TRC_MRE_VMSALSMS_1056
#define TRC_MRE_VMSALSMS_1056_size "dd"
#define TRC_MRE_VMSALSMS_1056 TRC_MRE_VMSALSMS_1056__enum,TRC_MRE_VMSALSMS_1056_size

// TRC_MRE_VMSALSMS_1057
#define TRC_MRE_VMSALSMS_1057_size "dd"
#define TRC_MRE_VMSALSMS_1057 TRC_MRE_VMSALSMS_1057__enum,TRC_MRE_VMSALSMS_1057_size

// TRC_MRE_VMSALSMS_1058
#define TRC_MRE_VMSALSMS_1058_size "dd"
#define TRC_MRE_VMSALSMS_1058 TRC_MRE_VMSALSMS_1058__enum,TRC_MRE_VMSALSMS_1058_size

// TRC_MRE_VMSALSMS_1059
#define TRC_MRE_VMSALSMS_1059_size "dd"
#define TRC_MRE_VMSALSMS_1059 TRC_MRE_VMSALSMS_1059__enum,TRC_MRE_VMSALSMS_1059_size

// TRC_MRE_VMSALSMS_1060
#define TRC_MRE_VMSALSMS_1060_size "dd"
#define TRC_MRE_VMSALSMS_1060 TRC_MRE_VMSALSMS_1060__enum,TRC_MRE_VMSALSMS_1060_size

// TRC_MRE_VMSALSMS_1062
#define TRC_MRE_VMSALSMS_1062_size "dd"
#define TRC_MRE_VMSALSMS_1062 TRC_MRE_VMSALSMS_1062__enum,TRC_MRE_VMSALSMS_1062_size

// TRC_MRE_VMSALSMS_1063
#define TRC_MRE_VMSALSMS_1063_size "dd"
#define TRC_MRE_VMSALSMS_1063 TRC_MRE_VMSALSMS_1063__enum,TRC_MRE_VMSALSMS_1063_size

// TRC_MRE_VMSALSMS_1064
#define TRC_MRE_VMSALSMS_1064_size "dd"
#define TRC_MRE_VMSALSMS_1064 TRC_MRE_VMSALSMS_1064__enum,TRC_MRE_VMSALSMS_1064_size

// TRC_MRE_VMSALSMS_1065
#define TRC_MRE_VMSALSMS_1065_size "dd"
#define TRC_MRE_VMSALSMS_1065 TRC_MRE_VMSALSMS_1065__enum,TRC_MRE_VMSALSMS_1065_size

// TRC_MRE_VMSALSMS_1066
#define TRC_MRE_VMSALSMS_1066_size "dd"
#define TRC_MRE_VMSALSMS_1066 TRC_MRE_VMSALSMS_1066__enum,TRC_MRE_VMSALSMS_1066_size

// TRC_MRE_VMSALSMS_1067
#define TRC_MRE_VMSALSMS_1067_size "dd"
#define TRC_MRE_VMSALSMS_1067 TRC_MRE_VMSALSMS_1067__enum,TRC_MRE_VMSALSMS_1067_size

// TRC_MRE_VMSALSMS_1068
#define TRC_MRE_VMSALSMS_1068_size "cc"
#define TRC_MRE_VMSALSMS_1068 TRC_MRE_VMSALSMS_1068__enum,TRC_MRE_VMSALSMS_1068_size

// TRC_MRE_VMSALSMS_1069
#define TRC_MRE_VMSALSMS_1069_size "dd"
#define TRC_MRE_VMSALSMS_1069 TRC_MRE_VMSALSMS_1069__enum,TRC_MRE_VMSALSMS_1069_size

// TRC_MRE_VMSALSMS_1070
#define TRC_MRE_VMSALSMS_1070_size "dd"
#define TRC_MRE_VMSALSMS_1070 TRC_MRE_VMSALSMS_1070__enum,TRC_MRE_VMSALSMS_1070_size

// TRC_MRE_VMSALSMS_1073
#define TRC_MRE_VMSALSMS_1073_size ""
#define TRC_MRE_VMSALSMS_1073 TRC_MRE_VMSALSMS_1073__enum,TRC_MRE_VMSALSMS_1073_size

// TRC_MRE_VMSALSMS_1080
#define TRC_MRE_VMSALSMS_1080_size "dd"
#define TRC_MRE_VMSALSMS_1080 TRC_MRE_VMSALSMS_1080__enum,TRC_MRE_VMSALSMS_1080_size

// TRC_MRE_VMSALSMS_1084
#define TRC_MRE_VMSALSMS_1084_size "dd"
#define TRC_MRE_VMSALSMS_1084 TRC_MRE_VMSALSMS_1084__enum,TRC_MRE_VMSALSMS_1084_size

// TRC_MRE_VMSALSMS_1088
#define TRC_MRE_VMSALSMS_1088_size "ddd"
#define TRC_MRE_VMSALSMS_1088 TRC_MRE_VMSALSMS_1088__enum,TRC_MRE_VMSALSMS_1088_size

// TRC_MRE_VMSALSMS_1091
#define TRC_MRE_VMSALSMS_1091_size "ddd"
#define TRC_MRE_VMSALSMS_1091 TRC_MRE_VMSALSMS_1091__enum,TRC_MRE_VMSALSMS_1091_size

// TRC_MRE_VMSALSMS_1094
#define TRC_MRE_VMSALSMS_1094_size "dd"
#define TRC_MRE_VMSALSMS_1094 TRC_MRE_VMSALSMS_1094__enum,TRC_MRE_VMSALSMS_1094_size

// TRC_MRE_VMSALSMS_1105
#define TRC_MRE_VMSALSMS_1105_size "d"
#define TRC_MRE_VMSALSMS_1105 TRC_MRE_VMSALSMS_1105__enum,TRC_MRE_VMSALSMS_1105_size

// TRC_MRE_VMSALSMS_1116
#define TRC_MRE_VMSALSMS_1116_size ""
#define TRC_MRE_VMSALSMS_1116 TRC_MRE_VMSALSMS_1116__enum,TRC_MRE_VMSALSMS_1116_size

// TRC_MRE_VMSHA1_103
#define TRC_MRE_VMSHA1_103_size "d"
#define TRC_MRE_VMSHA1_103 TRC_MRE_VMSHA1_103__enum,TRC_MRE_VMSHA1_103_size

// TRC_MRE_VMSHA1_120
#define TRC_MRE_VMSHA1_120_size "d"
#define TRC_MRE_VMSHA1_120 TRC_MRE_VMSHA1_120__enum,TRC_MRE_VMSHA1_120_size

// TRC_MRE_VMSHA1_128
#define TRC_MRE_VMSHA1_128_size "dd"
#define TRC_MRE_VMSHA1_128 TRC_MRE_VMSHA1_128__enum,TRC_MRE_VMSHA1_128_size

// TRC_MRE_VMSHA1_145
#define TRC_MRE_VMSHA1_145_size ""
#define TRC_MRE_VMSHA1_145 TRC_MRE_VMSHA1_145__enum,TRC_MRE_VMSHA1_145_size

// TRC_MRE_VMSHA1_178
#define TRC_MRE_VMSHA1_178_size "d"
#define TRC_MRE_VMSHA1_178 TRC_MRE_VMSHA1_178__enum,TRC_MRE_VMSHA1_178_size

// TRC_MRE_VMSHA1_197
#define TRC_MRE_VMSHA1_197_size ""
#define TRC_MRE_VMSHA1_197 TRC_MRE_VMSHA1_197__enum,TRC_MRE_VMSHA1_197_size

// TRC_MRE_VMSHA1_200
#define TRC_MRE_VMSHA1_200_size ""
#define TRC_MRE_VMSHA1_200 TRC_MRE_VMSHA1_200__enum,TRC_MRE_VMSHA1_200_size

// TRC_MRE_VMSHA1_226
#define TRC_MRE_VMSHA1_226_size ""
#define TRC_MRE_VMSHA1_226 TRC_MRE_VMSHA1_226__enum,TRC_MRE_VMSHA1_226_size

// TRC_MRE_VMSHA1_234
#define TRC_MRE_VMSHA1_234_size ""
#define TRC_MRE_VMSHA1_234 TRC_MRE_VMSHA1_234__enum,TRC_MRE_VMSHA1_234_size

// TRC_MRE_VMSHA1_255
#define TRC_MRE_VMSHA1_255_size ""
#define TRC_MRE_VMSHA1_255 TRC_MRE_VMSHA1_255__enum,TRC_MRE_VMSHA1_255_size

// TRC_MRE_VMSHA1_257
#define TRC_MRE_VMSHA1_257_size ""
#define TRC_MRE_VMSHA1_257 TRC_MRE_VMSHA1_257__enum,TRC_MRE_VMSHA1_257_size

// TRC_MRE_VMSMS_297
#define TRC_MRE_VMSMS_297_size "d"
#define TRC_MRE_VMSMS_297 TRC_MRE_VMSMS_297__enum,TRC_MRE_VMSMS_297_size

// TRC_MRE_VMSMS_310
#define TRC_MRE_VMSMS_310_size "d"
#define TRC_MRE_VMSMS_310 TRC_MRE_VMSMS_310__enum,TRC_MRE_VMSMS_310_size

// TRC_MRE_VMSMS_322
#define TRC_MRE_VMSMS_322_size "d"
#define TRC_MRE_VMSMS_322 TRC_MRE_VMSMS_322__enum,TRC_MRE_VMSMS_322_size

// TRC_MRE_VMSMS_329
#define TRC_MRE_VMSMS_329_size ""
#define TRC_MRE_VMSMS_329 TRC_MRE_VMSMS_329__enum,TRC_MRE_VMSMS_329_size

// TRC_MRE_VMSMS_333
#define TRC_MRE_VMSMS_333_size "d"
#define TRC_MRE_VMSMS_333 TRC_MRE_VMSMS_333__enum,TRC_MRE_VMSMS_333_size

// TRC_MRE_VMSMS_362
#define TRC_MRE_VMSMS_362_size ""
#define TRC_MRE_VMSMS_362 TRC_MRE_VMSMS_362__enum,TRC_MRE_VMSMS_362_size

// TRC_MRE_VMSMS_366
#define TRC_MRE_VMSMS_366_size "d"
#define TRC_MRE_VMSMS_366 TRC_MRE_VMSMS_366__enum,TRC_MRE_VMSMS_366_size

// TRC_MRE_VMSMS_370
#define TRC_MRE_VMSMS_370_size ""
#define TRC_MRE_VMSMS_370 TRC_MRE_VMSMS_370__enum,TRC_MRE_VMSMS_370_size

// TRC_MRE_VMSMS_374
#define TRC_MRE_VMSMS_374_size ""
#define TRC_MRE_VMSMS_374 TRC_MRE_VMSMS_374__enum,TRC_MRE_VMSMS_374_size

// TRC_MRE_VMSMS_379
#define TRC_MRE_VMSMS_379_size ""
#define TRC_MRE_VMSMS_379 TRC_MRE_VMSMS_379__enum,TRC_MRE_VMSMS_379_size

// TRC_MRE_VMSMS_386
#define TRC_MRE_VMSMS_386_size ""
#define TRC_MRE_VMSMS_386 TRC_MRE_VMSMS_386__enum,TRC_MRE_VMSMS_386_size

// TRC_MRE_VMSMS_389
#define TRC_MRE_VMSMS_389_size "d"
#define TRC_MRE_VMSMS_389 TRC_MRE_VMSMS_389__enum,TRC_MRE_VMSMS_389_size

// TRC_MRE_VMSMS_393
#define TRC_MRE_VMSMS_393_size "d"
#define TRC_MRE_VMSMS_393 TRC_MRE_VMSMS_393__enum,TRC_MRE_VMSMS_393_size

// TRC_MRE_VMSMS_399
#define TRC_MRE_VMSMS_399_size ""
#define TRC_MRE_VMSMS_399 TRC_MRE_VMSMS_399__enum,TRC_MRE_VMSMS_399_size

// TRC_MRE_VMSMS_411
#define TRC_MRE_VMSMS_411_size ""
#define TRC_MRE_VMSMS_411 TRC_MRE_VMSMS_411__enum,TRC_MRE_VMSMS_411_size

// TRC_MRE_VMSMS_414
#define TRC_MRE_VMSMS_414_size ""
#define TRC_MRE_VMSMS_414 TRC_MRE_VMSMS_414__enum,TRC_MRE_VMSMS_414_size

// TRC_MRE_VMSMS_429
#define TRC_MRE_VMSMS_429_size ""
#define TRC_MRE_VMSMS_429 TRC_MRE_VMSMS_429__enum,TRC_MRE_VMSMS_429_size

// TRC_MRE_VMSMS_432
#define TRC_MRE_VMSMS_432_size ""
#define TRC_MRE_VMSMS_432 TRC_MRE_VMSMS_432__enum,TRC_MRE_VMSMS_432_size

// TRC_MRE_VMSMS_446
#define TRC_MRE_VMSMS_446_size ""
#define TRC_MRE_VMSMS_446 TRC_MRE_VMSMS_446__enum,TRC_MRE_VMSMS_446_size

// TRC_MRE_VMSMS_449
#define TRC_MRE_VMSMS_449_size ""
#define TRC_MRE_VMSMS_449 TRC_MRE_VMSMS_449__enum,TRC_MRE_VMSMS_449_size

// TRC_MRE_VMSMS_464
#define TRC_MRE_VMSMS_464_size ""
#define TRC_MRE_VMSMS_464 TRC_MRE_VMSMS_464__enum,TRC_MRE_VMSMS_464_size

// TRC_MRE_VMSMS_467
#define TRC_MRE_VMSMS_467_size ""
#define TRC_MRE_VMSMS_467 TRC_MRE_VMSMS_467__enum,TRC_MRE_VMSMS_467_size

// TRC_MRE_VMSMS_481
#define TRC_MRE_VMSMS_481_size ""
#define TRC_MRE_VMSMS_481 TRC_MRE_VMSMS_481__enum,TRC_MRE_VMSMS_481_size

// TRC_MRE_VMSMS_484
#define TRC_MRE_VMSMS_484_size ""
#define TRC_MRE_VMSMS_484 TRC_MRE_VMSMS_484__enum,TRC_MRE_VMSMS_484_size

// TRC_MRE_VMSMS_498
#define TRC_MRE_VMSMS_498_size ""
#define TRC_MRE_VMSMS_498 TRC_MRE_VMSMS_498__enum,TRC_MRE_VMSMS_498_size

// TRC_MRE_VMSMS_501
#define TRC_MRE_VMSMS_501_size ""
#define TRC_MRE_VMSMS_501 TRC_MRE_VMSMS_501__enum,TRC_MRE_VMSMS_501_size

// TRC_MRE_VMSMS_515
#define TRC_MRE_VMSMS_515_size ""
#define TRC_MRE_VMSMS_515 TRC_MRE_VMSMS_515__enum,TRC_MRE_VMSMS_515_size

// TRC_MRE_VMSMS_518
#define TRC_MRE_VMSMS_518_size ""
#define TRC_MRE_VMSMS_518 TRC_MRE_VMSMS_518__enum,TRC_MRE_VMSMS_518_size

// TRC_MRE_VMSMS_523
#define TRC_MRE_VMSMS_523_size ""
#define TRC_MRE_VMSMS_523 TRC_MRE_VMSMS_523__enum,TRC_MRE_VMSMS_523_size

// TRC_MRE_VMSMS_531
#define TRC_MRE_VMSMS_531_size ""
#define TRC_MRE_VMSMS_531 TRC_MRE_VMSMS_531__enum,TRC_MRE_VMSMS_531_size

// TRC_MRE_VMSMS_573
#define TRC_MRE_VMSMS_573_size "d"
#define TRC_MRE_VMSMS_573 TRC_MRE_VMSMS_573__enum,TRC_MRE_VMSMS_573_size

// TRC_MRE_VMSMS_583
#define TRC_MRE_VMSMS_583_size ""
#define TRC_MRE_VMSMS_583 TRC_MRE_VMSMS_583__enum,TRC_MRE_VMSMS_583_size

// TRC_MRE_VMSMS_589
#define TRC_MRE_VMSMS_589_size ""
#define TRC_MRE_VMSMS_589 TRC_MRE_VMSMS_589__enum,TRC_MRE_VMSMS_589_size

// TRC_MRE_VMSMS_597
#define TRC_MRE_VMSMS_597_size ""
#define TRC_MRE_VMSMS_597 TRC_MRE_VMSMS_597__enum,TRC_MRE_VMSMS_597_size

// TRC_MRE_VMSMS_603
#define TRC_MRE_VMSMS_603_size ""
#define TRC_MRE_VMSMS_603 TRC_MRE_VMSMS_603__enum,TRC_MRE_VMSMS_603_size

// TRC_MRE_VMSMS_608
#define TRC_MRE_VMSMS_608_size ""
#define TRC_MRE_VMSMS_608 TRC_MRE_VMSMS_608__enum,TRC_MRE_VMSMS_608_size

// TRC_MRE_VMSMS_614
#define TRC_MRE_VMSMS_614_size ""
#define TRC_MRE_VMSMS_614 TRC_MRE_VMSMS_614__enum,TRC_MRE_VMSMS_614_size

// TRC_MRE_VMSMS_620
#define TRC_MRE_VMSMS_620_size ""
#define TRC_MRE_VMSMS_620 TRC_MRE_VMSMS_620__enum,TRC_MRE_VMSMS_620_size

// TRC_MRE_VMSMS_626
#define TRC_MRE_VMSMS_626_size ""
#define TRC_MRE_VMSMS_626 TRC_MRE_VMSMS_626__enum,TRC_MRE_VMSMS_626_size

// TRC_MRE_VMSMS_629
#define TRC_MRE_VMSMS_629_size "d"
#define TRC_MRE_VMSMS_629 TRC_MRE_VMSMS_629__enum,TRC_MRE_VMSMS_629_size

// TRC_MRE_VMSMS_636
#define TRC_MRE_VMSMS_636_size "d"
#define TRC_MRE_VMSMS_636 TRC_MRE_VMSMS_636__enum,TRC_MRE_VMSMS_636_size

// TRC_MRE_VMSMS_653
#define TRC_MRE_VMSMS_653_size ""
#define TRC_MRE_VMSMS_653 TRC_MRE_VMSMS_653__enum,TRC_MRE_VMSMS_653_size

// TRC_MRE_VMSMS_670
#define TRC_MRE_VMSMS_670_size "d"
#define TRC_MRE_VMSMS_670 TRC_MRE_VMSMS_670__enum,TRC_MRE_VMSMS_670_size

// TRC_MRE_VMSMS_674
#define TRC_MRE_VMSMS_674_size "d"
#define TRC_MRE_VMSMS_674 TRC_MRE_VMSMS_674__enum,TRC_MRE_VMSMS_674_size

// TRC_MRE_VMSMS_680
#define TRC_MRE_VMSMS_680_size ""
#define TRC_MRE_VMSMS_680 TRC_MRE_VMSMS_680__enum,TRC_MRE_VMSMS_680_size

// TRC_MRE_VMSMS_700
#define TRC_MRE_VMSMS_700_size ""
#define TRC_MRE_VMSMS_700 TRC_MRE_VMSMS_700__enum,TRC_MRE_VMSMS_700_size

// TRC_MRE_VMSMS_706
#define TRC_MRE_VMSMS_706_size ""
#define TRC_MRE_VMSMS_706 TRC_MRE_VMSMS_706__enum,TRC_MRE_VMSMS_706_size

// TRC_MRE_VMSMS_711
#define TRC_MRE_VMSMS_711_size ""
#define TRC_MRE_VMSMS_711 TRC_MRE_VMSMS_711__enum,TRC_MRE_VMSMS_711_size

// TRC_MRE_VMSMS_716
#define TRC_MRE_VMSMS_716_size ""
#define TRC_MRE_VMSMS_716 TRC_MRE_VMSMS_716__enum,TRC_MRE_VMSMS_716_size

// TRC_MRE_VMSMS_723
#define TRC_MRE_VMSMS_723_size "d"
#define TRC_MRE_VMSMS_723 TRC_MRE_VMSMS_723__enum,TRC_MRE_VMSMS_723_size

// TRC_MRE_VMSMS_728
#define TRC_MRE_VMSMS_728_size ""
#define TRC_MRE_VMSMS_728 TRC_MRE_VMSMS_728__enum,TRC_MRE_VMSMS_728_size

// TRC_MRE_VMSMS_732
#define TRC_MRE_VMSMS_732_size "d"
#define TRC_MRE_VMSMS_732 TRC_MRE_VMSMS_732__enum,TRC_MRE_VMSMS_732_size

// TRC_MRE_VMSMS_737
#define TRC_MRE_VMSMS_737_size ""
#define TRC_MRE_VMSMS_737 TRC_MRE_VMSMS_737__enum,TRC_MRE_VMSMS_737_size

// TRC_MRE_VMSMS_745
#define TRC_MRE_VMSMS_745_size ""
#define TRC_MRE_VMSMS_745 TRC_MRE_VMSMS_745__enum,TRC_MRE_VMSMS_745_size

// TRC_MRE_VMSMS_754
#define TRC_MRE_VMSMS_754_size ""
#define TRC_MRE_VMSMS_754 TRC_MRE_VMSMS_754__enum,TRC_MRE_VMSMS_754_size

// TRC_MRE_VMSMS_773
#define TRC_MRE_VMSMS_773_size ""
#define TRC_MRE_VMSMS_773 TRC_MRE_VMSMS_773__enum,TRC_MRE_VMSMS_773_size

// TRC_MRE_VMSMS_777
#define TRC_MRE_VMSMS_777_size ""
#define TRC_MRE_VMSMS_777 TRC_MRE_VMSMS_777__enum,TRC_MRE_VMSMS_777_size

// TRC_MRE_VMSMS_781
#define TRC_MRE_VMSMS_781_size ""
#define TRC_MRE_VMSMS_781 TRC_MRE_VMSMS_781__enum,TRC_MRE_VMSMS_781_size

// TRC_MRE_VMSMS_787
#define TRC_MRE_VMSMS_787_size "d"
#define TRC_MRE_VMSMS_787 TRC_MRE_VMSMS_787__enum,TRC_MRE_VMSMS_787_size

// TRC_MRE_VMSMS_808
#define TRC_MRE_VMSMS_808_size ""
#define TRC_MRE_VMSMS_808 TRC_MRE_VMSMS_808__enum,TRC_MRE_VMSMS_808_size

// TRC_MRE_VMSMS_812
#define TRC_MRE_VMSMS_812_size ""
#define TRC_MRE_VMSMS_812 TRC_MRE_VMSMS_812__enum,TRC_MRE_VMSMS_812_size

// TRC_MRE_VMSMS_815
#define TRC_MRE_VMSMS_815_size ""
#define TRC_MRE_VMSMS_815 TRC_MRE_VMSMS_815__enum,TRC_MRE_VMSMS_815_size

// TRC_MRE_VMSMS_820
#define TRC_MRE_VMSMS_820_size ""
#define TRC_MRE_VMSMS_820 TRC_MRE_VMSMS_820__enum,TRC_MRE_VMSMS_820_size

// TRC_MRE_VMSMS_825
#define TRC_MRE_VMSMS_825_size ""
#define TRC_MRE_VMSMS_825 TRC_MRE_VMSMS_825__enum,TRC_MRE_VMSMS_825_size

// TRC_MRE_VMSMS_851
#define TRC_MRE_VMSMS_851_size ""
#define TRC_MRE_VMSMS_851 TRC_MRE_VMSMS_851__enum,TRC_MRE_VMSMS_851_size

// TRC_MRE_VMSMS_857
#define TRC_MRE_VMSMS_857_size ""
#define TRC_MRE_VMSMS_857 TRC_MRE_VMSMS_857__enum,TRC_MRE_VMSMS_857_size

// TRC_MRE_VMSMS_863
#define TRC_MRE_VMSMS_863_size ""
#define TRC_MRE_VMSMS_863 TRC_MRE_VMSMS_863__enum,TRC_MRE_VMSMS_863_size

// TRC_MRE_VMSMS_870
#define TRC_MRE_VMSMS_870_size "d"
#define TRC_MRE_VMSMS_870 TRC_MRE_VMSMS_870__enum,TRC_MRE_VMSMS_870_size

// TRC_MRE_VMSMS_877
#define TRC_MRE_VMSMS_877_size ""
#define TRC_MRE_VMSMS_877 TRC_MRE_VMSMS_877__enum,TRC_MRE_VMSMS_877_size

// TRC_MRE_VMSMS_881
#define TRC_MRE_VMSMS_881_size "d"
#define TRC_MRE_VMSMS_881 TRC_MRE_VMSMS_881__enum,TRC_MRE_VMSMS_881_size

// TRC_MRE_VMSMS_886
#define TRC_MRE_VMSMS_886_size ""
#define TRC_MRE_VMSMS_886 TRC_MRE_VMSMS_886__enum,TRC_MRE_VMSMS_886_size

// TRC_MRE_VMSMS_893
#define TRC_MRE_VMSMS_893_size ""
#define TRC_MRE_VMSMS_893 TRC_MRE_VMSMS_893__enum,TRC_MRE_VMSMS_893_size

// TRC_MRE_VMSMS_901
#define TRC_MRE_VMSMS_901_size ""
#define TRC_MRE_VMSMS_901 TRC_MRE_VMSMS_901__enum,TRC_MRE_VMSMS_901_size

// TRC_MRE_VMSMS_923
#define TRC_MRE_VMSMS_923_size ""
#define TRC_MRE_VMSMS_923 TRC_MRE_VMSMS_923__enum,TRC_MRE_VMSMS_923_size

// TRC_MRE_VMSMS_927
#define TRC_MRE_VMSMS_927_size ""
#define TRC_MRE_VMSMS_927 TRC_MRE_VMSMS_927__enum,TRC_MRE_VMSMS_927_size

// TRC_MRE_VMSMS_931
#define TRC_MRE_VMSMS_931_size ""
#define TRC_MRE_VMSMS_931 TRC_MRE_VMSMS_931__enum,TRC_MRE_VMSMS_931_size

// TRC_MRE_VMSMS_937
#define TRC_MRE_VMSMS_937_size "d"
#define TRC_MRE_VMSMS_937 TRC_MRE_VMSMS_937__enum,TRC_MRE_VMSMS_937_size

// TRC_MRE_VMSMS_951
#define TRC_MRE_VMSMS_951_size ""
#define TRC_MRE_VMSMS_951 TRC_MRE_VMSMS_951__enum,TRC_MRE_VMSMS_951_size

// TRC_MRE_VMSMS_954
#define TRC_MRE_VMSMS_954_size ""
#define TRC_MRE_VMSMS_954 TRC_MRE_VMSMS_954__enum,TRC_MRE_VMSMS_954_size

// TRC_MRE_VMSMS_965
#define TRC_MRE_VMSMS_965_size ""
#define TRC_MRE_VMSMS_965 TRC_MRE_VMSMS_965__enum,TRC_MRE_VMSMS_965_size

// TRC_MRE_VMSMS_971
#define TRC_MRE_VMSMS_971_size ""
#define TRC_MRE_VMSMS_971 TRC_MRE_VMSMS_971__enum,TRC_MRE_VMSMS_971_size

// TRC_MRE_VMSMS_978
#define TRC_MRE_VMSMS_978_size ""
#define TRC_MRE_VMSMS_978 TRC_MRE_VMSMS_978__enum,TRC_MRE_VMSMS_978_size

// TRC_MRE_VMSMS_993
#define TRC_MRE_VMSMS_993_size ""
#define TRC_MRE_VMSMS_993 TRC_MRE_VMSMS_993__enum,TRC_MRE_VMSMS_993_size

// TRC_MRE_VMSMS_1001
#define TRC_MRE_VMSMS_1001_size ""
#define TRC_MRE_VMSMS_1001 TRC_MRE_VMSMS_1001__enum,TRC_MRE_VMSMS_1001_size

// TRC_MRE_VMSMS_1005
#define TRC_MRE_VMSMS_1005_size "d"
#define TRC_MRE_VMSMS_1005 TRC_MRE_VMSMS_1005__enum,TRC_MRE_VMSMS_1005_size

// TRC_MRE_VMSMS_1007
#define TRC_MRE_VMSMS_1007_size ""
#define TRC_MRE_VMSMS_1007 TRC_MRE_VMSMS_1007__enum,TRC_MRE_VMSMS_1007_size

// TRC_MRE_VMSMS_1022
#define TRC_MRE_VMSMS_1022_size ""
#define TRC_MRE_VMSMS_1022 TRC_MRE_VMSMS_1022__enum,TRC_MRE_VMSMS_1022_size

// TRC_MRE_VMSMS_1025
#define TRC_MRE_VMSMS_1025_size ""
#define TRC_MRE_VMSMS_1025 TRC_MRE_VMSMS_1025__enum,TRC_MRE_VMSMS_1025_size

// TRC_MRE_VMSMS_1031
#define TRC_MRE_VMSMS_1031_size ""
#define TRC_MRE_VMSMS_1031 TRC_MRE_VMSMS_1031__enum,TRC_MRE_VMSMS_1031_size

// TRC_MRE_VMSMS_1037
#define TRC_MRE_VMSMS_1037_size ""
#define TRC_MRE_VMSMS_1037 TRC_MRE_VMSMS_1037__enum,TRC_MRE_VMSMS_1037_size

// TRC_MRE_VMSMS_1042
#define TRC_MRE_VMSMS_1042_size ""
#define TRC_MRE_VMSMS_1042 TRC_MRE_VMSMS_1042__enum,TRC_MRE_VMSMS_1042_size

// TRC_MRE_VMSMS_1047
#define TRC_MRE_VMSMS_1047_size ""
#define TRC_MRE_VMSMS_1047 TRC_MRE_VMSMS_1047__enum,TRC_MRE_VMSMS_1047_size

// TRC_MRE_VMSMS_1053
#define TRC_MRE_VMSMS_1053_size ""
#define TRC_MRE_VMSMS_1053 TRC_MRE_VMSMS_1053__enum,TRC_MRE_VMSMS_1053_size

// TRC_MRE_VMSMS_1063
#define TRC_MRE_VMSMS_1063_size ""
#define TRC_MRE_VMSMS_1063 TRC_MRE_VMSMS_1063__enum,TRC_MRE_VMSMS_1063_size

// TRC_MRE_VMSMS_1070
#define TRC_MRE_VMSMS_1070_size ""
#define TRC_MRE_VMSMS_1070 TRC_MRE_VMSMS_1070__enum,TRC_MRE_VMSMS_1070_size

// TRC_MRE_VMSMS_1077
#define TRC_MRE_VMSMS_1077_size ""
#define TRC_MRE_VMSMS_1077 TRC_MRE_VMSMS_1077__enum,TRC_MRE_VMSMS_1077_size

// TRC_MRE_VMSMS_1086
#define TRC_MRE_VMSMS_1086_size ""
#define TRC_MRE_VMSMS_1086 TRC_MRE_VMSMS_1086__enum,TRC_MRE_VMSMS_1086_size

// TRC_MRE_VMSMS_1108
#define TRC_MRE_VMSMS_1108_size ""
#define TRC_MRE_VMSMS_1108 TRC_MRE_VMSMS_1108__enum,TRC_MRE_VMSMS_1108_size

// TRC_MRE_VMSMS_1117
#define TRC_MRE_VMSMS_1117_size ""
#define TRC_MRE_VMSMS_1117 TRC_MRE_VMSMS_1117__enum,TRC_MRE_VMSMS_1117_size

// TRC_MRE_VMSMS_1123
#define TRC_MRE_VMSMS_1123_size "d"
#define TRC_MRE_VMSMS_1123 TRC_MRE_VMSMS_1123__enum,TRC_MRE_VMSMS_1123_size

// TRC_MRE_VMSMS_1125
#define TRC_MRE_VMSMS_1125_size ""
#define TRC_MRE_VMSMS_1125 TRC_MRE_VMSMS_1125__enum,TRC_MRE_VMSMS_1125_size

// TRC_MRE_VMSMS_1138
#define TRC_MRE_VMSMS_1138_size ""
#define TRC_MRE_VMSMS_1138 TRC_MRE_VMSMS_1138__enum,TRC_MRE_VMSMS_1138_size

// TRC_MRE_VMSMS_1142
#define TRC_MRE_VMSMS_1142_size ""
#define TRC_MRE_VMSMS_1142 TRC_MRE_VMSMS_1142__enum,TRC_MRE_VMSMS_1142_size

// TRC_MRE_VMSMS_1152
#define TRC_MRE_VMSMS_1152_size ""
#define TRC_MRE_VMSMS_1152 TRC_MRE_VMSMS_1152__enum,TRC_MRE_VMSMS_1152_size

// TRC_MRE_VMSMS_1158
#define TRC_MRE_VMSMS_1158_size ""
#define TRC_MRE_VMSMS_1158 TRC_MRE_VMSMS_1158__enum,TRC_MRE_VMSMS_1158_size

// TRC_MRE_VMSMS_1170
#define TRC_MRE_VMSMS_1170_size ""
#define TRC_MRE_VMSMS_1170 TRC_MRE_VMSMS_1170__enum,TRC_MRE_VMSMS_1170_size

// TRC_MRE_VMSMS_1179
#define TRC_MRE_VMSMS_1179_size ""
#define TRC_MRE_VMSMS_1179 TRC_MRE_VMSMS_1179__enum,TRC_MRE_VMSMS_1179_size

// TRC_MRE_VMSMS_1183
#define TRC_MRE_VMSMS_1183_size "d"
#define TRC_MRE_VMSMS_1183 TRC_MRE_VMSMS_1183__enum,TRC_MRE_VMSMS_1183_size

// TRC_MRE_VMSMS_1185
#define TRC_MRE_VMSMS_1185_size ""
#define TRC_MRE_VMSMS_1185 TRC_MRE_VMSMS_1185__enum,TRC_MRE_VMSMS_1185_size

// TRC_MRE_VMSMS_1196
#define TRC_MRE_VMSMS_1196_size ""
#define TRC_MRE_VMSMS_1196 TRC_MRE_VMSMS_1196__enum,TRC_MRE_VMSMS_1196_size

// TRC_MRE_VMSMS_1202
#define TRC_MRE_VMSMS_1202_size ""
#define TRC_MRE_VMSMS_1202 TRC_MRE_VMSMS_1202__enum,TRC_MRE_VMSMS_1202_size

// TRC_MRE_VMSMS_1213
#define TRC_MRE_VMSMS_1213_size ""
#define TRC_MRE_VMSMS_1213 TRC_MRE_VMSMS_1213__enum,TRC_MRE_VMSMS_1213_size

// TRC_MRE_VMSMS_1219
#define TRC_MRE_VMSMS_1219_size ""
#define TRC_MRE_VMSMS_1219 TRC_MRE_VMSMS_1219__enum,TRC_MRE_VMSMS_1219_size

// TRC_MRE_VMSMS_1231
#define TRC_MRE_VMSMS_1231_size ""
#define TRC_MRE_VMSMS_1231 TRC_MRE_VMSMS_1231__enum,TRC_MRE_VMSMS_1231_size

// TRC_MRE_VMSMS_1240
#define TRC_MRE_VMSMS_1240_size ""
#define TRC_MRE_VMSMS_1240 TRC_MRE_VMSMS_1240__enum,TRC_MRE_VMSMS_1240_size

// TRC_MRE_VMSMS_1244
#define TRC_MRE_VMSMS_1244_size "d"
#define TRC_MRE_VMSMS_1244 TRC_MRE_VMSMS_1244__enum,TRC_MRE_VMSMS_1244_size

// TRC_MRE_VMSMS_1246
#define TRC_MRE_VMSMS_1246_size ""
#define TRC_MRE_VMSMS_1246 TRC_MRE_VMSMS_1246__enum,TRC_MRE_VMSMS_1246_size

// TRC_MRE_VMSMS_1259
#define TRC_MRE_VMSMS_1259_size ""
#define TRC_MRE_VMSMS_1259 TRC_MRE_VMSMS_1259__enum,TRC_MRE_VMSMS_1259_size

// TRC_MRE_VMSMS_1263
#define TRC_MRE_VMSMS_1263_size ""
#define TRC_MRE_VMSMS_1263 TRC_MRE_VMSMS_1263__enum,TRC_MRE_VMSMS_1263_size

// TRC_MRE_VMSMS_1268
#define TRC_MRE_VMSMS_1268_size ""
#define TRC_MRE_VMSMS_1268 TRC_MRE_VMSMS_1268__enum,TRC_MRE_VMSMS_1268_size

// TRC_MRE_VMSMS_1273
#define TRC_MRE_VMSMS_1273_size ""
#define TRC_MRE_VMSMS_1273 TRC_MRE_VMSMS_1273__enum,TRC_MRE_VMSMS_1273_size

// TRC_MRE_VMSMS_1283
#define TRC_MRE_VMSMS_1283_size ""
#define TRC_MRE_VMSMS_1283 TRC_MRE_VMSMS_1283__enum,TRC_MRE_VMSMS_1283_size

// TRC_MRE_VMSMS_1289
#define TRC_MRE_VMSMS_1289_size ""
#define TRC_MRE_VMSMS_1289 TRC_MRE_VMSMS_1289__enum,TRC_MRE_VMSMS_1289_size

// TRC_MRE_VMSMS_1303
#define TRC_MRE_VMSMS_1303_size ""
#define TRC_MRE_VMSMS_1303 TRC_MRE_VMSMS_1303__enum,TRC_MRE_VMSMS_1303_size

// TRC_MRE_VMSMS_1311
#define TRC_MRE_VMSMS_1311_size ""
#define TRC_MRE_VMSMS_1311 TRC_MRE_VMSMS_1311__enum,TRC_MRE_VMSMS_1311_size

// TRC_MRE_VMSMS_1315
#define TRC_MRE_VMSMS_1315_size "d"
#define TRC_MRE_VMSMS_1315 TRC_MRE_VMSMS_1315__enum,TRC_MRE_VMSMS_1315_size

// TRC_MRE_VMSMS_1317
#define TRC_MRE_VMSMS_1317_size ""
#define TRC_MRE_VMSMS_1317 TRC_MRE_VMSMS_1317__enum,TRC_MRE_VMSMS_1317_size

// TRC_MRE_VMSMS_1332
#define TRC_MRE_VMSMS_1332_size ""
#define TRC_MRE_VMSMS_1332 TRC_MRE_VMSMS_1332__enum,TRC_MRE_VMSMS_1332_size

// TRC_MRE_VMSMS_1335
#define TRC_MRE_VMSMS_1335_size ""
#define TRC_MRE_VMSMS_1335 TRC_MRE_VMSMS_1335__enum,TRC_MRE_VMSMS_1335_size

// TRC_MRE_VMSMS_1340
#define TRC_MRE_VMSMS_1340_size ""
#define TRC_MRE_VMSMS_1340 TRC_MRE_VMSMS_1340__enum,TRC_MRE_VMSMS_1340_size

// TRC_MRE_VMSMS_1346
#define TRC_MRE_VMSMS_1346_size ""
#define TRC_MRE_VMSMS_1346 TRC_MRE_VMSMS_1346__enum,TRC_MRE_VMSMS_1346_size

// TRC_MRE_VMSMS_1357
#define TRC_MRE_VMSMS_1357_size ""
#define TRC_MRE_VMSMS_1357 TRC_MRE_VMSMS_1357__enum,TRC_MRE_VMSMS_1357_size

// TRC_MRE_VMSMS_1363
#define TRC_MRE_VMSMS_1363_size ""
#define TRC_MRE_VMSMS_1363 TRC_MRE_VMSMS_1363__enum,TRC_MRE_VMSMS_1363_size

// TRC_MRE_VMSMS_1370
#define TRC_MRE_VMSMS_1370_size ""
#define TRC_MRE_VMSMS_1370 TRC_MRE_VMSMS_1370__enum,TRC_MRE_VMSMS_1370_size

// TRC_MRE_VMSMS_1387
#define TRC_MRE_VMSMS_1387_size ""
#define TRC_MRE_VMSMS_1387 TRC_MRE_VMSMS_1387__enum,TRC_MRE_VMSMS_1387_size

// TRC_MRE_VMSMS_1395
#define TRC_MRE_VMSMS_1395_size ""
#define TRC_MRE_VMSMS_1395 TRC_MRE_VMSMS_1395__enum,TRC_MRE_VMSMS_1395_size

// TRC_MRE_VMSMS_1400
#define TRC_MRE_VMSMS_1400_size "d"
#define TRC_MRE_VMSMS_1400 TRC_MRE_VMSMS_1400__enum,TRC_MRE_VMSMS_1400_size

// TRC_MRE_VMSMS_1402
#define TRC_MRE_VMSMS_1402_size ""
#define TRC_MRE_VMSMS_1402 TRC_MRE_VMSMS_1402__enum,TRC_MRE_VMSMS_1402_size

// TRC_MRE_VMSMS_1411
#define TRC_MRE_VMSMS_1411_size ""
#define TRC_MRE_VMSMS_1411 TRC_MRE_VMSMS_1411__enum,TRC_MRE_VMSMS_1411_size

// TRC_MRE_VMSMS_1415
#define TRC_MRE_VMSMS_1415_size "d"
#define TRC_MRE_VMSMS_1415 TRC_MRE_VMSMS_1415__enum,TRC_MRE_VMSMS_1415_size

// TRC_MRE_VMSMS_1420
#define TRC_MRE_VMSMS_1420_size "d"
#define TRC_MRE_VMSMS_1420 TRC_MRE_VMSMS_1420__enum,TRC_MRE_VMSMS_1420_size

// TRC_MRE_VMSMS_1431
#define TRC_MRE_VMSMS_1431_size ""
#define TRC_MRE_VMSMS_1431 TRC_MRE_VMSMS_1431__enum,TRC_MRE_VMSMS_1431_size

// TRC_MRE_VMSMS_1434
#define TRC_MRE_VMSMS_1434_size "d"
#define TRC_MRE_VMSMS_1434 TRC_MRE_VMSMS_1434__enum,TRC_MRE_VMSMS_1434_size

// TRC_MRE_VMSMS_1440
#define TRC_MRE_VMSMS_1440_size "d"
#define TRC_MRE_VMSMS_1440 TRC_MRE_VMSMS_1440__enum,TRC_MRE_VMSMS_1440_size

// TRC_MRE_VMSMS_1450
#define TRC_MRE_VMSMS_1450_size ""
#define TRC_MRE_VMSMS_1450 TRC_MRE_VMSMS_1450__enum,TRC_MRE_VMSMS_1450_size

// TRC_MRE_VMSMS_1461
#define TRC_MRE_VMSMS_1461_size ""
#define TRC_MRE_VMSMS_1461 TRC_MRE_VMSMS_1461__enum,TRC_MRE_VMSMS_1461_size

// TRC_MRE_VMSMS_1469
#define TRC_MRE_VMSMS_1469_size ""
#define TRC_MRE_VMSMS_1469 TRC_MRE_VMSMS_1469__enum,TRC_MRE_VMSMS_1469_size

// TRC_MRE_VMSMS_1481
#define TRC_MRE_VMSMS_1481_size ""
#define TRC_MRE_VMSMS_1481 TRC_MRE_VMSMS_1481__enum,TRC_MRE_VMSMS_1481_size

// TRC_MRE_VMSMS_1487
#define TRC_MRE_VMSMS_1487_size ""
#define TRC_MRE_VMSMS_1487 TRC_MRE_VMSMS_1487__enum,TRC_MRE_VMSMS_1487_size

// TRC_MRE_VMSMS_1507
#define TRC_MRE_VMSMS_1507_size ""
#define TRC_MRE_VMSMS_1507 TRC_MRE_VMSMS_1507__enum,TRC_MRE_VMSMS_1507_size

// TRC_MRE_VMSMS_1511
#define TRC_MRE_VMSMS_1511_size ""
#define TRC_MRE_VMSMS_1511 TRC_MRE_VMSMS_1511__enum,TRC_MRE_VMSMS_1511_size

// TRC_MRE_VMSMS_1516
#define TRC_MRE_VMSMS_1516_size ""
#define TRC_MRE_VMSMS_1516 TRC_MRE_VMSMS_1516__enum,TRC_MRE_VMSMS_1516_size

// TRC_MRE_VMSMS_1526
#define TRC_MRE_VMSMS_1526_size ""
#define TRC_MRE_VMSMS_1526 TRC_MRE_VMSMS_1526__enum,TRC_MRE_VMSMS_1526_size

// TRC_MRE_VMSMS_1532
#define TRC_MRE_VMSMS_1532_size ""
#define TRC_MRE_VMSMS_1532 TRC_MRE_VMSMS_1532__enum,TRC_MRE_VMSMS_1532_size

// TRC_MRE_VMSMS_1544
#define TRC_MRE_VMSMS_1544_size ""
#define TRC_MRE_VMSMS_1544 TRC_MRE_VMSMS_1544__enum,TRC_MRE_VMSMS_1544_size

// TRC_MRE_VMSMS_1553
#define TRC_MRE_VMSMS_1553_size ""
#define TRC_MRE_VMSMS_1553 TRC_MRE_VMSMS_1553__enum,TRC_MRE_VMSMS_1553_size

// TRC_MRE_VMSMS_1557
#define TRC_MRE_VMSMS_1557_size "d"
#define TRC_MRE_VMSMS_1557 TRC_MRE_VMSMS_1557__enum,TRC_MRE_VMSMS_1557_size

// TRC_MRE_VMSMS_1559
#define TRC_MRE_VMSMS_1559_size ""
#define TRC_MRE_VMSMS_1559 TRC_MRE_VMSMS_1559__enum,TRC_MRE_VMSMS_1559_size

// TRC_MRE_VMSMS_1568
#define TRC_MRE_VMSMS_1568_size ""
#define TRC_MRE_VMSMS_1568 TRC_MRE_VMSMS_1568__enum,TRC_MRE_VMSMS_1568_size

// TRC_MRE_VMSMS_1574
#define TRC_MRE_VMSMS_1574_size ""
#define TRC_MRE_VMSMS_1574 TRC_MRE_VMSMS_1574__enum,TRC_MRE_VMSMS_1574_size

// TRC_MRE_VMSMS_1580
#define TRC_MRE_VMSMS_1580_size "d"
#define TRC_MRE_VMSMS_1580 TRC_MRE_VMSMS_1580__enum,TRC_MRE_VMSMS_1580_size

// TRC_MRE_VMSMS_1621
#define TRC_MRE_VMSMS_1621_size "dd"
#define TRC_MRE_VMSMS_1621 TRC_MRE_VMSMS_1621__enum,TRC_MRE_VMSMS_1621_size

// TRC_MRE_VMSMS_1624
#define TRC_MRE_VMSMS_1624_size ""
#define TRC_MRE_VMSMS_1624 TRC_MRE_VMSMS_1624__enum,TRC_MRE_VMSMS_1624_size

// TRC_MRE_VMSMS_1630
#define TRC_MRE_VMSMS_1630_size "dd"
#define TRC_MRE_VMSMS_1630 TRC_MRE_VMSMS_1630__enum,TRC_MRE_VMSMS_1630_size

// TRC_MRE_VMSMS_1634
#define TRC_MRE_VMSMS_1634_size ""
#define TRC_MRE_VMSMS_1634 TRC_MRE_VMSMS_1634__enum,TRC_MRE_VMSMS_1634_size

// TRC_MRE_VMSMS_1638
#define TRC_MRE_VMSMS_1638_size "dd"
#define TRC_MRE_VMSMS_1638 TRC_MRE_VMSMS_1638__enum,TRC_MRE_VMSMS_1638_size

// TRC_MRE_VMSMS_1646
#define TRC_MRE_VMSMS_1646_size "d"
#define TRC_MRE_VMSMS_1646 TRC_MRE_VMSMS_1646__enum,TRC_MRE_VMSMS_1646_size

// TRC_MRE_VMSMS_1649
#define TRC_MRE_VMSMS_1649_size "d"
#define TRC_MRE_VMSMS_1649 TRC_MRE_VMSMS_1649__enum,TRC_MRE_VMSMS_1649_size

// TRC_MRE_VMSMS_1651
#define TRC_MRE_VMSMS_1651_size "d"
#define TRC_MRE_VMSMS_1651 TRC_MRE_VMSMS_1651__enum,TRC_MRE_VMSMS_1651_size

// TRC_MRE_VMSMS_1682
#define TRC_MRE_VMSMS_1682_size "d"
#define TRC_MRE_VMSMS_1682 TRC_MRE_VMSMS_1682__enum,TRC_MRE_VMSMS_1682_size

// TRC_MRE_VMSMS_1718
#define TRC_MRE_VMSMS_1718_size "d"
#define TRC_MRE_VMSMS_1718 TRC_MRE_VMSMS_1718__enum,TRC_MRE_VMSMS_1718_size

// TRC_MRE_VMSMS_1721
#define TRC_MRE_VMSMS_1721_size "d"
#define TRC_MRE_VMSMS_1721 TRC_MRE_VMSMS_1721__enum,TRC_MRE_VMSMS_1721_size

// TRC_MRE_VMSMS_1724
#define TRC_MRE_VMSMS_1724_size "d"
#define TRC_MRE_VMSMS_1724 TRC_MRE_VMSMS_1724__enum,TRC_MRE_VMSMS_1724_size

// TRC_MRE_VMSMS_1727
#define TRC_MRE_VMSMS_1727_size "d"
#define TRC_MRE_VMSMS_1727 TRC_MRE_VMSMS_1727__enum,TRC_MRE_VMSMS_1727_size

// TRC_MRE_VMSMS_1730
#define TRC_MRE_VMSMS_1730_size "d"
#define TRC_MRE_VMSMS_1730 TRC_MRE_VMSMS_1730__enum,TRC_MRE_VMSMS_1730_size

// TRC_MRE_VMSMS_1733
#define TRC_MRE_VMSMS_1733_size "d"
#define TRC_MRE_VMSMS_1733 TRC_MRE_VMSMS_1733__enum,TRC_MRE_VMSMS_1733_size

// TRC_MRE_VMSMS_1742
#define TRC_MRE_VMSMS_1742_size "d"
#define TRC_MRE_VMSMS_1742 TRC_MRE_VMSMS_1742__enum,TRC_MRE_VMSMS_1742_size

// TRC_MRE_VMSMS_1743
#define TRC_MRE_VMSMS_1743_size "d"
#define TRC_MRE_VMSMS_1743 TRC_MRE_VMSMS_1743__enum,TRC_MRE_VMSMS_1743_size

// TRC_MRE_VMSMS_1744
#define TRC_MRE_VMSMS_1744_size "d"
#define TRC_MRE_VMSMS_1744 TRC_MRE_VMSMS_1744__enum,TRC_MRE_VMSMS_1744_size

// TRC_MRE_VMSMS_1745
#define TRC_MRE_VMSMS_1745_size "d"
#define TRC_MRE_VMSMS_1745 TRC_MRE_VMSMS_1745__enum,TRC_MRE_VMSMS_1745_size

// TRC_MRE_VMSMS_1746
#define TRC_MRE_VMSMS_1746_size "d"
#define TRC_MRE_VMSMS_1746 TRC_MRE_VMSMS_1746__enum,TRC_MRE_VMSMS_1746_size

// TRC_MRE_VMSMS_1747
#define TRC_MRE_VMSMS_1747_size "d"
#define TRC_MRE_VMSMS_1747 TRC_MRE_VMSMS_1747__enum,TRC_MRE_VMSMS_1747_size

// TRC_MRE_VMSMS_1750
#define TRC_MRE_VMSMS_1750_size "d"
#define TRC_MRE_VMSMS_1750 TRC_MRE_VMSMS_1750__enum,TRC_MRE_VMSMS_1750_size

// TRC_MRE_VMSMS_1753
#define TRC_MRE_VMSMS_1753_size "d"
#define TRC_MRE_VMSMS_1753 TRC_MRE_VMSMS_1753__enum,TRC_MRE_VMSMS_1753_size

// TRC_MRE_VMSMS_1756
#define TRC_MRE_VMSMS_1756_size "d"
#define TRC_MRE_VMSMS_1756 TRC_MRE_VMSMS_1756__enum,TRC_MRE_VMSMS_1756_size

// TRC_MRE_VMSMS_1759
#define TRC_MRE_VMSMS_1759_size "d"
#define TRC_MRE_VMSMS_1759 TRC_MRE_VMSMS_1759__enum,TRC_MRE_VMSMS_1759_size

// TRC_MRE_VMSMS_1762
#define TRC_MRE_VMSMS_1762_size "d"
#define TRC_MRE_VMSMS_1762 TRC_MRE_VMSMS_1762__enum,TRC_MRE_VMSMS_1762_size

// TRC_MRE_VMSMS_1765
#define TRC_MRE_VMSMS_1765_size "d"
#define TRC_MRE_VMSMS_1765 TRC_MRE_VMSMS_1765__enum,TRC_MRE_VMSMS_1765_size

// TRC_MRE_VMSMS_1768
#define TRC_MRE_VMSMS_1768_size "d"
#define TRC_MRE_VMSMS_1768 TRC_MRE_VMSMS_1768__enum,TRC_MRE_VMSMS_1768_size

// TRC_MRE_VMSMS_1771
#define TRC_MRE_VMSMS_1771_size "d"
#define TRC_MRE_VMSMS_1771 TRC_MRE_VMSMS_1771__enum,TRC_MRE_VMSMS_1771_size

// TRC_MRE_VMSMS_1774
#define TRC_MRE_VMSMS_1774_size "d"
#define TRC_MRE_VMSMS_1774 TRC_MRE_VMSMS_1774__enum,TRC_MRE_VMSMS_1774_size

// TRC_MRE_VMSMS_1777
#define TRC_MRE_VMSMS_1777_size "d"
#define TRC_MRE_VMSMS_1777 TRC_MRE_VMSMS_1777__enum,TRC_MRE_VMSMS_1777_size

// TRC_MRE_VMSMS_1780
#define TRC_MRE_VMSMS_1780_size "d"
#define TRC_MRE_VMSMS_1780 TRC_MRE_VMSMS_1780__enum,TRC_MRE_VMSMS_1780_size

// TRC_MRE_VMSMS_1783
#define TRC_MRE_VMSMS_1783_size "d"
#define TRC_MRE_VMSMS_1783 TRC_MRE_VMSMS_1783__enum,TRC_MRE_VMSMS_1783_size

// TRC_MRE_VMSMS_1787
#define TRC_MRE_VMSMS_1787_size "d"
#define TRC_MRE_VMSMS_1787 TRC_MRE_VMSMS_1787__enum,TRC_MRE_VMSMS_1787_size

// TRC_MRE_VMSMS_1797
#define TRC_MRE_VMSMS_1797_size ""
#define TRC_MRE_VMSMS_1797 TRC_MRE_VMSMS_1797__enum,TRC_MRE_VMSMS_1797_size

// TRC_MRE_VMSMS_1799
#define TRC_MRE_VMSMS_1799_size ""
#define TRC_MRE_VMSMS_1799 TRC_MRE_VMSMS_1799__enum,TRC_MRE_VMSMS_1799_size

// TRC_MRE_VMSMS_1831
#define TRC_MRE_VMSMS_1831_size ""
#define TRC_MRE_VMSMS_1831 TRC_MRE_VMSMS_1831__enum,TRC_MRE_VMSMS_1831_size

// TRC_MRE_VMSMS_1836
#define TRC_MRE_VMSMS_1836_size ""
#define TRC_MRE_VMSMS_1836 TRC_MRE_VMSMS_1836__enum,TRC_MRE_VMSMS_1836_size

// TRC_MRE_VMSMS_1840
#define TRC_MRE_VMSMS_1840_size ""
#define TRC_MRE_VMSMS_1840 TRC_MRE_VMSMS_1840__enum,TRC_MRE_VMSMS_1840_size

// TRC_MRE_VMSMS_1857
#define TRC_MRE_VMSMS_1857_size ""
#define TRC_MRE_VMSMS_1857 TRC_MRE_VMSMS_1857__enum,TRC_MRE_VMSMS_1857_size

// TRC_MRE_VMSMS_1884
#define TRC_MRE_VMSMS_1884_size ""
#define TRC_MRE_VMSMS_1884 TRC_MRE_VMSMS_1884__enum,TRC_MRE_VMSMS_1884_size

// TRC_MRE_VMSMS_1890
#define TRC_MRE_VMSMS_1890_size ""
#define TRC_MRE_VMSMS_1890 TRC_MRE_VMSMS_1890__enum,TRC_MRE_VMSMS_1890_size

// TRC_MRE_VMSMS_1905
#define TRC_MRE_VMSMS_1905_size ""
#define TRC_MRE_VMSMS_1905 TRC_MRE_VMSMS_1905__enum,TRC_MRE_VMSMS_1905_size

// TRC_MRE_VMSMS_1909
#define TRC_MRE_VMSMS_1909_size ""
#define TRC_MRE_VMSMS_1909 TRC_MRE_VMSMS_1909__enum,TRC_MRE_VMSMS_1909_size

// TRC_MRE_VMSMS_1923
#define TRC_MRE_VMSMS_1923_size ""
#define TRC_MRE_VMSMS_1923 TRC_MRE_VMSMS_1923__enum,TRC_MRE_VMSMS_1923_size

// TRC_MRE_VMSMS_1930
#define TRC_MRE_VMSMS_1930_size ""
#define TRC_MRE_VMSMS_1930 TRC_MRE_VMSMS_1930__enum,TRC_MRE_VMSMS_1930_size

// TRC_MRE_VMSMS_1952
#define TRC_MRE_VMSMS_1952_size ""
#define TRC_MRE_VMSMS_1952 TRC_MRE_VMSMS_1952__enum,TRC_MRE_VMSMS_1952_size

// TRC_MRE_VMSMS_1959
#define TRC_MRE_VMSMS_1959_size ""
#define TRC_MRE_VMSMS_1959 TRC_MRE_VMSMS_1959__enum,TRC_MRE_VMSMS_1959_size

// TRC_MRE_VMSMS_1962
#define TRC_MRE_VMSMS_1962_size "d"
#define TRC_MRE_VMSMS_1962 TRC_MRE_VMSMS_1962__enum,TRC_MRE_VMSMS_1962_size

// TRC_MRE_VMSMS_1971
#define TRC_MRE_VMSMS_1971_size "d"
#define TRC_MRE_VMSMS_1971 TRC_MRE_VMSMS_1971__enum,TRC_MRE_VMSMS_1971_size

// TRC_MRE_VMSMS_1982
#define TRC_MRE_VMSMS_1982_size ""
#define TRC_MRE_VMSMS_1982 TRC_MRE_VMSMS_1982__enum,TRC_MRE_VMSMS_1982_size

// TRC_MRE_VMSMS_1985
#define TRC_MRE_VMSMS_1985_size ""
#define TRC_MRE_VMSMS_1985 TRC_MRE_VMSMS_1985__enum,TRC_MRE_VMSMS_1985_size

// TRC_MRE_VMSMS_1992
#define TRC_MRE_VMSMS_1992_size ""
#define TRC_MRE_VMSMS_1992 TRC_MRE_VMSMS_1992__enum,TRC_MRE_VMSMS_1992_size

// TRC_MRE_VMSMS_2016
#define TRC_MRE_VMSMS_2016_size ""
#define TRC_MRE_VMSMS_2016 TRC_MRE_VMSMS_2016__enum,TRC_MRE_VMSMS_2016_size

// TRC_MRE_VMSMS_2020
#define TRC_MRE_VMSMS_2020_size ""
#define TRC_MRE_VMSMS_2020 TRC_MRE_VMSMS_2020__enum,TRC_MRE_VMSMS_2020_size

// TRC_MRE_VMSMS_2028
#define TRC_MRE_VMSMS_2028_size ""
#define TRC_MRE_VMSMS_2028 TRC_MRE_VMSMS_2028__enum,TRC_MRE_VMSMS_2028_size

// TRC_MRE_VMSMS_2034
#define TRC_MRE_VMSMS_2034_size "d"
#define TRC_MRE_VMSMS_2034 TRC_MRE_VMSMS_2034__enum,TRC_MRE_VMSMS_2034_size

// TRC_MRE_VMSMS_2036
#define TRC_MRE_VMSMS_2036_size "d"
#define TRC_MRE_VMSMS_2036 TRC_MRE_VMSMS_2036__enum,TRC_MRE_VMSMS_2036_size

// TRC_MRE_VMSMS_2040
#define TRC_MRE_VMSMS_2040_size ""
#define TRC_MRE_VMSMS_2040 TRC_MRE_VMSMS_2040__enum,TRC_MRE_VMSMS_2040_size

// TRC_MRE_VMSMS_2044
#define TRC_MRE_VMSMS_2044_size ""
#define TRC_MRE_VMSMS_2044 TRC_MRE_VMSMS_2044__enum,TRC_MRE_VMSMS_2044_size

// TRC_MRE_VMSMS_2050
#define TRC_MRE_VMSMS_2050_size ""
#define TRC_MRE_VMSMS_2050 TRC_MRE_VMSMS_2050__enum,TRC_MRE_VMSMS_2050_size

// TRC_MRE_VMSMS_2061
#define TRC_MRE_VMSMS_2061_size "d"
#define TRC_MRE_VMSMS_2061 TRC_MRE_VMSMS_2061__enum,TRC_MRE_VMSMS_2061_size

// TRC_MRE_VMSMS_2064
#define TRC_MRE_VMSMS_2064_size "d"
#define TRC_MRE_VMSMS_2064 TRC_MRE_VMSMS_2064__enum,TRC_MRE_VMSMS_2064_size

// TRC_MRE_VMSMS_2069
#define TRC_MRE_VMSMS_2069_size "d"
#define TRC_MRE_VMSMS_2069 TRC_MRE_VMSMS_2069__enum,TRC_MRE_VMSMS_2069_size

// TRC_MRE_VMSMS_2072
#define TRC_MRE_VMSMS_2072_size "d"
#define TRC_MRE_VMSMS_2072 TRC_MRE_VMSMS_2072__enum,TRC_MRE_VMSMS_2072_size

// TRC_MRE_VMSMS_2075
#define TRC_MRE_VMSMS_2075_size "d"
#define TRC_MRE_VMSMS_2075 TRC_MRE_VMSMS_2075__enum,TRC_MRE_VMSMS_2075_size

// TRC_MRE_VMSMS_2079
#define TRC_MRE_VMSMS_2079_size "d"
#define TRC_MRE_VMSMS_2079 TRC_MRE_VMSMS_2079__enum,TRC_MRE_VMSMS_2079_size

// TRC_MRE_VMSMS_2091
#define TRC_MRE_VMSMS_2091_size "d"
#define TRC_MRE_VMSMS_2091 TRC_MRE_VMSMS_2091__enum,TRC_MRE_VMSMS_2091_size

// TRC_MRE_VMSMS_2094
#define TRC_MRE_VMSMS_2094_size "d"
#define TRC_MRE_VMSMS_2094 TRC_MRE_VMSMS_2094__enum,TRC_MRE_VMSMS_2094_size

// TRC_MRE_VMSMS_2097
#define TRC_MRE_VMSMS_2097_size "d"
#define TRC_MRE_VMSMS_2097 TRC_MRE_VMSMS_2097__enum,TRC_MRE_VMSMS_2097_size

// TRC_MRE_VMSMS_2102
#define TRC_MRE_VMSMS_2102_size "d"
#define TRC_MRE_VMSMS_2102 TRC_MRE_VMSMS_2102__enum,TRC_MRE_VMSMS_2102_size

// TRC_MRE_VMSMS_2106
#define TRC_MRE_VMSMS_2106_size "d"
#define TRC_MRE_VMSMS_2106 TRC_MRE_VMSMS_2106__enum,TRC_MRE_VMSMS_2106_size

// TRC_MRE_VMSMS_2110
#define TRC_MRE_VMSMS_2110_size "d"
#define TRC_MRE_VMSMS_2110 TRC_MRE_VMSMS_2110__enum,TRC_MRE_VMSMS_2110_size

// TRC_MRE_VMSMS_2114
#define TRC_MRE_VMSMS_2114_size "d"
#define TRC_MRE_VMSMS_2114 TRC_MRE_VMSMS_2114__enum,TRC_MRE_VMSMS_2114_size

// TRC_MRE_VMSMS_2118
#define TRC_MRE_VMSMS_2118_size "d"
#define TRC_MRE_VMSMS_2118 TRC_MRE_VMSMS_2118__enum,TRC_MRE_VMSMS_2118_size

// TRC_MRE_VMSMS_2125
#define TRC_MRE_VMSMS_2125_size "d"
#define TRC_MRE_VMSMS_2125 TRC_MRE_VMSMS_2125__enum,TRC_MRE_VMSMS_2125_size

// TRC_MRE_VMSMS_2126
#define TRC_MRE_VMSMS_2126_size "d"
#define TRC_MRE_VMSMS_2126 TRC_MRE_VMSMS_2126__enum,TRC_MRE_VMSMS_2126_size

// TRC_MRE_VMSMS_2128
#define TRC_MRE_VMSMS_2128_size "d"
#define TRC_MRE_VMSMS_2128 TRC_MRE_VMSMS_2128__enum,TRC_MRE_VMSMS_2128_size

// TRC_MRE_VMSMS_2129
#define TRC_MRE_VMSMS_2129_size "d"
#define TRC_MRE_VMSMS_2129 TRC_MRE_VMSMS_2129__enum,TRC_MRE_VMSMS_2129_size

// TRC_MRE_VMSMS_2134
#define TRC_MRE_VMSMS_2134_size ""
#define TRC_MRE_VMSMS_2134 TRC_MRE_VMSMS_2134__enum,TRC_MRE_VMSMS_2134_size

// TRC_MRE_VMSMS_2145
#define TRC_MRE_VMSMS_2145_size ""
#define TRC_MRE_VMSMS_2145 TRC_MRE_VMSMS_2145__enum,TRC_MRE_VMSMS_2145_size

// TRC_MRE_VMSMS_2150
#define TRC_MRE_VMSMS_2150_size ""
#define TRC_MRE_VMSMS_2150 TRC_MRE_VMSMS_2150__enum,TRC_MRE_VMSMS_2150_size

// TRC_MRE_VMSMS_2161
#define TRC_MRE_VMSMS_2161_size ""
#define TRC_MRE_VMSMS_2161 TRC_MRE_VMSMS_2161__enum,TRC_MRE_VMSMS_2161_size

// TRC_MRE_VMSMS_2166
#define TRC_MRE_VMSMS_2166_size ""
#define TRC_MRE_VMSMS_2166 TRC_MRE_VMSMS_2166__enum,TRC_MRE_VMSMS_2166_size

// TRC_MRE_VMSOCK_378
#define TRC_MRE_VMSOCK_378_size ""
#define TRC_MRE_VMSOCK_378 TRC_MRE_VMSOCK_378__enum,TRC_MRE_VMSOCK_378_size

// TRC_MRE_VMSOCK_390
#define TRC_MRE_VMSOCK_390_size ""
#define TRC_MRE_VMSOCK_390 TRC_MRE_VMSOCK_390__enum,TRC_MRE_VMSOCK_390_size

// TRC_MRE_VMSOCK_438
#define TRC_MRE_VMSOCK_438_size ""
#define TRC_MRE_VMSOCK_438 TRC_MRE_VMSOCK_438__enum,TRC_MRE_VMSOCK_438_size

// TRC_MRE_VMSOCK_452
#define TRC_MRE_VMSOCK_452_size "d"
#define TRC_MRE_VMSOCK_452 TRC_MRE_VMSOCK_452__enum,TRC_MRE_VMSOCK_452_size

// TRC_MRE_VMSOCK_479
#define TRC_MRE_VMSOCK_479_size ""
#define TRC_MRE_VMSOCK_479 TRC_MRE_VMSOCK_479__enum,TRC_MRE_VMSOCK_479_size

// TRC_MRE_VMSOCK_514
#define TRC_MRE_VMSOCK_514_size "d"
#define TRC_MRE_VMSOCK_514 TRC_MRE_VMSOCK_514__enum,TRC_MRE_VMSOCK_514_size

// TRC_MRE_VMSOCK_564
#define TRC_MRE_VMSOCK_564_size "d"
#define TRC_MRE_VMSOCK_564 TRC_MRE_VMSOCK_564__enum,TRC_MRE_VMSOCK_564_size

// TRC_MRE_VMSOCK_581
#define TRC_MRE_VMSOCK_581_size "d"
#define TRC_MRE_VMSOCK_581 TRC_MRE_VMSOCK_581__enum,TRC_MRE_VMSOCK_581_size

// TRC_MRE_VMSOCK_672
#define TRC_MRE_VMSOCK_672_size "d"
#define TRC_MRE_VMSOCK_672 TRC_MRE_VMSOCK_672__enum,TRC_MRE_VMSOCK_672_size

// TRC_MRE_VMSOCK_692
#define TRC_MRE_VMSOCK_692_size "d"
#define TRC_MRE_VMSOCK_692 TRC_MRE_VMSOCK_692__enum,TRC_MRE_VMSOCK_692_size

// TRC_MRE_VMSOCK_768
#define TRC_MRE_VMSOCK_768_size ""
#define TRC_MRE_VMSOCK_768 TRC_MRE_VMSOCK_768__enum,TRC_MRE_VMSOCK_768_size

// TRC_MRE_VMSOCK_776
#define TRC_MRE_VMSOCK_776_size ""
#define TRC_MRE_VMSOCK_776 TRC_MRE_VMSOCK_776__enum,TRC_MRE_VMSOCK_776_size

// TRC_MRE_VMSOCK_788
#define TRC_MRE_VMSOCK_788_size "d"
#define TRC_MRE_VMSOCK_788 TRC_MRE_VMSOCK_788__enum,TRC_MRE_VMSOCK_788_size

// TRC_MRE_VMSOCK_798
#define TRC_MRE_VMSOCK_798_size "d"
#define TRC_MRE_VMSOCK_798 TRC_MRE_VMSOCK_798__enum,TRC_MRE_VMSOCK_798_size

// TRC_MRE_VMSOCK_807
#define TRC_MRE_VMSOCK_807_size ""
#define TRC_MRE_VMSOCK_807 TRC_MRE_VMSOCK_807__enum,TRC_MRE_VMSOCK_807_size

// TRC_MRE_VMSOCK_828
#define TRC_MRE_VMSOCK_828_size ""
#define TRC_MRE_VMSOCK_828 TRC_MRE_VMSOCK_828__enum,TRC_MRE_VMSOCK_828_size

// TRC_MRE_VMSOCK_845
#define TRC_MRE_VMSOCK_845_size ""
#define TRC_MRE_VMSOCK_845 TRC_MRE_VMSOCK_845__enum,TRC_MRE_VMSOCK_845_size

// TRC_MRE_VMSOCK_856
#define TRC_MRE_VMSOCK_856_size ""
#define TRC_MRE_VMSOCK_856 TRC_MRE_VMSOCK_856__enum,TRC_MRE_VMSOCK_856_size

// TRC_MRE_VMSOCK_1005
#define TRC_MRE_VMSOCK_1005_size ""
#define TRC_MRE_VMSOCK_1005 TRC_MRE_VMSOCK_1005__enum,TRC_MRE_VMSOCK_1005_size

// TRC_MRE_VMSOCK_1049
#define TRC_MRE_VMSOCK_1049_size ""
#define TRC_MRE_VMSOCK_1049 TRC_MRE_VMSOCK_1049__enum,TRC_MRE_VMSOCK_1049_size

// TRC_MRE_VMSOCK_1074
#define TRC_MRE_VMSOCK_1074_size "d"
#define TRC_MRE_VMSOCK_1074 TRC_MRE_VMSOCK_1074__enum,TRC_MRE_VMSOCK_1074_size

// TRC_MRE_VMSOCK_1076
#define TRC_MRE_VMSOCK_1076_size "d"
#define TRC_MRE_VMSOCK_1076 TRC_MRE_VMSOCK_1076__enum,TRC_MRE_VMSOCK_1076_size

// TRC_MRE_VMSOCK_1102
#define TRC_MRE_VMSOCK_1102_size "d"
#define TRC_MRE_VMSOCK_1102 TRC_MRE_VMSOCK_1102__enum,TRC_MRE_VMSOCK_1102_size

// TRC_MRE_VMSOCK_1110
#define TRC_MRE_VMSOCK_1110_size "d"
#define TRC_MRE_VMSOCK_1110 TRC_MRE_VMSOCK_1110__enum,TRC_MRE_VMSOCK_1110_size

// TRC_MRE_VMSOCK_1116
#define TRC_MRE_VMSOCK_1116_size "d"
#define TRC_MRE_VMSOCK_1116 TRC_MRE_VMSOCK_1116__enum,TRC_MRE_VMSOCK_1116_size

// TRC_MRE_VMSOCK_1121
#define TRC_MRE_VMSOCK_1121_size "d"
#define TRC_MRE_VMSOCK_1121 TRC_MRE_VMSOCK_1121__enum,TRC_MRE_VMSOCK_1121_size

// TRC_MRE_VMSOCK_1127
#define TRC_MRE_VMSOCK_1127_size "dd"
#define TRC_MRE_VMSOCK_1127 TRC_MRE_VMSOCK_1127__enum,TRC_MRE_VMSOCK_1127_size

// TRC_MRE_VMSOCK_1150
#define TRC_MRE_VMSOCK_1150_size "d"
#define TRC_MRE_VMSOCK_1150 TRC_MRE_VMSOCK_1150__enum,TRC_MRE_VMSOCK_1150_size

// TRC_MRE_VMSOCK_1158
#define TRC_MRE_VMSOCK_1158_size "d"
#define TRC_MRE_VMSOCK_1158 TRC_MRE_VMSOCK_1158__enum,TRC_MRE_VMSOCK_1158_size

// TRC_MRE_VMSOCK_1164
#define TRC_MRE_VMSOCK_1164_size "d"
#define TRC_MRE_VMSOCK_1164 TRC_MRE_VMSOCK_1164__enum,TRC_MRE_VMSOCK_1164_size

// TRC_MRE_VMSOCK_1170
#define TRC_MRE_VMSOCK_1170_size "dd"
#define TRC_MRE_VMSOCK_1170 TRC_MRE_VMSOCK_1170__enum,TRC_MRE_VMSOCK_1170_size

// TRC_MRE_VMSOCK_1202
#define TRC_MRE_VMSOCK_1202_size ""
#define TRC_MRE_VMSOCK_1202 TRC_MRE_VMSOCK_1202__enum,TRC_MRE_VMSOCK_1202_size

// TRC_MRE_VMSOCK_1432
#define TRC_MRE_VMSOCK_1432_size ""
#define TRC_MRE_VMSOCK_1432 TRC_MRE_VMSOCK_1432__enum,TRC_MRE_VMSOCK_1432_size

// TRC_MRE_VMSOCK_1552
#define TRC_MRE_VMSOCK_1552_size ""
#define TRC_MRE_VMSOCK_1552 TRC_MRE_VMSOCK_1552__enum,TRC_MRE_VMSOCK_1552_size

// TRC_MRE_VMSOCK_1563
#define TRC_MRE_VMSOCK_1563_size "dddd"
#define TRC_MRE_VMSOCK_1563 TRC_MRE_VMSOCK_1563__enum,TRC_MRE_VMSOCK_1563_size

// TRC_MRE_VMSOCK_1574
#define TRC_MRE_VMSOCK_1574_size "d"
#define TRC_MRE_VMSOCK_1574 TRC_MRE_VMSOCK_1574__enum,TRC_MRE_VMSOCK_1574_size

// TRC_MRE_VMSOCK_1591
#define TRC_MRE_VMSOCK_1591_size "d"
#define TRC_MRE_VMSOCK_1591 TRC_MRE_VMSOCK_1591__enum,TRC_MRE_VMSOCK_1591_size

// TRC_MRE_VMSOCK_1608
#define TRC_MRE_VMSOCK_1608_size "d"
#define TRC_MRE_VMSOCK_1608 TRC_MRE_VMSOCK_1608__enum,TRC_MRE_VMSOCK_1608_size

// TRC_MRE_VMSOCK_1615
#define TRC_MRE_VMSOCK_1615_size "d"
#define TRC_MRE_VMSOCK_1615 TRC_MRE_VMSOCK_1615__enum,TRC_MRE_VMSOCK_1615_size

// TRC_MRE_VMSOCK_1636
#define TRC_MRE_VMSOCK_1636_size "d"
#define TRC_MRE_VMSOCK_1636 TRC_MRE_VMSOCK_1636__enum,TRC_MRE_VMSOCK_1636_size

// TRC_MRE_VMSOCK_1656
#define TRC_MRE_VMSOCK_1656_size "d"
#define TRC_MRE_VMSOCK_1656 TRC_MRE_VMSOCK_1656__enum,TRC_MRE_VMSOCK_1656_size

// TRC_MRE_VMSOCK_1669
#define TRC_MRE_VMSOCK_1669_size "d"
#define TRC_MRE_VMSOCK_1669 TRC_MRE_VMSOCK_1669__enum,TRC_MRE_VMSOCK_1669_size

// TRC_MRE_VMSOCK_2034
#define TRC_MRE_VMSOCK_2034_size "dd"
#define TRC_MRE_VMSOCK_2034 TRC_MRE_VMSOCK_2034__enum,TRC_MRE_VMSOCK_2034_size

// TRC_MRE_VMSOCK_2068
#define TRC_MRE_VMSOCK_2068_size "d"
#define TRC_MRE_VMSOCK_2068 TRC_MRE_VMSOCK_2068__enum,TRC_MRE_VMSOCK_2068_size

// TRC_MRE_VMSOCK_2081
#define TRC_MRE_VMSOCK_2081_size ""
#define TRC_MRE_VMSOCK_2081 TRC_MRE_VMSOCK_2081__enum,TRC_MRE_VMSOCK_2081_size

// TRC_MRE_VMSOCK_2106
#define TRC_MRE_VMSOCK_2106_size "d"
#define TRC_MRE_VMSOCK_2106 TRC_MRE_VMSOCK_2106__enum,TRC_MRE_VMSOCK_2106_size

// TRC_MRE_VMSOCK_2125
#define TRC_MRE_VMSOCK_2125_size "d"
#define TRC_MRE_VMSOCK_2125 TRC_MRE_VMSOCK_2125__enum,TRC_MRE_VMSOCK_2125_size

// TRC_MRE_VMSOCK_2164
#define TRC_MRE_VMSOCK_2164_size "d"
#define TRC_MRE_VMSOCK_2164 TRC_MRE_VMSOCK_2164__enum,TRC_MRE_VMSOCK_2164_size

// TRC_MRE_VMSOCK_2170
#define TRC_MRE_VMSOCK_2170_size "d"
#define TRC_MRE_VMSOCK_2170 TRC_MRE_VMSOCK_2170__enum,TRC_MRE_VMSOCK_2170_size

// TRC_MRE_VMSOCK_2173
#define TRC_MRE_VMSOCK_2173_size "d"
#define TRC_MRE_VMSOCK_2173 TRC_MRE_VMSOCK_2173__enum,TRC_MRE_VMSOCK_2173_size

// TRC_MRE_VMSOCK_2211
#define TRC_MRE_VMSOCK_2211_size ""
#define TRC_MRE_VMSOCK_2211 TRC_MRE_VMSOCK_2211__enum,TRC_MRE_VMSOCK_2211_size

// TRC_MRE_VMSOCK_2215
#define TRC_MRE_VMSOCK_2215_size ""
#define TRC_MRE_VMSOCK_2215 TRC_MRE_VMSOCK_2215__enum,TRC_MRE_VMSOCK_2215_size

// TRC_MRE_VMSOCK_2234
#define TRC_MRE_VMSOCK_2234_size ""
#define TRC_MRE_VMSOCK_2234 TRC_MRE_VMSOCK_2234__enum,TRC_MRE_VMSOCK_2234_size

// TRC_MRE_VMSOCK_2254
#define TRC_MRE_VMSOCK_2254_size ""
#define TRC_MRE_VMSOCK_2254 TRC_MRE_VMSOCK_2254__enum,TRC_MRE_VMSOCK_2254_size

// TRC_MRE_VMSOCK_2258
#define TRC_MRE_VMSOCK_2258_size ""
#define TRC_MRE_VMSOCK_2258 TRC_MRE_VMSOCK_2258__enum,TRC_MRE_VMSOCK_2258_size

// TRC_MRE_VMSOCK_2287
#define TRC_MRE_VMSOCK_2287_size "d"
#define TRC_MRE_VMSOCK_2287 TRC_MRE_VMSOCK_2287__enum,TRC_MRE_VMSOCK_2287_size

// TRC_MRE_VMSOCK_2300
#define TRC_MRE_VMSOCK_2300_size "d"
#define TRC_MRE_VMSOCK_2300 TRC_MRE_VMSOCK_2300__enum,TRC_MRE_VMSOCK_2300_size

// TRC_MRE_VMSOCK_2385
#define TRC_MRE_VMSOCK_2385_size ""
#define TRC_MRE_VMSOCK_2385 TRC_MRE_VMSOCK_2385__enum,TRC_MRE_VMSOCK_2385_size

// TRC_MRE_VMSOCK_2392
#define TRC_MRE_VMSOCK_2392_size ""
#define TRC_MRE_VMSOCK_2392 TRC_MRE_VMSOCK_2392__enum,TRC_MRE_VMSOCK_2392_size

// TRC_MRE_VMSOCK_2398
#define TRC_MRE_VMSOCK_2398_size ""
#define TRC_MRE_VMSOCK_2398 TRC_MRE_VMSOCK_2398__enum,TRC_MRE_VMSOCK_2398_size

// TRC_MRE_VMSOCK_2414
#define TRC_MRE_VMSOCK_2414_size "ddddddd"
#define TRC_MRE_VMSOCK_2414 TRC_MRE_VMSOCK_2414__enum,TRC_MRE_VMSOCK_2414_size

// TRC_MRE_VMSOCK_2428
#define TRC_MRE_VMSOCK_2428_size "ddd"
#define TRC_MRE_VMSOCK_2428 TRC_MRE_VMSOCK_2428__enum,TRC_MRE_VMSOCK_2428_size

// TRC_MRE_VMSOCK_2447
#define TRC_MRE_VMSOCK_2447_size ""
#define TRC_MRE_VMSOCK_2447 TRC_MRE_VMSOCK_2447__enum,TRC_MRE_VMSOCK_2447_size

// TRC_MRE_VMSOCK_2468
#define TRC_MRE_VMSOCK_2468_size "dd"
#define TRC_MRE_VMSOCK_2468 TRC_MRE_VMSOCK_2468__enum,TRC_MRE_VMSOCK_2468_size

// TRC_MRE_VMSOCK_2475
#define TRC_MRE_VMSOCK_2475_size ""
#define TRC_MRE_VMSOCK_2475 TRC_MRE_VMSOCK_2475__enum,TRC_MRE_VMSOCK_2475_size

// TRC_MRE_VMSOCK_2487
#define TRC_MRE_VMSOCK_2487_size ""
#define TRC_MRE_VMSOCK_2487 TRC_MRE_VMSOCK_2487__enum,TRC_MRE_VMSOCK_2487_size

// TRC_MRE_VMSOCK_2510
#define TRC_MRE_VMSOCK_2510_size "d"
#define TRC_MRE_VMSOCK_2510 TRC_MRE_VMSOCK_2510__enum,TRC_MRE_VMSOCK_2510_size

// TRC_MRE_VMSOCK_2514
#define TRC_MRE_VMSOCK_2514_size ""
#define TRC_MRE_VMSOCK_2514 TRC_MRE_VMSOCK_2514__enum,TRC_MRE_VMSOCK_2514_size

// TRC_MRE_VMSOCK_2522
#define TRC_MRE_VMSOCK_2522_size ""
#define TRC_MRE_VMSOCK_2522 TRC_MRE_VMSOCK_2522__enum,TRC_MRE_VMSOCK_2522_size

// TRC_MRE_VMSOCK_2542
#define TRC_MRE_VMSOCK_2542_size "ddddddd"
#define TRC_MRE_VMSOCK_2542 TRC_MRE_VMSOCK_2542__enum,TRC_MRE_VMSOCK_2542_size

// TRC_MRE_VMSOCK_2554
#define TRC_MRE_VMSOCK_2554_size ""
#define TRC_MRE_VMSOCK_2554 TRC_MRE_VMSOCK_2554__enum,TRC_MRE_VMSOCK_2554_size

// TRC_MRE_VMSOCK_2792
#define TRC_MRE_VMSOCK_2792_size ""
#define TRC_MRE_VMSOCK_2792 TRC_MRE_VMSOCK_2792__enum,TRC_MRE_VMSOCK_2792_size

// TRC_MRE_VMSOCK_2796
#define TRC_MRE_VMSOCK_2796_size ""
#define TRC_MRE_VMSOCK_2796 TRC_MRE_VMSOCK_2796__enum,TRC_MRE_VMSOCK_2796_size

// TRC_MRE_VMSOCK_2700
#define TRC_MRE_VMSOCK_2700_size ""
#define TRC_MRE_VMSOCK_2700 TRC_MRE_VMSOCK_2700__enum,TRC_MRE_VMSOCK_2700_size

// TRC_MRE_VMSOCK_2704
#define TRC_MRE_VMSOCK_2704_size ""
#define TRC_MRE_VMSOCK_2704 TRC_MRE_VMSOCK_2704__enum,TRC_MRE_VMSOCK_2704_size

// TRC_MRE_VMSOCK_2733
#define TRC_MRE_VMSOCK_2733_size ""
#define TRC_MRE_VMSOCK_2733 TRC_MRE_VMSOCK_2733__enum,TRC_MRE_VMSOCK_2733_size

// TRC_MRE_VMSOCK_2740
#define TRC_MRE_VMSOCK_2740_size ""
#define TRC_MRE_VMSOCK_2740 TRC_MRE_VMSOCK_2740__enum,TRC_MRE_VMSOCK_2740_size

// TRC_MRE_VMSOCK_2747
#define TRC_MRE_VMSOCK_2747_size ""
#define TRC_MRE_VMSOCK_2747 TRC_MRE_VMSOCK_2747__enum,TRC_MRE_VMSOCK_2747_size

// TRC_MRE_VMSOCK_2853
#define TRC_MRE_VMSOCK_2853_size ""
#define TRC_MRE_VMSOCK_2853 TRC_MRE_VMSOCK_2853__enum,TRC_MRE_VMSOCK_2853_size

// TRC_MRE_VMSOCK_2856
#define TRC_MRE_VMSOCK_2856_size ""
#define TRC_MRE_VMSOCK_2856 TRC_MRE_VMSOCK_2856__enum,TRC_MRE_VMSOCK_2856_size

// TRC_MRE_VMSOCK_2863
#define TRC_MRE_VMSOCK_2863_size ""
#define TRC_MRE_VMSOCK_2863 TRC_MRE_VMSOCK_2863__enum,TRC_MRE_VMSOCK_2863_size

// TRC_MRE_VMSOCK_2884
#define TRC_MRE_VMSOCK_2884_size ""
#define TRC_MRE_VMSOCK_2884 TRC_MRE_VMSOCK_2884__enum,TRC_MRE_VMSOCK_2884_size

// TRC_MRE_VMSOCK_2893
#define TRC_MRE_VMSOCK_2893_size ""
#define TRC_MRE_VMSOCK_2893 TRC_MRE_VMSOCK_2893__enum,TRC_MRE_VMSOCK_2893_size

// TRC_MRE_VMSOCK_2907
#define TRC_MRE_VMSOCK_2907_size "s"
#define TRC_MRE_VMSOCK_2907 TRC_MRE_VMSOCK_2907__enum,TRC_MRE_VMSOCK_2907_size

// TRC_MRE_VMSOCK_2923
#define TRC_MRE_VMSOCK_2923_size ""
#define TRC_MRE_VMSOCK_2923 TRC_MRE_VMSOCK_2923__enum,TRC_MRE_VMSOCK_2923_size

// TRC_MRE_VMSOCK_2929
#define TRC_MRE_VMSOCK_2929_size "s"
#define TRC_MRE_VMSOCK_2929 TRC_MRE_VMSOCK_2929__enum,TRC_MRE_VMSOCK_2929_size

// TRC_MRE_VMSOCK_2933
#define TRC_MRE_VMSOCK_2933_size ""
#define TRC_MRE_VMSOCK_2933 TRC_MRE_VMSOCK_2933__enum,TRC_MRE_VMSOCK_2933_size

// TRC_MRE_VMSOCK_2943
#define TRC_MRE_VMSOCK_2943_size ""
#define TRC_MRE_VMSOCK_2943 TRC_MRE_VMSOCK_2943__enum,TRC_MRE_VMSOCK_2943_size

// TRC_MRE_VMSOCK_2959
#define TRC_MRE_VMSOCK_2959_size "sdd"
#define TRC_MRE_VMSOCK_2959 TRC_MRE_VMSOCK_2959__enum,TRC_MRE_VMSOCK_2959_size

// TRC_MRE_VMSOCK_2965
#define TRC_MRE_VMSOCK_2965_size ""
#define TRC_MRE_VMSOCK_2965 TRC_MRE_VMSOCK_2965__enum,TRC_MRE_VMSOCK_2965_size

// TRC_MRE_VMSOCK_2973
#define TRC_MRE_VMSOCK_2973_size ""
#define TRC_MRE_VMSOCK_2973 TRC_MRE_VMSOCK_2973__enum,TRC_MRE_VMSOCK_2973_size

// TRC_MRE_VMSOCK_2983
#define TRC_MRE_VMSOCK_2983_size ""
#define TRC_MRE_VMSOCK_2983 TRC_MRE_VMSOCK_2983__enum,TRC_MRE_VMSOCK_2983_size

// TRC_MRE_VMSOCK_2997
#define TRC_MRE_VMSOCK_2997_size ""
#define TRC_MRE_VMSOCK_2997 TRC_MRE_VMSOCK_2997__enum,TRC_MRE_VMSOCK_2997_size

// TRC_MRE_VMSOCK_3000
#define TRC_MRE_VMSOCK_3000_size ""
#define TRC_MRE_VMSOCK_3000 TRC_MRE_VMSOCK_3000__enum,TRC_MRE_VMSOCK_3000_size

// TRC_MRE_VMSOCK_3009
#define TRC_MRE_VMSOCK_3009_size ""
#define TRC_MRE_VMSOCK_3009 TRC_MRE_VMSOCK_3009__enum,TRC_MRE_VMSOCK_3009_size

// TRC_MRE_VMSOCK_3023
#define TRC_MRE_VMSOCK_3023_size ""
#define TRC_MRE_VMSOCK_3023 TRC_MRE_VMSOCK_3023__enum,TRC_MRE_VMSOCK_3023_size

// TRC_MRE_VMSOCK_3026
#define TRC_MRE_VMSOCK_3026_size ""
#define TRC_MRE_VMSOCK_3026 TRC_MRE_VMSOCK_3026__enum,TRC_MRE_VMSOCK_3026_size

// TRC_MRE_VMSOCK_3051
#define TRC_MRE_VMSOCK_3051_size "sds"
#define TRC_MRE_VMSOCK_3051 TRC_MRE_VMSOCK_3051__enum,TRC_MRE_VMSOCK_3051_size

// TRC_MRE_VMSOCK_3058
#define TRC_MRE_VMSOCK_3058_size "d"
#define TRC_MRE_VMSOCK_3058 TRC_MRE_VMSOCK_3058__enum,TRC_MRE_VMSOCK_3058_size

// TRC_MRE_VMSOCK_3060
#define TRC_MRE_VMSOCK_3060_size ""
#define TRC_MRE_VMSOCK_3060 TRC_MRE_VMSOCK_3060__enum,TRC_MRE_VMSOCK_3060_size

// TRC_MRE_VMSOCK_3068
#define TRC_MRE_VMSOCK_3068_size ""
#define TRC_MRE_VMSOCK_3068 TRC_MRE_VMSOCK_3068__enum,TRC_MRE_VMSOCK_3068_size

// TRC_MRE_VMSOCK_3075
#define TRC_MRE_VMSOCK_3075_size ""
#define TRC_MRE_VMSOCK_3075 TRC_MRE_VMSOCK_3075__enum,TRC_MRE_VMSOCK_3075_size

// TRC_MRE_VMSOCK_3081
#define TRC_MRE_VMSOCK_3081_size ""
#define TRC_MRE_VMSOCK_3081 TRC_MRE_VMSOCK_3081__enum,TRC_MRE_VMSOCK_3081_size

// TRC_MRE_VMSOCK_3114
#define TRC_MRE_VMSOCK_3114_size ""
#define TRC_MRE_VMSOCK_3114 TRC_MRE_VMSOCK_3114__enum,TRC_MRE_VMSOCK_3114_size

// TRC_MRE_VMSOCK_3117
#define TRC_MRE_VMSOCK_3117_size ""
#define TRC_MRE_VMSOCK_3117 TRC_MRE_VMSOCK_3117__enum,TRC_MRE_VMSOCK_3117_size

// TRC_MRE_VMSOCK_3130
#define TRC_MRE_VMSOCK_3130_size ""
#define TRC_MRE_VMSOCK_3130 TRC_MRE_VMSOCK_3130__enum,TRC_MRE_VMSOCK_3130_size

// TRC_MRE_VMSOCK_3190
#define TRC_MRE_VMSOCK_3190_size "d"
#define TRC_MRE_VMSOCK_3190 TRC_MRE_VMSOCK_3190__enum,TRC_MRE_VMSOCK_3190_size

// TRC_MRE_VMSOCK_3200
#define TRC_MRE_VMSOCK_3200_size "d"
#define TRC_MRE_VMSOCK_3200 TRC_MRE_VMSOCK_3200__enum,TRC_MRE_VMSOCK_3200_size

// TRC_MRE_VMSOCK_3201
#define TRC_MRE_VMSOCK_3201_size ""
#define TRC_MRE_VMSOCK_3201 TRC_MRE_VMSOCK_3201__enum,TRC_MRE_VMSOCK_3201_size

// TRC_MRE_VMSOCK_3223
#define TRC_MRE_VMSOCK_3223_size ""
#define TRC_MRE_VMSOCK_3223 TRC_MRE_VMSOCK_3223__enum,TRC_MRE_VMSOCK_3223_size

// TRC_MRE_VMSOCK_3227
#define TRC_MRE_VMSOCK_3227_size "dd"
#define TRC_MRE_VMSOCK_3227 TRC_MRE_VMSOCK_3227__enum,TRC_MRE_VMSOCK_3227_size

// TRC_MRE_VMSOCK_3264
#define TRC_MRE_VMSOCK_3264_size "dd"
#define TRC_MRE_VMSOCK_3264 TRC_MRE_VMSOCK_3264__enum,TRC_MRE_VMSOCK_3264_size

// TRC_MRE_VMSOCK_3284
#define TRC_MRE_VMSOCK_3284_size "s"
#define TRC_MRE_VMSOCK_3284 TRC_MRE_VMSOCK_3284__enum,TRC_MRE_VMSOCK_3284_size

// TRC_MRE_VMSOCK_3287
#define TRC_MRE_VMSOCK_3287_size ""
#define TRC_MRE_VMSOCK_3287 TRC_MRE_VMSOCK_3287__enum,TRC_MRE_VMSOCK_3287_size

// TRC_MRE_VMSOCK_3297
#define TRC_MRE_VMSOCK_3297_size ""
#define TRC_MRE_VMSOCK_3297 TRC_MRE_VMSOCK_3297__enum,TRC_MRE_VMSOCK_3297_size

// TRC_MRE_VMSOCK_3318
#define TRC_MRE_VMSOCK_3318_size ""
#define TRC_MRE_VMSOCK_3318 TRC_MRE_VMSOCK_3318__enum,TRC_MRE_VMSOCK_3318_size

// TRC_MRE_VMSOCK_3335
#define TRC_MRE_VMSOCK_3335_size ""
#define TRC_MRE_VMSOCK_3335 TRC_MRE_VMSOCK_3335__enum,TRC_MRE_VMSOCK_3335_size

// TRC_MRE_VMSOCK_3358
#define TRC_MRE_VMSOCK_3358_size "d"
#define TRC_MRE_VMSOCK_3358 TRC_MRE_VMSOCK_3358__enum,TRC_MRE_VMSOCK_3358_size

// TRC_MRE_VMSOCK_3369
#define TRC_MRE_VMSOCK_3369_size "dd"
#define TRC_MRE_VMSOCK_3369 TRC_MRE_VMSOCK_3369__enum,TRC_MRE_VMSOCK_3369_size

// TRC_MRE_VMSOCK_3411
#define TRC_MRE_VMSOCK_3411_size ""
#define TRC_MRE_VMSOCK_3411 TRC_MRE_VMSOCK_3411__enum,TRC_MRE_VMSOCK_3411_size

// TRC_MRE_VMSOCK_3429
#define TRC_MRE_VMSOCK_3429_size "s"
#define TRC_MRE_VMSOCK_3429 TRC_MRE_VMSOCK_3429__enum,TRC_MRE_VMSOCK_3429_size

// TRC_MRE_VMSOCK_3448
#define TRC_MRE_VMSOCK_3448_size ""
#define TRC_MRE_VMSOCK_3448 TRC_MRE_VMSOCK_3448__enum,TRC_MRE_VMSOCK_3448_size

// TRC_MRE_VMSOCK_3454
#define TRC_MRE_VMSOCK_3454_size ""
#define TRC_MRE_VMSOCK_3454 TRC_MRE_VMSOCK_3454__enum,TRC_MRE_VMSOCK_3454_size

// TRC_MRE_VMSOCK_3462
#define TRC_MRE_VMSOCK_3462_size "d"
#define TRC_MRE_VMSOCK_3462 TRC_MRE_VMSOCK_3462__enum,TRC_MRE_VMSOCK_3462_size

// TRC_MRE_VMSOCK_3469
#define TRC_MRE_VMSOCK_3469_size "dd"
#define TRC_MRE_VMSOCK_3469 TRC_MRE_VMSOCK_3469__enum,TRC_MRE_VMSOCK_3469_size

// TRC_MRE_VMSOCK_3470
#define TRC_MRE_VMSOCK_3470_size ""
#define TRC_MRE_VMSOCK_3470 TRC_MRE_VMSOCK_3470__enum,TRC_MRE_VMSOCK_3470_size

// TRC_MRE_VMSOCK_3485
#define TRC_MRE_VMSOCK_3485_size "d"
#define TRC_MRE_VMSOCK_3485 TRC_MRE_VMSOCK_3485__enum,TRC_MRE_VMSOCK_3485_size

// TRC_MRE_VMSOCK_3486
#define TRC_MRE_VMSOCK_3486_size ""
#define TRC_MRE_VMSOCK_3486 TRC_MRE_VMSOCK_3486__enum,TRC_MRE_VMSOCK_3486_size

// TRC_MRE_VMSOCK_3514
#define TRC_MRE_VMSOCK_3514_size "s"
#define TRC_MRE_VMSOCK_3514 TRC_MRE_VMSOCK_3514__enum,TRC_MRE_VMSOCK_3514_size

// TRC_MRE_VMSOCK_3522
#define TRC_MRE_VMSOCK_3522_size ""
#define TRC_MRE_VMSOCK_3522 TRC_MRE_VMSOCK_3522__enum,TRC_MRE_VMSOCK_3522_size

// TRC_MRE_VMSOCK_3540
#define TRC_MRE_VMSOCK_3540_size "d"
#define TRC_MRE_VMSOCK_3540 TRC_MRE_VMSOCK_3540__enum,TRC_MRE_VMSOCK_3540_size

// TRC_MRE_VMSOCK_3541
#define TRC_MRE_VMSOCK_3541_size ""
#define TRC_MRE_VMSOCK_3541 TRC_MRE_VMSOCK_3541__enum,TRC_MRE_VMSOCK_3541_size

// TRC_MRE_VMSOCK_3559
#define TRC_MRE_VMSOCK_3559_size ""
#define TRC_MRE_VMSOCK_3559 TRC_MRE_VMSOCK_3559__enum,TRC_MRE_VMSOCK_3559_size

// TRC_MRE_VMSOCK_3582
#define TRC_MRE_VMSOCK_3582_size ""
#define TRC_MRE_VMSOCK_3582 TRC_MRE_VMSOCK_3582__enum,TRC_MRE_VMSOCK_3582_size

// TRC_MRE_VMSOCK_3622
#define TRC_MRE_VMSOCK_3622_size ""
#define TRC_MRE_VMSOCK_3622 TRC_MRE_VMSOCK_3622__enum,TRC_MRE_VMSOCK_3622_size

// TRC_MRE_VMSOCK_3630
#define TRC_MRE_VMSOCK_3630_size ""
#define TRC_MRE_VMSOCK_3630 TRC_MRE_VMSOCK_3630__enum,TRC_MRE_VMSOCK_3630_size

// TRC_MRE_VMSOCK_3637
#define TRC_MRE_VMSOCK_3637_size ""
#define TRC_MRE_VMSOCK_3637 TRC_MRE_VMSOCK_3637__enum,TRC_MRE_VMSOCK_3637_size

// TRC_MRE_VMSOCK_3643
#define TRC_MRE_VMSOCK_3643_size ""
#define TRC_MRE_VMSOCK_3643 TRC_MRE_VMSOCK_3643__enum,TRC_MRE_VMSOCK_3643_size

// TRC_MRE_VMSOCK_3649
#define TRC_MRE_VMSOCK_3649_size ""
#define TRC_MRE_VMSOCK_3649 TRC_MRE_VMSOCK_3649__enum,TRC_MRE_VMSOCK_3649_size

// TRC_MRE_VMSOCK_3656
#define TRC_MRE_VMSOCK_3656_size ""
#define TRC_MRE_VMSOCK_3656 TRC_MRE_VMSOCK_3656__enum,TRC_MRE_VMSOCK_3656_size

// TRC_MRE_VMSOCK_3662
#define TRC_MRE_VMSOCK_3662_size ""
#define TRC_MRE_VMSOCK_3662 TRC_MRE_VMSOCK_3662__enum,TRC_MRE_VMSOCK_3662_size

// TRC_MRE_VMSOCK_3670
#define TRC_MRE_VMSOCK_3670_size ""
#define TRC_MRE_VMSOCK_3670 TRC_MRE_VMSOCK_3670__enum,TRC_MRE_VMSOCK_3670_size

// TRC_MRE_VMSOCK_3678
#define TRC_MRE_VMSOCK_3678_size ""
#define TRC_MRE_VMSOCK_3678 TRC_MRE_VMSOCK_3678__enum,TRC_MRE_VMSOCK_3678_size

// TRC_MRE_VMSOCK_3689
#define TRC_MRE_VMSOCK_3689_size ""
#define TRC_MRE_VMSOCK_3689 TRC_MRE_VMSOCK_3689__enum,TRC_MRE_VMSOCK_3689_size

// TRC_MRE_VMSOCK_UDP_S
#define TRC_MRE_VMSOCK_UDP_S_size "dd"
#define TRC_MRE_VMSOCK_UDP_S TRC_MRE_VMSOCK_UDP_S__enum,TRC_MRE_VMSOCK_UDP_S_size

// TRC_MRE_VMSOCK_UDP_E
#define TRC_MRE_VMSOCK_UDP_E_size "dd"
#define TRC_MRE_VMSOCK_UDP_E TRC_MRE_VMSOCK_UDP_E__enum,TRC_MRE_VMSOCK_UDP_E_size

// TRC_MRE_VMSOCK_UDP_E1
#define TRC_MRE_VMSOCK_UDP_E1_size "dd"
#define TRC_MRE_VMSOCK_UDP_E1 TRC_MRE_VMSOCK_UDP_E1__enum,TRC_MRE_VMSOCK_UDP_E1_size

// TRC_MRE_VMSOCK_UDP_E2
#define TRC_MRE_VMSOCK_UDP_E2_size "dd"
#define TRC_MRE_VMSOCK_UDP_E2 TRC_MRE_VMSOCK_UDP_E2__enum,TRC_MRE_VMSOCK_UDP_E2_size

// TRC_MRE_VMSOCK_UDP_E3
#define TRC_MRE_VMSOCK_UDP_E3_size "dd"
#define TRC_MRE_VMSOCK_UDP_E3 TRC_MRE_VMSOCK_UDP_E3__enum,TRC_MRE_VMSOCK_UDP_E3_size

// TRC_MRE_VMSOCK_UDP_E4
#define TRC_MRE_VMSOCK_UDP_E4_size "dd"
#define TRC_MRE_VMSOCK_UDP_E4 TRC_MRE_VMSOCK_UDP_E4__enum,TRC_MRE_VMSOCK_UDP_E4_size

// TRC_MRE_VMSOCK_UDP_E5
#define TRC_MRE_VMSOCK_UDP_E5_size "dd"
#define TRC_MRE_VMSOCK_UDP_E5 TRC_MRE_VMSOCK_UDP_E5__enum,TRC_MRE_VMSOCK_UDP_E5_size

// TRC_MRE_VMSOCK_UDP_E6
#define TRC_MRE_VMSOCK_UDP_E6_size "dd"
#define TRC_MRE_VMSOCK_UDP_E6 TRC_MRE_VMSOCK_UDP_E6__enum,TRC_MRE_VMSOCK_UDP_E6_size

// TRC_MRE_VMSOCK_UDP_E7
#define TRC_MRE_VMSOCK_UDP_E7_size "dd"
#define TRC_MRE_VMSOCK_UDP_E7 TRC_MRE_VMSOCK_UDP_E7__enum,TRC_MRE_VMSOCK_UDP_E7_size

// TRC_MRE_VMSOCK_UDP_LOG
#define TRC_MRE_VMSOCK_UDP_LOG_size "dddddddd"
#define TRC_MRE_VMSOCK_UDP_LOG TRC_MRE_VMSOCK_UDP_LOG__enum,TRC_MRE_VMSOCK_UDP_LOG_size

// TRC_MRE_VMSOCK_HTTPS_S
#define TRC_MRE_VMSOCK_HTTPS_S_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_S TRC_MRE_VMSOCK_HTTPS_S__enum,TRC_MRE_VMSOCK_HTTPS_S_size

// TRC_MRE_VMSOCK_HTTPS_E
#define TRC_MRE_VMSOCK_HTTPS_E_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E TRC_MRE_VMSOCK_HTTPS_E__enum,TRC_MRE_VMSOCK_HTTPS_E_size

// TRC_MRE_VMSOCK_HTTPS_E1
#define TRC_MRE_VMSOCK_HTTPS_E1_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E1 TRC_MRE_VMSOCK_HTTPS_E1__enum,TRC_MRE_VMSOCK_HTTPS_E1_size

// TRC_MRE_VMSOCK_HTTPS_E2
#define TRC_MRE_VMSOCK_HTTPS_E2_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E2 TRC_MRE_VMSOCK_HTTPS_E2__enum,TRC_MRE_VMSOCK_HTTPS_E2_size

// TRC_MRE_VMSOCK_HTTPS_E3
#define TRC_MRE_VMSOCK_HTTPS_E3_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E3 TRC_MRE_VMSOCK_HTTPS_E3__enum,TRC_MRE_VMSOCK_HTTPS_E3_size

// TRC_MRE_VMSOCK_HTTPS_E4
#define TRC_MRE_VMSOCK_HTTPS_E4_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E4 TRC_MRE_VMSOCK_HTTPS_E4__enum,TRC_MRE_VMSOCK_HTTPS_E4_size

// TRC_MRE_VMSOCK_HTTPS_E5
#define TRC_MRE_VMSOCK_HTTPS_E5_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E5 TRC_MRE_VMSOCK_HTTPS_E5__enum,TRC_MRE_VMSOCK_HTTPS_E5_size

// TRC_MRE_VMSOCK_HTTPS_E6
#define TRC_MRE_VMSOCK_HTTPS_E6_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E6 TRC_MRE_VMSOCK_HTTPS_E6__enum,TRC_MRE_VMSOCK_HTTPS_E6_size

// TRC_MRE_VMSOCK_HTTPS_E7
#define TRC_MRE_VMSOCK_HTTPS_E7_size "dd"
#define TRC_MRE_VMSOCK_HTTPS_E7 TRC_MRE_VMSOCK_HTTPS_E7__enum,TRC_MRE_VMSOCK_HTTPS_E7_size

// TRC_MRE_VMSOCK_HTTPS_LOG
#define TRC_MRE_VMSOCK_HTTPS_LOG_size "dddddddd"
#define TRC_MRE_VMSOCK_HTTPS_LOG TRC_MRE_VMSOCK_HTTPS_LOG__enum,TRC_MRE_VMSOCK_HTTPS_LOG_size

// TRC_MRE_VMSOCK_APN_DFT_S
#define TRC_MRE_VMSOCK_APN_DFT_S_size "dd"
#define TRC_MRE_VMSOCK_APN_DFT_S TRC_MRE_VMSOCK_APN_DFT_S__enum,TRC_MRE_VMSOCK_APN_DFT_S_size

// TRC_MRE_VMSOCK_APN_DFT_E
#define TRC_MRE_VMSOCK_APN_DFT_E_size "dd"
#define TRC_MRE_VMSOCK_APN_DFT_E TRC_MRE_VMSOCK_APN_DFT_E__enum,TRC_MRE_VMSOCK_APN_DFT_E_size

// TRC_MRE_VMSOCK_APN_DFT_E1
#define TRC_MRE_VMSOCK_APN_DFT_E1_size "dd"
#define TRC_MRE_VMSOCK_APN_DFT_E1 TRC_MRE_VMSOCK_APN_DFT_E1__enum,TRC_MRE_VMSOCK_APN_DFT_E1_size

// TRC_MRE_VMSOCK_APN_DFT_E2
#define TRC_MRE_VMSOCK_APN_DFT_E2_size "dd"
#define TRC_MRE_VMSOCK_APN_DFT_E2 TRC_MRE_VMSOCK_APN_DFT_E2__enum,TRC_MRE_VMSOCK_APN_DFT_E2_size

// TRC_MRE_VMSOCK_APN_DFT_LOG
#define TRC_MRE_VMSOCK_APN_DFT_LOG_size "dddddddd"
#define TRC_MRE_VMSOCK_APN_DFT_LOG TRC_MRE_VMSOCK_APN_DFT_LOG__enum,TRC_MRE_VMSOCK_APN_DFT_LOG_size

// TRC_MRE_VMSTATUSBAR_434
#define TRC_MRE_VMSTATUSBAR_434_size "d"
#define TRC_MRE_VMSTATUSBAR_434 TRC_MRE_VMSTATUSBAR_434__enum,TRC_MRE_VMSTATUSBAR_434_size

// TRC_MRE_VMSTATUSBAR_1473
#define TRC_MRE_VMSTATUSBAR_1473_size ""
#define TRC_MRE_VMSTATUSBAR_1473 TRC_MRE_VMSTATUSBAR_1473__enum,TRC_MRE_VMSTATUSBAR_1473_size

// TRC_MRE_VMSTATUSBAR_1488
#define TRC_MRE_VMSTATUSBAR_1488_size ""
#define TRC_MRE_VMSTATUSBAR_1488 TRC_MRE_VMSTATUSBAR_1488__enum,TRC_MRE_VMSTATUSBAR_1488_size

// TRC_MRE_VMSTATUSBAR_1491
#define TRC_MRE_VMSTATUSBAR_1491_size ""
#define TRC_MRE_VMSTATUSBAR_1491 TRC_MRE_VMSTATUSBAR_1491__enum,TRC_MRE_VMSTATUSBAR_1491_size

// TRC_MRE_VMSTATUSBAR_1576
#define TRC_MRE_VMSTATUSBAR_1576_size "d"
#define TRC_MRE_VMSTATUSBAR_1576 TRC_MRE_VMSTATUSBAR_1576__enum,TRC_MRE_VMSTATUSBAR_1576_size

// TRC_MRE_VMSTATUSBAR_1581
#define TRC_MRE_VMSTATUSBAR_1581_size "d"
#define TRC_MRE_VMSTATUSBAR_1581 TRC_MRE_VMSTATUSBAR_1581__enum,TRC_MRE_VMSTATUSBAR_1581_size

// TRC_MRE_VMSYS_1272
#define TRC_MRE_VMSYS_1272_size ""
#define TRC_MRE_VMSYS_1272 TRC_MRE_VMSYS_1272__enum,TRC_MRE_VMSYS_1272_size

// TRC_MRE_VMSYS_1405
#define TRC_MRE_VMSYS_1405_size ""
#define TRC_MRE_VMSYS_1405 TRC_MRE_VMSYS_1405__enum,TRC_MRE_VMSYS_1405_size

// TRC_MRE_VMSYS_1523
#define TRC_MRE_VMSYS_1523_size ""
#define TRC_MRE_VMSYS_1523 TRC_MRE_VMSYS_1523__enum,TRC_MRE_VMSYS_1523_size

// TRC_MRE_VMSYS_1525
#define TRC_MRE_VMSYS_1525_size ""
#define TRC_MRE_VMSYS_1525 TRC_MRE_VMSYS_1525__enum,TRC_MRE_VMSYS_1525_size

// TRC_MRE_VMSYS_1531
#define TRC_MRE_VMSYS_1531_size "d"
#define TRC_MRE_VMSYS_1531 TRC_MRE_VMSYS_1531__enum,TRC_MRE_VMSYS_1531_size

// TRC_MRE_VMSYS_1538
#define TRC_MRE_VMSYS_1538_size "ddd"
#define TRC_MRE_VMSYS_1538 TRC_MRE_VMSYS_1538__enum,TRC_MRE_VMSYS_1538_size

// TRC_MRE_VMSYS_2321
#define TRC_MRE_VMSYS_2321_size "d"
#define TRC_MRE_VMSYS_2321 TRC_MRE_VMSYS_2321__enum,TRC_MRE_VMSYS_2321_size

// TRC_MRE_VMTEL_98
#define TRC_MRE_VMTEL_98_size "d"
#define TRC_MRE_VMTEL_98 TRC_MRE_VMTEL_98__enum,TRC_MRE_VMTEL_98_size

// TRC_MRE_VMTEL_197
#define TRC_MRE_VMTEL_197_size "dd"
#define TRC_MRE_VMTEL_197 TRC_MRE_VMTEL_197__enum,TRC_MRE_VMTEL_197_size

// TRC_MRE_VMTEL_221
#define TRC_MRE_VMTEL_221_size "d"
#define TRC_MRE_VMTEL_221 TRC_MRE_VMTEL_221__enum,TRC_MRE_VMTEL_221_size

// TRC_MRE_VMTEL_260
#define TRC_MRE_VMTEL_260_size ""
#define TRC_MRE_VMTEL_260 TRC_MRE_VMTEL_260__enum,TRC_MRE_VMTEL_260_size

// TRC_MRE_VMTEL_267
#define TRC_MRE_VMTEL_267_size ""
#define TRC_MRE_VMTEL_267 TRC_MRE_VMTEL_267__enum,TRC_MRE_VMTEL_267_size

// TRC_MRE_VMTEL_274
#define TRC_MRE_VMTEL_274_size ""
#define TRC_MRE_VMTEL_274 TRC_MRE_VMTEL_274__enum,TRC_MRE_VMTEL_274_size

// TRC_MRE_VMTEL_280
#define TRC_MRE_VMTEL_280_size ""
#define TRC_MRE_VMTEL_280 TRC_MRE_VMTEL_280__enum,TRC_MRE_VMTEL_280_size

// TRC_MRE_VMTEL_286
#define TRC_MRE_VMTEL_286_size ""
#define TRC_MRE_VMTEL_286 TRC_MRE_VMTEL_286__enum,TRC_MRE_VMTEL_286_size

// TRC_MRE_VMTEL_291
#define TRC_MRE_VMTEL_291_size ""
#define TRC_MRE_VMTEL_291 TRC_MRE_VMTEL_291__enum,TRC_MRE_VMTEL_291_size

// TRC_MRE_VMTEL_296
#define TRC_MRE_VMTEL_296_size ""
#define TRC_MRE_VMTEL_296 TRC_MRE_VMTEL_296__enum,TRC_MRE_VMTEL_296_size

// TRC_MRE_VMTEL_301
#define TRC_MRE_VMTEL_301_size ""
#define TRC_MRE_VMTEL_301 TRC_MRE_VMTEL_301__enum,TRC_MRE_VMTEL_301_size

// TRC_MRE_VMTEL_307
#define TRC_MRE_VMTEL_307_size ""
#define TRC_MRE_VMTEL_307 TRC_MRE_VMTEL_307__enum,TRC_MRE_VMTEL_307_size

// TRC_MRE_VMTEL_312
#define TRC_MRE_VMTEL_312_size ""
#define TRC_MRE_VMTEL_312 TRC_MRE_VMTEL_312__enum,TRC_MRE_VMTEL_312_size

// TRC_MRE_VMTEL_314
#define TRC_MRE_VMTEL_314_size ""
#define TRC_MRE_VMTEL_314 TRC_MRE_VMTEL_314__enum,TRC_MRE_VMTEL_314_size

// TRC_MRE_VMTEL_336
#define TRC_MRE_VMTEL_336_size ""
#define TRC_MRE_VMTEL_336 TRC_MRE_VMTEL_336__enum,TRC_MRE_VMTEL_336_size

// TRC_MRE_VMTEL_338
#define TRC_MRE_VMTEL_338_size ""
#define TRC_MRE_VMTEL_338 TRC_MRE_VMTEL_338__enum,TRC_MRE_VMTEL_338_size

// TRC_MRE_VMTHEME_55
#define TRC_MRE_VMTHEME_55_size ""
#define TRC_MRE_VMTHEME_55 TRC_MRE_VMTHEME_55__enum,TRC_MRE_VMTHEME_55_size

// TRC_MRE_VMTHEME_76
#define TRC_MRE_VMTHEME_76_size "d"
#define TRC_MRE_VMTHEME_76 TRC_MRE_VMTHEME_76__enum,TRC_MRE_VMTHEME_76_size

// TRC_MRE_VMTHEME_85
#define TRC_MRE_VMTHEME_85_size ""
#define TRC_MRE_VMTHEME_85 TRC_MRE_VMTHEME_85__enum,TRC_MRE_VMTHEME_85_size

// TRC_MRE_VMTHEME_139
#define TRC_MRE_VMTHEME_139_size ""
#define TRC_MRE_VMTHEME_139 TRC_MRE_VMTHEME_139__enum,TRC_MRE_VMTHEME_139_size

// TRC_MRE_VMTIMER_241
#define TRC_MRE_VMTIMER_241_size "d"
#define TRC_MRE_VMTIMER_241 TRC_MRE_VMTIMER_241__enum,TRC_MRE_VMTIMER_241_size

// TRC_MRE_VMTIMER_256
#define TRC_MRE_VMTIMER_256_size "d"
#define TRC_MRE_VMTIMER_256 TRC_MRE_VMTIMER_256__enum,TRC_MRE_VMTIMER_256_size

// TRC_MRE_VMTIMER_261
#define TRC_MRE_VMTIMER_261_size "d"
#define TRC_MRE_VMTIMER_261 TRC_MRE_VMTIMER_261__enum,TRC_MRE_VMTIMER_261_size

// TRC_MRE_VMTIMER_266
#define TRC_MRE_VMTIMER_266_size ""
#define TRC_MRE_VMTIMER_266 TRC_MRE_VMTIMER_266__enum,TRC_MRE_VMTIMER_266_size

// TRC_MRE_VMTIMER_289
#define TRC_MRE_VMTIMER_289_size ""
#define TRC_MRE_VMTIMER_289 TRC_MRE_VMTIMER_289__enum,TRC_MRE_VMTIMER_289_size

// TRC_MRE_VMTIMER_325
#define TRC_MRE_VMTIMER_325_size "d"
#define TRC_MRE_VMTIMER_325 TRC_MRE_VMTIMER_325__enum,TRC_MRE_VMTIMER_325_size

// TRC_MRE_VMTIMER_364
#define TRC_MRE_VMTIMER_364_size "d"
#define TRC_MRE_VMTIMER_364 TRC_MRE_VMTIMER_364__enum,TRC_MRE_VMTIMER_364_size

// TRC_MRE_VMTIMER_437
#define TRC_MRE_VMTIMER_437_size ""
#define TRC_MRE_VMTIMER_437 TRC_MRE_VMTIMER_437__enum,TRC_MRE_VMTIMER_437_size

// TRC_MRE_VMTIMER_440
#define TRC_MRE_VMTIMER_440_size "d"
#define TRC_MRE_VMTIMER_440 TRC_MRE_VMTIMER_440__enum,TRC_MRE_VMTIMER_440_size

// TRC_MRE_VMTIMER_442
#define TRC_MRE_VMTIMER_442_size "d"
#define TRC_MRE_VMTIMER_442 TRC_MRE_VMTIMER_442__enum,TRC_MRE_VMTIMER_442_size

// TRC_MRE_VMTIMER_446
#define TRC_MRE_VMTIMER_446_size ""
#define TRC_MRE_VMTIMER_446 TRC_MRE_VMTIMER_446__enum,TRC_MRE_VMTIMER_446_size

// TRC_MRE_VMTIMER_448
#define TRC_MRE_VMTIMER_448_size ""
#define TRC_MRE_VMTIMER_448 TRC_MRE_VMTIMER_448__enum,TRC_MRE_VMTIMER_448_size

// TRC_MRE_VMTIMER_452
#define TRC_MRE_VMTIMER_452_size "d"
#define TRC_MRE_VMTIMER_452 TRC_MRE_VMTIMER_452__enum,TRC_MRE_VMTIMER_452_size

// TRC_MRE_VMTIMER_456
#define TRC_MRE_VMTIMER_456_size ""
#define TRC_MRE_VMTIMER_456 TRC_MRE_VMTIMER_456__enum,TRC_MRE_VMTIMER_456_size

// TRC_MRE_VMTIMER_465
#define TRC_MRE_VMTIMER_465_size ""
#define TRC_MRE_VMTIMER_465 TRC_MRE_VMTIMER_465__enum,TRC_MRE_VMTIMER_465_size

// TRC_MRE_VMTIMER_523
#define TRC_MRE_VMTIMER_523_size "d"
#define TRC_MRE_VMTIMER_523 TRC_MRE_VMTIMER_523__enum,TRC_MRE_VMTIMER_523_size

// TRC_MRE_VMTIMER_559
#define TRC_MRE_VMTIMER_559_size ""
#define TRC_MRE_VMTIMER_559 TRC_MRE_VMTIMER_559__enum,TRC_MRE_VMTIMER_559_size

// TRC_MRE_VMTIMER_565
#define TRC_MRE_VMTIMER_565_size "d"
#define TRC_MRE_VMTIMER_565 TRC_MRE_VMTIMER_565__enum,TRC_MRE_VMTIMER_565_size

// TRC_MRE_VMTIMER_576
#define TRC_MRE_VMTIMER_576_size ""
#define TRC_MRE_VMTIMER_576 TRC_MRE_VMTIMER_576__enum,TRC_MRE_VMTIMER_576_size

// TRC_MRE_VMTIMER_583
#define TRC_MRE_VMTIMER_583_size ""
#define TRC_MRE_VMTIMER_583 TRC_MRE_VMTIMER_583__enum,TRC_MRE_VMTIMER_583_size

// TRC_MRE_VMTIMER_592
#define TRC_MRE_VMTIMER_592_size "ddd"
#define TRC_MRE_VMTIMER_592 TRC_MRE_VMTIMER_592__enum,TRC_MRE_VMTIMER_592_size

// TRC_MRE_VMTIMER_596
#define TRC_MRE_VMTIMER_596_size ""
#define TRC_MRE_VMTIMER_596 TRC_MRE_VMTIMER_596__enum,TRC_MRE_VMTIMER_596_size

// TRC_MRE_VMTIMER_605
#define TRC_MRE_VMTIMER_605_size ""
#define TRC_MRE_VMTIMER_605 TRC_MRE_VMTIMER_605__enum,TRC_MRE_VMTIMER_605_size

// TRC_MRE_VMTIMER_611
#define TRC_MRE_VMTIMER_611_size ""
#define TRC_MRE_VMTIMER_611 TRC_MRE_VMTIMER_611__enum,TRC_MRE_VMTIMER_611_size

// TRC_MRE_VMTIMER_639
#define TRC_MRE_VMTIMER_639_size "dd"
#define TRC_MRE_VMTIMER_639 TRC_MRE_VMTIMER_639__enum,TRC_MRE_VMTIMER_639_size

// TRC_MRE_VMTIMER_665
#define TRC_MRE_VMTIMER_665_size "dd"
#define TRC_MRE_VMTIMER_665 TRC_MRE_VMTIMER_665__enum,TRC_MRE_VMTIMER_665_size

// TRC_MRE_VMTIMER_697
#define TRC_MRE_VMTIMER_697_size "ddd"
#define TRC_MRE_VMTIMER_697 TRC_MRE_VMTIMER_697__enum,TRC_MRE_VMTIMER_697_size

// TRC_MRE_VMTIMER_710
#define TRC_MRE_VMTIMER_710_size ""
#define TRC_MRE_VMTIMER_710 TRC_MRE_VMTIMER_710__enum,TRC_MRE_VMTIMER_710_size

// TRC_MRE_VMTIMER_714
#define TRC_MRE_VMTIMER_714_size "d"
#define TRC_MRE_VMTIMER_714 TRC_MRE_VMTIMER_714__enum,TRC_MRE_VMTIMER_714_size

// TRC_MRE_VMTIMER_725
#define TRC_MRE_VMTIMER_725_size ""
#define TRC_MRE_VMTIMER_725 TRC_MRE_VMTIMER_725__enum,TRC_MRE_VMTIMER_725_size

// TRC_MRE_VMTIMER_731
#define TRC_MRE_VMTIMER_731_size "d"
#define TRC_MRE_VMTIMER_731 TRC_MRE_VMTIMER_731__enum,TRC_MRE_VMTIMER_731_size

// TRC_MRE_VMWPS_230
#define TRC_MRE_VMWPS_230_size ""
#define TRC_MRE_VMWPS_230 TRC_MRE_VMWPS_230__enum,TRC_MRE_VMWPS_230_size

// TRC_MRE_VMWPS_290
#define TRC_MRE_VMWPS_290_size ""
#define TRC_MRE_VMWPS_290 TRC_MRE_VMWPS_290__enum,TRC_MRE_VMWPS_290_size

// TRC_MRE_VMWPS_321
#define TRC_MRE_VMWPS_321_size "d"
#define TRC_MRE_VMWPS_321 TRC_MRE_VMWPS_321__enum,TRC_MRE_VMWPS_321_size

// TRC_MRE_VMWPS_334
#define TRC_MRE_VMWPS_334_size "d"
#define TRC_MRE_VMWPS_334 TRC_MRE_VMWPS_334__enum,TRC_MRE_VMWPS_334_size

// TRC_MRE_VMXML_130
#define TRC_MRE_VMXML_130_size "d"
#define TRC_MRE_VMXML_130 TRC_MRE_VMXML_130__enum,TRC_MRE_VMXML_130_size

// TRC_MRE_VMXML_154
#define TRC_MRE_VMXML_154_size "d"
#define TRC_MRE_VMXML_154 TRC_MRE_VMXML_154__enum,TRC_MRE_VMXML_154_size

// TRC_MRE_VMXML_181
#define TRC_MRE_VMXML_181_size "d"
#define TRC_MRE_VMXML_181 TRC_MRE_VMXML_181__enum,TRC_MRE_VMXML_181_size

// TRC_MRE_VMXML_205
#define TRC_MRE_VMXML_205_size "d"
#define TRC_MRE_VMXML_205 TRC_MRE_VMXML_205__enum,TRC_MRE_VMXML_205_size

// TRC_MRE_VMXML_234
#define TRC_MRE_VMXML_234_size "d"
#define TRC_MRE_VMXML_234 TRC_MRE_VMXML_234__enum,TRC_MRE_VMXML_234_size

// TRC_MRE_VMXML_262
#define TRC_MRE_VMXML_262_size ""
#define TRC_MRE_VMXML_262 TRC_MRE_VMXML_262__enum,TRC_MRE_VMXML_262_size

// TRC_MRE_VMXML_278
#define TRC_MRE_VMXML_278_size ""
#define TRC_MRE_VMXML_278 TRC_MRE_VMXML_278__enum,TRC_MRE_VMXML_278_size

// TRC_MRE_VMXML_294
#define TRC_MRE_VMXML_294_size ""
#define TRC_MRE_VMXML_294 TRC_MRE_VMXML_294__enum,TRC_MRE_VMXML_294_size

// TRC_MRE_VMXML_318
#define TRC_MRE_VMXML_318_size ""
#define TRC_MRE_VMXML_318 TRC_MRE_VMXML_318__enum,TRC_MRE_VMXML_318_size

// TRC_MRE_VMXML_336
#define TRC_MRE_VMXML_336_size "d"
#define TRC_MRE_VMXML_336 TRC_MRE_VMXML_336__enum,TRC_MRE_VMXML_336_size

// TRC_MRE_VMXML_343
#define TRC_MRE_VMXML_343_size "d"
#define TRC_MRE_VMXML_343 TRC_MRE_VMXML_343__enum,TRC_MRE_VMXML_343_size

// TRC_MRE_VMXML_347
#define TRC_MRE_VMXML_347_size "d"
#define TRC_MRE_VMXML_347 TRC_MRE_VMXML_347__enum,TRC_MRE_VMXML_347_size

// TRC_MRE_VMXML_356
#define TRC_MRE_VMXML_356_size "d"
#define TRC_MRE_VMXML_356 TRC_MRE_VMXML_356__enum,TRC_MRE_VMXML_356_size

// TRC_MRE_VMXML_365
#define TRC_MRE_VMXML_365_size "d"
#define TRC_MRE_VMXML_365 TRC_MRE_VMXML_365__enum,TRC_MRE_VMXML_365_size

// TRC_MRE_VMXML_372
#define TRC_MRE_VMXML_372_size "d"
#define TRC_MRE_VMXML_372 TRC_MRE_VMXML_372__enum,TRC_MRE_VMXML_372_size

// TRC_MRE_VMXML_376
#define TRC_MRE_VMXML_376_size "d"
#define TRC_MRE_VMXML_376 TRC_MRE_VMXML_376__enum,TRC_MRE_VMXML_376_size

// TRC_MRE_VMXML_380
#define TRC_MRE_VMXML_380_size "d"
#define TRC_MRE_VMXML_380 TRC_MRE_VMXML_380__enum,TRC_MRE_VMXML_380_size

// TRC_MRE_VMXML_384
#define TRC_MRE_VMXML_384_size "dd"
#define TRC_MRE_VMXML_384 TRC_MRE_VMXML_384__enum,TRC_MRE_VMXML_384_size

// TRC_MRE_VMXML_388
#define TRC_MRE_VMXML_388_size "d"
#define TRC_MRE_VMXML_388 TRC_MRE_VMXML_388__enum,TRC_MRE_VMXML_388_size

// TRC_MRE_VMXML_393
#define TRC_MRE_VMXML_393_size "d"
#define TRC_MRE_VMXML_393 TRC_MRE_VMXML_393__enum,TRC_MRE_VMXML_393_size

// TRC_MRE_VMXML_398
#define TRC_MRE_VMXML_398_size "dd"
#define TRC_MRE_VMXML_398 TRC_MRE_VMXML_398__enum,TRC_MRE_VMXML_398_size

// TRC_MRE_VMXML_411
#define TRC_MRE_VMXML_411_size ""
#define TRC_MRE_VMXML_411 TRC_MRE_VMXML_411__enum,TRC_MRE_VMXML_411_size

// TRC_MRE_FRM_GROUP_PROC
#define TRC_MRE_FRM_GROUP_PROC_size "dd"
#define TRC_MRE_FRM_GROUP_PROC TRC_MRE_FRM_GROUP_PROC__enum,TRC_MRE_FRM_GROUP_PROC_size

// TRC_MRE_FRM_ENTRY_FUNC
#define TRC_MRE_FRM_ENTRY_FUNC_size "d"
#define TRC_MRE_FRM_ENTRY_FUNC TRC_MRE_FRM_ENTRY_FUNC__enum,TRC_MRE_FRM_ENTRY_FUNC_size

// TRC_MRE_FRM_ENTRY_APP_SCREEN
#define TRC_MRE_FRM_ENTRY_APP_SCREEN_size "dd"
#define TRC_MRE_FRM_ENTRY_APP_SCREEN TRC_MRE_FRM_ENTRY_APP_SCREEN__enum,TRC_MRE_FRM_ENTRY_APP_SCREEN_size

// TRC_MRE_FRM_EXIT_APP_SCREEN
#define TRC_MRE_FRM_EXIT_APP_SCREEN_size "dd"
#define TRC_MRE_FRM_EXIT_APP_SCREEN TRC_MRE_FRM_EXIT_APP_SCREEN__enum,TRC_MRE_FRM_EXIT_APP_SCREEN_size

// TRC_MRE_PRO_STACK_PUSH
#define TRC_MRE_PRO_STACK_PUSH_size "dddd"
#define TRC_MRE_PRO_STACK_PUSH TRC_MRE_PRO_STACK_PUSH__enum,TRC_MRE_PRO_STACK_PUSH_size

// TRC_MRE_PRO_STACK_POPUP1
#define TRC_MRE_PRO_STACK_POPUP1_size "dddd"
#define TRC_MRE_PRO_STACK_POPUP1 TRC_MRE_PRO_STACK_POPUP1__enum,TRC_MRE_PRO_STACK_POPUP1_size

// TRC_MRE_PRO_STACK_POPUP2
#define TRC_MRE_PRO_STACK_POPUP2_size "d"
#define TRC_MRE_PRO_STACK_POPUP2 TRC_MRE_PRO_STACK_POPUP2__enum,TRC_MRE_PRO_STACK_POPUP2_size

// TRC_MRE_PRO_KEY_EVENT
#define TRC_MRE_PRO_KEY_EVENT_size "dd"
#define TRC_MRE_PRO_KEY_EVENT TRC_MRE_PRO_KEY_EVENT__enum,TRC_MRE_PRO_KEY_EVENT_size

// TRC_MRE_PRO_PEN_EVENT
#define TRC_MRE_PRO_PEN_EVENT_size "ddd"
#define TRC_MRE_PRO_PEN_EVENT TRC_MRE_PRO_PEN_EVENT__enum,TRC_MRE_PRO_PEN_EVENT_size

// TRC_MRE_PRO_MSG_PROC
#define TRC_MRE_PRO_MSG_PROC_size "ddd"
#define TRC_MRE_PRO_MSG_PROC TRC_MRE_PRO_MSG_PROC__enum,TRC_MRE_PRO_MSG_PROC_size

// TRC_MRE_PRO_SYS_HANDLE
#define TRC_MRE_PRO_SYS_HANDLE_size "ddd"
#define TRC_MRE_PRO_SYS_HANDLE TRC_MRE_PRO_SYS_HANDLE__enum,TRC_MRE_PRO_SYS_HANDLE_size

// TRC_MRE_PRO_SET_FG
#define TRC_MRE_PRO_SET_FG_size "dd"
#define TRC_MRE_PRO_SET_FG TRC_MRE_PRO_SET_FG__enum,TRC_MRE_PRO_SET_FG_size

// TRC_MRE_PRO_SET_BG
#define TRC_MRE_PRO_SET_BG_size "dd"
#define TRC_MRE_PRO_SET_BG TRC_MRE_PRO_SET_BG__enum,TRC_MRE_PRO_SET_BG_size

// TRC_MRE_PRO_SET_INACTIVE
#define TRC_MRE_PRO_SET_INACTIVE_size "d"
#define TRC_MRE_PRO_SET_INACTIVE TRC_MRE_PRO_SET_INACTIVE__enum,TRC_MRE_PRO_SET_INACTIVE_size

// TRC_MRE_PRO_DELETE
#define TRC_MRE_PRO_DELETE_size "ddd"
#define TRC_MRE_PRO_DELETE TRC_MRE_PRO_DELETE__enum,TRC_MRE_PRO_DELETE_size

// TRC_MRE_PRO_ALLOC_PCB
#define TRC_MRE_PRO_ALLOC_PCB_size "ddd"
#define TRC_MRE_PRO_ALLOC_PCB TRC_MRE_PRO_ALLOC_PCB__enum,TRC_MRE_PRO_ALLOC_PCB_size

// TRC_MRE_PRO_SEND_MSG
#define TRC_MRE_PRO_SEND_MSG_size "dd"
#define TRC_MRE_PRO_SEND_MSG TRC_MRE_PRO_SEND_MSG__enum,TRC_MRE_PRO_SEND_MSG_size

// TRC_MRE_PRO_CLEAN_UNLOAD
#define TRC_MRE_PRO_CLEAN_UNLOAD_size "d"
#define TRC_MRE_PRO_CLEAN_UNLOAD TRC_MRE_PRO_CLEAN_UNLOAD__enum,TRC_MRE_PRO_CLEAN_UNLOAD_size

// TRC_MRE_PRO_ALWAYS_CAN_ENTER_BG
#define TRC_MRE_PRO_ALWAYS_CAN_ENTER_BG_size ""
#define TRC_MRE_PRO_ALWAYS_CAN_ENTER_BG TRC_MRE_PRO_ALWAYS_CAN_ENTER_BG__enum,TRC_MRE_PRO_ALWAYS_CAN_ENTER_BG_size

// TRC_MRE_PRO_ALWAYS_CANNOT_ENTER_BG
#define TRC_MRE_PRO_ALWAYS_CANNOT_ENTER_BG_size ""
#define TRC_MRE_PRO_ALWAYS_CANNOT_ENTER_BG TRC_MRE_PRO_ALWAYS_CANNOT_ENTER_BG__enum,TRC_MRE_PRO_ALWAYS_CANNOT_ENTER_BG_size

// TRC_MRE_PRO_SET_BG_APP_MEM_SIZE
#define TRC_MRE_PRO_SET_BG_APP_MEM_SIZE_size "dd"
#define TRC_MRE_PRO_SET_BG_APP_MEM_SIZE TRC_MRE_PRO_SET_BG_APP_MEM_SIZE__enum,TRC_MRE_PRO_SET_BG_APP_MEM_SIZE_size

// TRC_MRE_PRO_SET_BG_SO_MEM_SIZE
#define TRC_MRE_PRO_SET_BG_SO_MEM_SIZE_size "dd"
#define TRC_MRE_PRO_SET_BG_SO_MEM_SIZE TRC_MRE_PRO_SET_BG_SO_MEM_SIZE__enum,TRC_MRE_PRO_SET_BG_SO_MEM_SIZE_size

// TRC_MRE_PRO_SET_BG_VSM_MEM_SIZE
#define TRC_MRE_PRO_SET_BG_VSM_MEM_SIZE_size "d"
#define TRC_MRE_PRO_SET_BG_VSM_MEM_SIZE TRC_MRE_PRO_SET_BG_VSM_MEM_SIZE__enum,TRC_MRE_PRO_SET_BG_VSM_MEM_SIZE_size

// TRC_MRE_PRO_CAN_ENTER_BG
#define TRC_MRE_PRO_CAN_ENTER_BG_size "dd"
#define TRC_MRE_PRO_CAN_ENTER_BG TRC_MRE_PRO_CAN_ENTER_BG__enum,TRC_MRE_PRO_CAN_ENTER_BG_size

// TRC_MRE_PRO_CANNOT_ENTER_BG
#define TRC_MRE_PRO_CANNOT_ENTER_BG_size "dd"
#define TRC_MRE_PRO_CANNOT_ENTER_BG TRC_MRE_PRO_CANNOT_ENTER_BG__enum,TRC_MRE_PRO_CANNOT_ENTER_BG_size

// TRC_MRE_VMIO_ASYNC_FS_S
#define TRC_MRE_VMIO_ASYNC_FS_S_size "dd"
#define TRC_MRE_VMIO_ASYNC_FS_S TRC_MRE_VMIO_ASYNC_FS_S__enum,TRC_MRE_VMIO_ASYNC_FS_S_size

// TRC_MRE_VMIO_ASYNC_FS_E
#define TRC_MRE_VMIO_ASYNC_FS_E_size "dd"
#define TRC_MRE_VMIO_ASYNC_FS_E TRC_MRE_VMIO_ASYNC_FS_E__enum,TRC_MRE_VMIO_ASYNC_FS_E_size

// TRC_MRE_VMIO_ASYNC_FS_E1
#define TRC_MRE_VMIO_ASYNC_FS_E1_size "dd"
#define TRC_MRE_VMIO_ASYNC_FS_E1 TRC_MRE_VMIO_ASYNC_FS_E1__enum,TRC_MRE_VMIO_ASYNC_FS_E1_size

// TRC_MRE_VMIO_ASYNC_FS_E2
#define TRC_MRE_VMIO_ASYNC_FS_E2_size "dd"
#define TRC_MRE_VMIO_ASYNC_FS_E2 TRC_MRE_VMIO_ASYNC_FS_E2__enum,TRC_MRE_VMIO_ASYNC_FS_E2_size

// TRC_MRE_VMIO_ASYNC_FS_E3
#define TRC_MRE_VMIO_ASYNC_FS_E3_size "dd"
#define TRC_MRE_VMIO_ASYNC_FS_E3 TRC_MRE_VMIO_ASYNC_FS_E3__enum,TRC_MRE_VMIO_ASYNC_FS_E3_size

// TRC_MRE_VMIO_ASYNC_FS_LOG
#define TRC_MRE_VMIO_ASYNC_FS_LOG_size "dddddddd"
#define TRC_MRE_VMIO_ASYNC_FS_LOG TRC_MRE_VMIO_ASYNC_FS_LOG__enum,TRC_MRE_VMIO_ASYNC_FS_LOG_size

// TRC_MRE_VMSOCK_ABM_HOLD_BEARER_S
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_S_size "dd"
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_S TRC_MRE_VMSOCK_ABM_HOLD_BEARER_S__enum,TRC_MRE_VMSOCK_ABM_HOLD_BEARER_S_size

// TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E_size "dd"
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E__enum,TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E_size

// TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E1
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E1_size "dd"
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E1 TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E1__enum,TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E1_size

// TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E2
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E2_size "dd"
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E2 TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E2__enum,TRC_MRE_VMSOCK_ABM_HOLD_BEARER_E2_size

// TRC_MRE_VMSOCK_ABM_HOLD_BEARER_LOG
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_LOG_size "dddddddd"
#define TRC_MRE_VMSOCK_ABM_HOLD_BEARER_LOG TRC_MRE_VMSOCK_ABM_HOLD_BEARER_LOG__enum,TRC_MRE_VMSOCK_ABM_HOLD_BEARER_LOG_size

// TRC_MRE_DA_S
#define TRC_MRE_DA_S_size "dd"
#define TRC_MRE_DA_S TRC_MRE_DA_S__enum,TRC_MRE_DA_S_size

// TRC_MRE_DA_E1
#define TRC_MRE_DA_E1_size "dd"
#define TRC_MRE_DA_E1 TRC_MRE_DA_E1__enum,TRC_MRE_DA_E1_size

// TRC_MRE_DA_E2
#define TRC_MRE_DA_E2_size "dd"
#define TRC_MRE_DA_E2 TRC_MRE_DA_E2__enum,TRC_MRE_DA_E2_size

// TRC_MRE_DA_E3
#define TRC_MRE_DA_E3_size "dd"
#define TRC_MRE_DA_E3 TRC_MRE_DA_E3__enum,TRC_MRE_DA_E3_size

// TRC_MRE_DA_E4
#define TRC_MRE_DA_E4_size "dd"
#define TRC_MRE_DA_E4 TRC_MRE_DA_E4__enum,TRC_MRE_DA_E4_size

// TRC_MRE_DA_E5
#define TRC_MRE_DA_E5_size "dd"
#define TRC_MRE_DA_E5 TRC_MRE_DA_E5__enum,TRC_MRE_DA_E5_size

// TRC_MRE_DA_E
#define TRC_MRE_DA_E_size "dd"
#define TRC_MRE_DA_E TRC_MRE_DA_E__enum,TRC_MRE_DA_E_size

// TRC_MRE_DA_LOG
#define TRC_MRE_DA_LOG_size "dddddddd"
#define TRC_MRE_DA_LOG TRC_MRE_DA_LOG__enum,TRC_MRE_DA_LOG_size

// TRC_MRE_CUST_APN_S
#define TRC_MRE_CUST_APN_S_size "dd"
#define TRC_MRE_CUST_APN_S TRC_MRE_CUST_APN_S__enum,TRC_MRE_CUST_APN_S_size

// TRC_MRE_CUST_APN_E1
#define TRC_MRE_CUST_APN_E1_size "dd"
#define TRC_MRE_CUST_APN_E1 TRC_MRE_CUST_APN_E1__enum,TRC_MRE_CUST_APN_E1_size

// TRC_MRE_CUST_APN_E2
#define TRC_MRE_CUST_APN_E2_size "dd"
#define TRC_MRE_CUST_APN_E2 TRC_MRE_CUST_APN_E2__enum,TRC_MRE_CUST_APN_E2_size

// TRC_MRE_CUST_APN_E3
#define TRC_MRE_CUST_APN_E3_size "dd"
#define TRC_MRE_CUST_APN_E3 TRC_MRE_CUST_APN_E3__enum,TRC_MRE_CUST_APN_E3_size

// TRC_MRE_CUST_APN_E4
#define TRC_MRE_CUST_APN_E4_size "dd"
#define TRC_MRE_CUST_APN_E4 TRC_MRE_CUST_APN_E4__enum,TRC_MRE_CUST_APN_E4_size

// TRC_MRE_CUST_APN_E5
#define TRC_MRE_CUST_APN_E5_size "dd"
#define TRC_MRE_CUST_APN_E5 TRC_MRE_CUST_APN_E5__enum,TRC_MRE_CUST_APN_E5_size

// TRC_MRE_CUST_APN_E
#define TRC_MRE_CUST_APN_E_size "dd"
#define TRC_MRE_CUST_APN_E TRC_MRE_CUST_APN_E__enum,TRC_MRE_CUST_APN_E_size

// TRC_MRE_CUST_APN_LOG
#define TRC_MRE_CUST_APN_LOG_size "dddddddd"
#define TRC_MRE_CUST_APN_LOG TRC_MRE_CUST_APN_LOG__enum,TRC_MRE_CUST_APN_LOG_size

// TRC_MRE_VMSOCK_PN_S
#define TRC_MRE_VMSOCK_PN_S_size "dd"
#define TRC_MRE_VMSOCK_PN_S TRC_MRE_VMSOCK_PN_S__enum,TRC_MRE_VMSOCK_PN_S_size

// TRC_MRE_VMSOCK_PN_E
#define TRC_MRE_VMSOCK_PN_E_size "dd"
#define TRC_MRE_VMSOCK_PN_E TRC_MRE_VMSOCK_PN_E__enum,TRC_MRE_VMSOCK_PN_E_size

// TRC_MRE_VMSOCK_PN_E1
#define TRC_MRE_VMSOCK_PN_E1_size "dd"
#define TRC_MRE_VMSOCK_PN_E1 TRC_MRE_VMSOCK_PN_E1__enum,TRC_MRE_VMSOCK_PN_E1_size

// TRC_MRE_VMSOCK_PN_E2
#define TRC_MRE_VMSOCK_PN_E2_size "dd"
#define TRC_MRE_VMSOCK_PN_E2 TRC_MRE_VMSOCK_PN_E2__enum,TRC_MRE_VMSOCK_PN_E2_size

// TRC_MRE_VMSOCK_PN_E3
#define TRC_MRE_VMSOCK_PN_E3_size "dd"
#define TRC_MRE_VMSOCK_PN_E3 TRC_MRE_VMSOCK_PN_E3__enum,TRC_MRE_VMSOCK_PN_E3_size

// TRC_MRE_VMSOCK_PN_E4
#define TRC_MRE_VMSOCK_PN_E4_size "dd"
#define TRC_MRE_VMSOCK_PN_E4 TRC_MRE_VMSOCK_PN_E4__enum,TRC_MRE_VMSOCK_PN_E4_size

// TRC_MRE_VMSOCK_PN_E5
#define TRC_MRE_VMSOCK_PN_E5_size "dd"
#define TRC_MRE_VMSOCK_PN_E5 TRC_MRE_VMSOCK_PN_E5__enum,TRC_MRE_VMSOCK_PN_E5_size

// TRC_MRE_VMSOCK_PN_LOG
#define TRC_MRE_VMSOCK_PN_LOG_size "dddddddd"
#define TRC_MRE_VMSOCK_PN_LOG TRC_MRE_VMSOCK_PN_LOG__enum,TRC_MRE_VMSOCK_PN_LOG_size

// TRC_MRE_UPDATE_CHECK
#define TRC_MRE_UPDATE_CHECK_size "d"
#define TRC_MRE_UPDATE_CHECK TRC_MRE_UPDATE_CHECK__enum,TRC_MRE_UPDATE_CHECK_size

// TRC_MRE_UPDATE_CHECK_EX_S
#define TRC_MRE_UPDATE_CHECK_EX_S_size ""
#define TRC_MRE_UPDATE_CHECK_EX_S TRC_MRE_UPDATE_CHECK_EX_S__enum,TRC_MRE_UPDATE_CHECK_EX_S_size

// TRC_MRE_UPDATE_CHECK_EX_E
#define TRC_MRE_UPDATE_CHECK_EX_E_size "d"
#define TRC_MRE_UPDATE_CHECK_EX_E TRC_MRE_UPDATE_CHECK_EX_E__enum,TRC_MRE_UPDATE_CHECK_EX_E_size

// TRC_MRE_UPDATE_DOWNLOAD_S
#define TRC_MRE_UPDATE_DOWNLOAD_S_size ""
#define TRC_MRE_UPDATE_DOWNLOAD_S TRC_MRE_UPDATE_DOWNLOAD_S__enum,TRC_MRE_UPDATE_DOWNLOAD_S_size

// TRC_MRE_UPDATE_DOWNLOAD_E
#define TRC_MRE_UPDATE_DOWNLOAD_E_size "d"
#define TRC_MRE_UPDATE_DOWNLOAD_E TRC_MRE_UPDATE_DOWNLOAD_E__enum,TRC_MRE_UPDATE_DOWNLOAD_E_size

// TRC_MRE_UPDATE_DOWNLOAD_EX_S
#define TRC_MRE_UPDATE_DOWNLOAD_EX_S_size ""
#define TRC_MRE_UPDATE_DOWNLOAD_EX_S TRC_MRE_UPDATE_DOWNLOAD_EX_S__enum,TRC_MRE_UPDATE_DOWNLOAD_EX_S_size

// TRC_MRE_UPDATE_DOWNLOAD_EX_E
#define TRC_MRE_UPDATE_DOWNLOAD_EX_E_size "d"
#define TRC_MRE_UPDATE_DOWNLOAD_EX_E TRC_MRE_UPDATE_DOWNLOAD_EX_E__enum,TRC_MRE_UPDATE_DOWNLOAD_EX_E_size

// TRC_MRE_UPDATE_FILE_S
#define TRC_MRE_UPDATE_FILE_S_size ""
#define TRC_MRE_UPDATE_FILE_S TRC_MRE_UPDATE_FILE_S__enum,TRC_MRE_UPDATE_FILE_S_size

// TRC_MRE_UPDATE_FILE_E
#define TRC_MRE_UPDATE_FILE_E_size "d"
#define TRC_MRE_UPDATE_FILE_E TRC_MRE_UPDATE_FILE_E__enum,TRC_MRE_UPDATE_FILE_E_size

// TRC_MRE_UPDATE_FILE_EX_S
#define TRC_MRE_UPDATE_FILE_EX_S_size ""
#define TRC_MRE_UPDATE_FILE_EX_S TRC_MRE_UPDATE_FILE_EX_S__enum,TRC_MRE_UPDATE_FILE_EX_S_size

// TRC_MRE_UPDATE_FILE_EX_E
#define TRC_MRE_UPDATE_FILE_EX_E_size "d"
#define TRC_MRE_UPDATE_FILE_EX_E TRC_MRE_UPDATE_FILE_EX_E__enum,TRC_MRE_UPDATE_FILE_EX_E_size

// TRC_MRE_UPDATE_FILE_CB_S
#define TRC_MRE_UPDATE_FILE_CB_S_size ""
#define TRC_MRE_UPDATE_FILE_CB_S TRC_MRE_UPDATE_FILE_CB_S__enum,TRC_MRE_UPDATE_FILE_CB_S_size

// TRC_MRE_UPDATE_FILE_CB_E
#define TRC_MRE_UPDATE_FILE_CB_E_size "d"
#define TRC_MRE_UPDATE_FILE_CB_E TRC_MRE_UPDATE_FILE_CB_E__enum,TRC_MRE_UPDATE_FILE_CB_E_size

// TRC_MRE_UPDATE_MOVE_CB
#define TRC_MRE_UPDATE_MOVE_CB_size "ddd"
#define TRC_MRE_UPDATE_MOVE_CB TRC_MRE_UPDATE_MOVE_CB__enum,TRC_MRE_UPDATE_MOVE_CB_size

// TRC_MRE_UPDATE_CB_S
#define TRC_MRE_UPDATE_CB_S_size "d"
#define TRC_MRE_UPDATE_CB_S TRC_MRE_UPDATE_CB_S__enum,TRC_MRE_UPDATE_CB_S_size

// TRC_MRE_UPDATE_CB_E
#define TRC_MRE_UPDATE_CB_E_size ""
#define TRC_MRE_UPDATE_CB_E TRC_MRE_UPDATE_CB_E__enum,TRC_MRE_UPDATE_CB_E_size

// TRC_MRE_SRV_MSPACE_S
#define TRC_MRE_SRV_MSPACE_S_size "dd"
#define TRC_MRE_SRV_MSPACE_S TRC_MRE_SRV_MSPACE_S__enum,TRC_MRE_SRV_MSPACE_S_size

// TRC_MRE_SRV_MSPACE_E1
#define TRC_MRE_SRV_MSPACE_E1_size "dd"
#define TRC_MRE_SRV_MSPACE_E1 TRC_MRE_SRV_MSPACE_E1__enum,TRC_MRE_SRV_MSPACE_E1_size

// TRC_MRE_SRV_MSPACE_E2
#define TRC_MRE_SRV_MSPACE_E2_size "dd"
#define TRC_MRE_SRV_MSPACE_E2 TRC_MRE_SRV_MSPACE_E2__enum,TRC_MRE_SRV_MSPACE_E2_size

// TRC_MRE_SRV_MSPACE_E3
#define TRC_MRE_SRV_MSPACE_E3_size "dd"
#define TRC_MRE_SRV_MSPACE_E3 TRC_MRE_SRV_MSPACE_E3__enum,TRC_MRE_SRV_MSPACE_E3_size

// TRC_MRE_SRV_MSPACE_E4
#define TRC_MRE_SRV_MSPACE_E4_size "dd"
#define TRC_MRE_SRV_MSPACE_E4 TRC_MRE_SRV_MSPACE_E4__enum,TRC_MRE_SRV_MSPACE_E4_size

// TRC_MRE_SRV_MSPACE_E5
#define TRC_MRE_SRV_MSPACE_E5_size "dd"
#define TRC_MRE_SRV_MSPACE_E5 TRC_MRE_SRV_MSPACE_E5__enum,TRC_MRE_SRV_MSPACE_E5_size

// TRC_MRE_SRV_MSPACE_E6
#define TRC_MRE_SRV_MSPACE_E6_size "dd"
#define TRC_MRE_SRV_MSPACE_E6 TRC_MRE_SRV_MSPACE_E6__enum,TRC_MRE_SRV_MSPACE_E6_size

// TRC_MRE_SRV_MSPACE_E7
#define TRC_MRE_SRV_MSPACE_E7_size "dd"
#define TRC_MRE_SRV_MSPACE_E7 TRC_MRE_SRV_MSPACE_E7__enum,TRC_MRE_SRV_MSPACE_E7_size

// TRC_MRE_SRV_MSPACE_E8
#define TRC_MRE_SRV_MSPACE_E8_size "dd"
#define TRC_MRE_SRV_MSPACE_E8 TRC_MRE_SRV_MSPACE_E8__enum,TRC_MRE_SRV_MSPACE_E8_size

// TRC_MRE_SRV_MSPACE_E9
#define TRC_MRE_SRV_MSPACE_E9_size "dd"
#define TRC_MRE_SRV_MSPACE_E9 TRC_MRE_SRV_MSPACE_E9__enum,TRC_MRE_SRV_MSPACE_E9_size

// TRC_MRE_SRV_MSPACE_E
#define TRC_MRE_SRV_MSPACE_E_size "dd"
#define TRC_MRE_SRV_MSPACE_E TRC_MRE_SRV_MSPACE_E__enum,TRC_MRE_SRV_MSPACE_E_size

// TRC_MRE_SRV_MSPACE_LOG
#define TRC_MRE_SRV_MSPACE_LOG_size "dddddddd"
#define TRC_MRE_SRV_MSPACE_LOG TRC_MRE_SRV_MSPACE_LOG__enum,TRC_MRE_SRV_MSPACE_LOG_size

// TRC_MRE_DLS_S
#define TRC_MRE_DLS_S_size "dd"
#define TRC_MRE_DLS_S TRC_MRE_DLS_S__enum,TRC_MRE_DLS_S_size

// TRC_MRE_DLS_E1
#define TRC_MRE_DLS_E1_size "dd"
#define TRC_MRE_DLS_E1 TRC_MRE_DLS_E1__enum,TRC_MRE_DLS_E1_size

// TRC_MRE_DLS_E2
#define TRC_MRE_DLS_E2_size "dd"
#define TRC_MRE_DLS_E2 TRC_MRE_DLS_E2__enum,TRC_MRE_DLS_E2_size

// TRC_MRE_DLS_E3
#define TRC_MRE_DLS_E3_size "dd"
#define TRC_MRE_DLS_E3 TRC_MRE_DLS_E3__enum,TRC_MRE_DLS_E3_size

// TRC_MRE_DLS_E4
#define TRC_MRE_DLS_E4_size "dd"
#define TRC_MRE_DLS_E4 TRC_MRE_DLS_E4__enum,TRC_MRE_DLS_E4_size

// TRC_MRE_DLS_E5
#define TRC_MRE_DLS_E5_size "dd"
#define TRC_MRE_DLS_E5 TRC_MRE_DLS_E5__enum,TRC_MRE_DLS_E5_size

// TRC_MRE_DLS_E6
#define TRC_MRE_DLS_E6_size "dd"
#define TRC_MRE_DLS_E6 TRC_MRE_DLS_E6__enum,TRC_MRE_DLS_E6_size

// TRC_MRE_DLS_E7
#define TRC_MRE_DLS_E7_size "dd"
#define TRC_MRE_DLS_E7 TRC_MRE_DLS_E7__enum,TRC_MRE_DLS_E7_size

// TRC_MRE_DLS_E8
#define TRC_MRE_DLS_E8_size "dd"
#define TRC_MRE_DLS_E8 TRC_MRE_DLS_E8__enum,TRC_MRE_DLS_E8_size

// TRC_MRE_DLS_E9
#define TRC_MRE_DLS_E9_size "dd"
#define TRC_MRE_DLS_E9 TRC_MRE_DLS_E9__enum,TRC_MRE_DLS_E9_size

// TRC_MRE_DLS_E
#define TRC_MRE_DLS_E_size "dd"
#define TRC_MRE_DLS_E TRC_MRE_DLS_E__enum,TRC_MRE_DLS_E_size

// TRC_MRE_DLS_LOG
#define TRC_MRE_DLS_LOG_size "dddddddd"
#define TRC_MRE_DLS_LOG TRC_MRE_DLS_LOG__enum,TRC_MRE_DLS_LOG_size

// TRC_MMI_MSPACE_START_S
#define TRC_MMI_MSPACE_START_S_size ""
#define TRC_MMI_MSPACE_START_S TRC_MMI_MSPACE_START_S__enum,TRC_MMI_MSPACE_START_S_size

// TRC_MMI_MSPACE_OPTION_MENU_S
#define TRC_MMI_MSPACE_OPTION_MENU_S_size "dd"
#define TRC_MMI_MSPACE_OPTION_MENU_S TRC_MMI_MSPACE_OPTION_MENU_S__enum,TRC_MMI_MSPACE_OPTION_MENU_S_size

// TRC_MMI_MSPACE_GROUP_PROC_EVT_S
#define TRC_MMI_MSPACE_GROUP_PROC_EVT_S_size "d"
#define TRC_MMI_MSPACE_GROUP_PROC_EVT_S TRC_MMI_MSPACE_GROUP_PROC_EVT_S__enum,TRC_MMI_MSPACE_GROUP_PROC_EVT_S_size

// TRC_MMI_MSPACE_ASM_STOP_CB_S
#define TRC_MMI_MSPACE_ASM_STOP_CB_S_size ""
#define TRC_MMI_MSPACE_ASM_STOP_CB_S TRC_MMI_MSPACE_ASM_STOP_CB_S__enum,TRC_MMI_MSPACE_ASM_STOP_CB_S_size

// TRC_MMI_MSPACE_ASM_STOP_CB_E
#define TRC_MMI_MSPACE_ASM_STOP_CB_E_size ""
#define TRC_MMI_MSPACE_ASM_STOP_CB_E TRC_MMI_MSPACE_ASM_STOP_CB_E__enum,TRC_MMI_MSPACE_ASM_STOP_CB_E_size

// TRC_MMI_MSPACE_ALLOC_MEM_CB_S
#define TRC_MMI_MSPACE_ALLOC_MEM_CB_S_size "d"
#define TRC_MMI_MSPACE_ALLOC_MEM_CB_S TRC_MMI_MSPACE_ALLOC_MEM_CB_S__enum,TRC_MMI_MSPACE_ALLOC_MEM_CB_S_size

// TRC_MMI_MSPACE_ALLOC_MEM_CB_E
#define TRC_MMI_MSPACE_ALLOC_MEM_CB_E_size "d"
#define TRC_MMI_MSPACE_ALLOC_MEM_CB_E TRC_MMI_MSPACE_ALLOC_MEM_CB_E__enum,TRC_MMI_MSPACE_ALLOC_MEM_CB_E_size

// TRC_MMI_MSPACE_ALLOCATE_MEM_FAIL
#define TRC_MMI_MSPACE_ALLOCATE_MEM_FAIL_size ""
#define TRC_MMI_MSPACE_ALLOCATE_MEM_FAIL TRC_MMI_MSPACE_ALLOCATE_MEM_FAIL__enum,TRC_MMI_MSPACE_ALLOCATE_MEM_FAIL_size

// TRC_MMI_MSPACE_INVALID_ITEM_INDEX
#define TRC_MMI_MSPACE_INVALID_ITEM_INDEX_size "dd"
#define TRC_MMI_MSPACE_INVALID_ITEM_INDEX TRC_MMI_MSPACE_INVALID_ITEM_INDEX__enum,TRC_MMI_MSPACE_INVALID_ITEM_INDEX_size

// TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_S
#define TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_S_size ""
#define TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_S TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_S__enum,TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_S_size

// TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_FAIL
#define TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_FAIL_size "d"
#define TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_FAIL TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_FAIL__enum,TRC_MMI_MSPACE_ENTRY_MAIN_SCRN_FAIL_size

// TRC_MMI_MSPACE_GI_APP_STATUS
#define TRC_MMI_MSPACE_GI_APP_STATUS_size "d"
#define TRC_MMI_MSPACE_GI_APP_STATUS TRC_MMI_MSPACE_GI_APP_STATUS__enum,TRC_MMI_MSPACE_GI_APP_STATUS_size

// TRC_MMI_MSPACE_MSLH_APP_STATUS
#define TRC_MMI_MSPACE_MSLH_APP_STATUS_size "d"
#define TRC_MMI_MSPACE_MSLH_APP_STATUS TRC_MMI_MSPACE_MSLH_APP_STATUS__enum,TRC_MMI_MSPACE_MSLH_APP_STATUS_size

// TRC_MMI_MSPACE_GET_STAT_LIST_MEM_FAIL
#define TRC_MMI_MSPACE_GET_STAT_LIST_MEM_FAIL_size "dd"
#define TRC_MMI_MSPACE_GET_STAT_LIST_MEM_FAIL TRC_MMI_MSPACE_GET_STAT_LIST_MEM_FAIL__enum,TRC_MMI_MSPACE_GET_STAT_LIST_MEM_FAIL_size

// TRC_MMI_MSPACE_GET_DYNM_LIST_MEM_FAIL
#define TRC_MMI_MSPACE_GET_DYNM_LIST_MEM_FAIL_size "dd"
#define TRC_MMI_MSPACE_GET_DYNM_LIST_MEM_FAIL TRC_MMI_MSPACE_GET_DYNM_LIST_MEM_FAIL__enum,TRC_MMI_MSPACE_GET_DYNM_LIST_MEM_FAIL_size

// TRC_MMI_MSPACE_GET_LIST_INFO_FAIL
#define TRC_MMI_MSPACE_GET_LIST_INFO_FAIL_size "ddd"
#define TRC_MMI_MSPACE_GET_LIST_INFO_FAIL TRC_MMI_MSPACE_GET_LIST_INFO_FAIL__enum,TRC_MMI_MSPACE_GET_LIST_INFO_FAIL_size

// TRC_MMI_MSPACE_GET_IMG_STAT_INFO_MEM_FAIL
#define TRC_MMI_MSPACE_GET_IMG_STAT_INFO_MEM_FAIL_size "d"
#define TRC_MMI_MSPACE_GET_IMG_STAT_INFO_MEM_FAIL TRC_MMI_MSPACE_GET_IMG_STAT_INFO_MEM_FAIL__enum,TRC_MMI_MSPACE_GET_IMG_STAT_INFO_MEM_FAIL_size

// TRC_MMI_MSPACE_GET_IMG_APP_INFO_FAIL
#define TRC_MMI_MSPACE_GET_IMG_APP_INFO_FAIL_size "dd"
#define TRC_MMI_MSPACE_GET_IMG_APP_INFO_FAIL TRC_MMI_MSPACE_GET_IMG_APP_INFO_FAIL__enum,TRC_MMI_MSPACE_GET_IMG_APP_INFO_FAIL_size

// TRC_MMI_MSPACE_GET_IMG_APP_ICON_MEM_FAIL
#define TRC_MMI_MSPACE_GET_IMG_APP_ICON_MEM_FAIL_size "dd"
#define TRC_MMI_MSPACE_GET_IMG_APP_ICON_MEM_FAIL TRC_MMI_MSPACE_GET_IMG_APP_ICON_MEM_FAIL__enum,TRC_MMI_MSPACE_GET_IMG_APP_ICON_MEM_FAIL_size

// TRC_MMI_MSPACE_GET_IMG_NEW_MAX_SIZE
#define TRC_MMI_MSPACE_GET_IMG_NEW_MAX_SIZE_size "dd"
#define TRC_MMI_MSPACE_GET_IMG_NEW_MAX_SIZE TRC_MMI_MSPACE_GET_IMG_NEW_MAX_SIZE__enum,TRC_MMI_MSPACE_GET_IMG_NEW_MAX_SIZE_size

// TRC_MMI_MSPACE_GET_IMG_ICON_INFO_FAIL
#define TRC_MMI_MSPACE_GET_IMG_ICON_INFO_FAIL_size "dd"
#define TRC_MMI_MSPACE_GET_IMG_ICON_INFO_FAIL TRC_MMI_MSPACE_GET_IMG_ICON_INFO_FAIL__enum,TRC_MMI_MSPACE_GET_IMG_ICON_INFO_FAIL_size

// TRC_MMI_MSPACE_HILITE_APP_INFO_FAIL
#define TRC_MMI_MSPACE_HILITE_APP_INFO_FAIL_size "dd"
#define TRC_MMI_MSPACE_HILITE_APP_INFO_FAIL TRC_MMI_MSPACE_HILITE_APP_INFO_FAIL__enum,TRC_MMI_MSPACE_HILITE_APP_INFO_FAIL_size

// TRC_MMI_MSPACE_HILITE_GET_ICON_MEM_FAIL
#define TRC_MMI_MSPACE_HILITE_GET_ICON_MEM_FAIL_size "dd"
#define TRC_MMI_MSPACE_HILITE_GET_ICON_MEM_FAIL TRC_MMI_MSPACE_HILITE_GET_ICON_MEM_FAIL__enum,TRC_MMI_MSPACE_HILITE_GET_ICON_MEM_FAIL_size

// TRC_MMI_MSPACE_HILITE_GET_ICON_INFO_FAIL
#define TRC_MMI_MSPACE_HILITE_GET_ICON_INFO_FAIL_size "dd"
#define TRC_MMI_MSPACE_HILITE_GET_ICON_INFO_FAIL TRC_MMI_MSPACE_HILITE_GET_ICON_INFO_FAIL__enum,TRC_MMI_MSPACE_HILITE_GET_ICON_INFO_FAIL_size

// TRC_MMI_MSPACE_OPEN_SCRN_ENTRY_S
#define TRC_MMI_MSPACE_OPEN_SCRN_ENTRY_S_size ""
#define TRC_MMI_MSPACE_OPEN_SCRN_ENTRY_S TRC_MMI_MSPACE_OPEN_SCRN_ENTRY_S__enum,TRC_MMI_MSPACE_OPEN_SCRN_ENTRY_S_size

// TRC_MMI_MSPACE_EOS_APP_STATUS
#define TRC_MMI_MSPACE_EOS_APP_STATUS_size "d"
#define TRC_MMI_MSPACE_EOS_APP_STATUS TRC_MMI_MSPACE_EOS_APP_STATUS__enum,TRC_MMI_MSPACE_EOS_APP_STATUS_size

// TRC_MMI_MSPACE_UPDATING_EVT_S
#define TRC_MMI_MSPACE_UPDATING_EVT_S_size "dd"
#define TRC_MMI_MSPACE_UPDATING_EVT_S TRC_MMI_MSPACE_UPDATING_EVT_S__enum,TRC_MMI_MSPACE_UPDATING_EVT_S_size

// TRC_MMI_MSPACE_CONNECT_FAIL_EVT_S
#define TRC_MMI_MSPACE_CONNECT_FAIL_EVT_S_size "dd"
#define TRC_MMI_MSPACE_CONNECT_FAIL_EVT_S TRC_MMI_MSPACE_CONNECT_FAIL_EVT_S__enum,TRC_MMI_MSPACE_CONNECT_FAIL_EVT_S_size

// TRC_MMI_MSPACE_DATA_QUERY_EVT_S
#define TRC_MMI_MSPACE_DATA_QUERY_EVT_S_size "ddd"
#define TRC_MMI_MSPACE_DATA_QUERY_EVT_S TRC_MMI_MSPACE_DATA_QUERY_EVT_S__enum,TRC_MMI_MSPACE_DATA_QUERY_EVT_S_size

// TRC_MMI_MSPACE_DATA_QUERY_EVT_E
#define TRC_MMI_MSPACE_DATA_QUERY_EVT_E_size "d"
#define TRC_MMI_MSPACE_DATA_QUERY_EVT_E TRC_MMI_MSPACE_DATA_QUERY_EVT_E__enum,TRC_MMI_MSPACE_DATA_QUERY_EVT_E_size

// TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_S
#define TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_S_size "ddd"
#define TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_S TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_S__enum,TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_S_size

// TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_E
#define TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_E_size "d"
#define TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_E TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_E__enum,TRC_MMI_MSPACE_DATA_DOWNLOAD_EVT_E_size

// TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_S
#define TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_S_size "ddd"
#define TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_S TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_S__enum,TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_S_size

// TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_E
#define TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_E_size "d"
#define TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_E TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_E__enum,TRC_MMI_MSPACE_RUN_APP_DOWNLOAD_EVT_E_size

// TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_S
#define TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_S_size "dd"
#define TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_S TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_S__enum,TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_S_size

// TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_E
#define TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_E_size ""
#define TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_E TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_E__enum,TRC_MMI_MSPACE_EXIT_APP_DOWNLOAD_EVT_E_size

// TRC_MMI_MSPACE_GET_STAT_INFO_MEM_FAIL
#define TRC_MMI_MSPACE_GET_STAT_INFO_MEM_FAIL_size ""
#define TRC_MMI_MSPACE_GET_STAT_INFO_MEM_FAIL TRC_MMI_MSPACE_GET_STAT_INFO_MEM_FAIL__enum,TRC_MMI_MSPACE_GET_STAT_INFO_MEM_FAIL_size

// TRC_MMI_MSPACE_GET_DYNM_INFO_MEM_FAIL
#define TRC_MMI_MSPACE_GET_DYNM_INFO_MEM_FAIL_size ""
#define TRC_MMI_MSPACE_GET_DYNM_INFO_MEM_FAIL TRC_MMI_MSPACE_GET_DYNM_INFO_MEM_FAIL__enum,TRC_MMI_MSPACE_GET_DYNM_INFO_MEM_FAIL_size

// TRC_MMI_MSPACE_GET_LIST_NUM_ZERO
#define TRC_MMI_MSPACE_GET_LIST_NUM_ZERO_size "d"
#define TRC_MMI_MSPACE_GET_LIST_NUM_ZERO TRC_MMI_MSPACE_GET_LIST_NUM_ZERO__enum,TRC_MMI_MSPACE_GET_LIST_NUM_ZERO_size

// TRC_MMI_MSPACE_GET_LIST_NUM_FAIL
#define TRC_MMI_MSPACE_GET_LIST_NUM_FAIL_size "d"
#define TRC_MMI_MSPACE_GET_LIST_NUM_FAIL TRC_MMI_MSPACE_GET_LIST_NUM_FAIL__enum,TRC_MMI_MSPACE_GET_LIST_NUM_FAIL_size

// TRC_MMI_MSPACE_UPDATE_APP_GET_INFO_FAIL
#define TRC_MMI_MSPACE_UPDATE_APP_GET_INFO_FAIL_size "dd"
#define TRC_MMI_MSPACE_UPDATE_APP_GET_INFO_FAIL TRC_MMI_MSPACE_UPDATE_APP_GET_INFO_FAIL__enum,TRC_MMI_MSPACE_UPDATE_APP_GET_INFO_FAIL_size

// TRC_MMI_MSPACE_ADSR_CANCEL_S
#define TRC_MMI_MSPACE_ADSR_CANCEL_S_size "dd"
#define TRC_MMI_MSPACE_ADSR_CANCEL_S TRC_MMI_MSPACE_ADSR_CANCEL_S__enum,TRC_MMI_MSPACE_ADSR_CANCEL_S_size

// TRC_MMI_MSPACE_AWSR_CANCEL_S
#define TRC_MMI_MSPACE_AWSR_CANCEL_S_size "dd"
#define TRC_MMI_MSPACE_AWSR_CANCEL_S TRC_MMI_MSPACE_AWSR_CANCEL_S__enum,TRC_MMI_MSPACE_AWSR_CANCEL_S_size

// TRC_MMI_MSPACE_ADUC_CANCEL_S
#define TRC_MMI_MSPACE_ADUC_CANCEL_S_size "dd"
#define TRC_MMI_MSPACE_ADUC_CANCEL_S TRC_MMI_MSPACE_ADUC_CANCEL_S__enum,TRC_MMI_MSPACE_ADUC_CANCEL_S_size

// TRC_MRE_VPF_S
#define TRC_MRE_VPF_S_size "dd"
#define TRC_MRE_VPF_S TRC_MRE_VPF_S__enum,TRC_MRE_VPF_S_size

// TRC_MRE_VPF_E1
#define TRC_MRE_VPF_E1_size "dd"
#define TRC_MRE_VPF_E1 TRC_MRE_VPF_E1__enum,TRC_MRE_VPF_E1_size

// TRC_MRE_VPF_E2
#define TRC_MRE_VPF_E2_size "dd"
#define TRC_MRE_VPF_E2 TRC_MRE_VPF_E2__enum,TRC_MRE_VPF_E2_size

// TRC_MRE_VPF_E3
#define TRC_MRE_VPF_E3_size "dd"
#define TRC_MRE_VPF_E3 TRC_MRE_VPF_E3__enum,TRC_MRE_VPF_E3_size

// TRC_MRE_VPF_E4
#define TRC_MRE_VPF_E4_size "dd"
#define TRC_MRE_VPF_E4 TRC_MRE_VPF_E4__enum,TRC_MRE_VPF_E4_size

// TRC_MRE_VPF_E5
#define TRC_MRE_VPF_E5_size "dd"
#define TRC_MRE_VPF_E5 TRC_MRE_VPF_E5__enum,TRC_MRE_VPF_E5_size

// TRC_MRE_VPF_E
#define TRC_MRE_VPF_E_size "dd"
#define TRC_MRE_VPF_E TRC_MRE_VPF_E__enum,TRC_MRE_VPF_E_size

// TRC_MRE_SSO_S
#define TRC_MRE_SSO_S_size "dd"
#define TRC_MRE_SSO_S TRC_MRE_SSO_S__enum,TRC_MRE_SSO_S_size

// TRC_MRE_SSO_E1
#define TRC_MRE_SSO_E1_size "dd"
#define TRC_MRE_SSO_E1 TRC_MRE_SSO_E1__enum,TRC_MRE_SSO_E1_size

// TRC_MRE_SSO_E2
#define TRC_MRE_SSO_E2_size "dd"
#define TRC_MRE_SSO_E2 TRC_MRE_SSO_E2__enum,TRC_MRE_SSO_E2_size

// TRC_MRE_SSO_E3
#define TRC_MRE_SSO_E3_size "dd"
#define TRC_MRE_SSO_E3 TRC_MRE_SSO_E3__enum,TRC_MRE_SSO_E3_size

// TRC_MRE_SSO_E4
#define TRC_MRE_SSO_E4_size "dd"
#define TRC_MRE_SSO_E4 TRC_MRE_SSO_E4__enum,TRC_MRE_SSO_E4_size

// TRC_MRE_SSO_E5
#define TRC_MRE_SSO_E5_size "dd"
#define TRC_MRE_SSO_E5 TRC_MRE_SSO_E5__enum,TRC_MRE_SSO_E5_size

// TRC_MRE_SSO_E
#define TRC_MRE_SSO_E_size "dd"
#define TRC_MRE_SSO_E TRC_MRE_SSO_E__enum,TRC_MRE_SSO_E_size

// TRC_MRE_SSO_LOG
#define TRC_MRE_SSO_LOG_size "dddddddd"
#define TRC_MRE_SSO_LOG TRC_MRE_SSO_LOG__enum,TRC_MRE_SSO_LOG_size

// TRC_MRE_VMALARM_101
#define TRC_MRE_VMALARM_101_size ""
#define TRC_MRE_VMALARM_101 TRC_MRE_VMALARM_101__enum,TRC_MRE_VMALARM_101_size

// TRC_MRE_VMALARM_107
#define TRC_MRE_VMALARM_107_size ""
#define TRC_MRE_VMALARM_107 TRC_MRE_VMALARM_107__enum,TRC_MRE_VMALARM_107_size

// TRC_MRE_VMALARM_124
#define TRC_MRE_VMALARM_124_size ""
#define TRC_MRE_VMALARM_124 TRC_MRE_VMALARM_124__enum,TRC_MRE_VMALARM_124_size

// TRC_MRE_VMALARM_142
#define TRC_MRE_VMALARM_142_size "dd"
#define TRC_MRE_VMALARM_142 TRC_MRE_VMALARM_142__enum,TRC_MRE_VMALARM_142_size

// TRC_MRE_VMALARM_147
#define TRC_MRE_VMALARM_147_size "dd"
#define TRC_MRE_VMALARM_147 TRC_MRE_VMALARM_147__enum,TRC_MRE_VMALARM_147_size

// TRC_MRE_VMALARM_152
#define TRC_MRE_VMALARM_152_size "dd"
#define TRC_MRE_VMALARM_152 TRC_MRE_VMALARM_152__enum,TRC_MRE_VMALARM_152_size

// TRC_MRE_VMALARM_157
#define TRC_MRE_VMALARM_157_size "dd"
#define TRC_MRE_VMALARM_157 TRC_MRE_VMALARM_157__enum,TRC_MRE_VMALARM_157_size

// TRC_MRE_VMALARM_162
#define TRC_MRE_VMALARM_162_size "dd"
#define TRC_MRE_VMALARM_162 TRC_MRE_VMALARM_162__enum,TRC_MRE_VMALARM_162_size

// TRC_MRE_VMALARM_179
#define TRC_MRE_VMALARM_179_size "d"
#define TRC_MRE_VMALARM_179 TRC_MRE_VMALARM_179__enum,TRC_MRE_VMALARM_179_size

// TRC_MRE_VMALARM_187
#define TRC_MRE_VMALARM_187_size "dd"
#define TRC_MRE_VMALARM_187 TRC_MRE_VMALARM_187__enum,TRC_MRE_VMALARM_187_size

// TRC_MRE_VMALARM_194
#define TRC_MRE_VMALARM_194_size "d"
#define TRC_MRE_VMALARM_194 TRC_MRE_VMALARM_194__enum,TRC_MRE_VMALARM_194_size

// TRC_MRE_VMALARM_202
#define TRC_MRE_VMALARM_202_size "d"
#define TRC_MRE_VMALARM_202 TRC_MRE_VMALARM_202__enum,TRC_MRE_VMALARM_202_size

// TRC_MRE_VMALARM_210
#define TRC_MRE_VMALARM_210_size "d"
#define TRC_MRE_VMALARM_210 TRC_MRE_VMALARM_210__enum,TRC_MRE_VMALARM_210_size

// TRC_MRE_VMALARM_214
#define TRC_MRE_VMALARM_214_size "d"
#define TRC_MRE_VMALARM_214 TRC_MRE_VMALARM_214__enum,TRC_MRE_VMALARM_214_size

// TRC_MRE_VMALARM_227
#define TRC_MRE_VMALARM_227_size "d"
#define TRC_MRE_VMALARM_227 TRC_MRE_VMALARM_227__enum,TRC_MRE_VMALARM_227_size

// TRC_MRE_VMALARM_231
#define TRC_MRE_VMALARM_231_size "d"
#define TRC_MRE_VMALARM_231 TRC_MRE_VMALARM_231__enum,TRC_MRE_VMALARM_231_size

// TRC_MRE_VMALARM_240
#define TRC_MRE_VMALARM_240_size "d"
#define TRC_MRE_VMALARM_240 TRC_MRE_VMALARM_240__enum,TRC_MRE_VMALARM_240_size

// TRC_MRE_VMALARM_250
#define TRC_MRE_VMALARM_250_size "dd"
#define TRC_MRE_VMALARM_250 TRC_MRE_VMALARM_250__enum,TRC_MRE_VMALARM_250_size

// TRC_MRE_VMALARM_280
#define TRC_MRE_VMALARM_280_size "d"
#define TRC_MRE_VMALARM_280 TRC_MRE_VMALARM_280__enum,TRC_MRE_VMALARM_280_size

// TRC_MRE_VMALARM_302
#define TRC_MRE_VMALARM_302_size "d"
#define TRC_MRE_VMALARM_302 TRC_MRE_VMALARM_302__enum,TRC_MRE_VMALARM_302_size

// TRC_MRE_VMALARM_343
#define TRC_MRE_VMALARM_343_size "d"
#define TRC_MRE_VMALARM_343 TRC_MRE_VMALARM_343__enum,TRC_MRE_VMALARM_343_size

// TRC_MRE_SSL_S
#define TRC_MRE_SSL_S_size "dd"
#define TRC_MRE_SSL_S TRC_MRE_SSL_S__enum,TRC_MRE_SSL_S_size

// TRC_MRE_SSL_E1
#define TRC_MRE_SSL_E1_size "dd"
#define TRC_MRE_SSL_E1 TRC_MRE_SSL_E1__enum,TRC_MRE_SSL_E1_size

// TRC_MRE_SSL_E2
#define TRC_MRE_SSL_E2_size "dd"
#define TRC_MRE_SSL_E2 TRC_MRE_SSL_E2__enum,TRC_MRE_SSL_E2_size

// TRC_MRE_SSL_E3
#define TRC_MRE_SSL_E3_size "dd"
#define TRC_MRE_SSL_E3 TRC_MRE_SSL_E3__enum,TRC_MRE_SSL_E3_size

// TRC_MRE_SSL_E4
#define TRC_MRE_SSL_E4_size "dd"
#define TRC_MRE_SSL_E4 TRC_MRE_SSL_E4__enum,TRC_MRE_SSL_E4_size

// TRC_MRE_SSL_E5
#define TRC_MRE_SSL_E5_size "dd"
#define TRC_MRE_SSL_E5 TRC_MRE_SSL_E5__enum,TRC_MRE_SSL_E5_size

// TRC_MRE_SSL_E6
#define TRC_MRE_SSL_E6_size "dd"
#define TRC_MRE_SSL_E6 TRC_MRE_SSL_E6__enum,TRC_MRE_SSL_E6_size

// TRC_MRE_SSL_E7
#define TRC_MRE_SSL_E7_size "dd"
#define TRC_MRE_SSL_E7 TRC_MRE_SSL_E7__enum,TRC_MRE_SSL_E7_size

// TRC_MRE_SSL_E8
#define TRC_MRE_SSL_E8_size "dd"
#define TRC_MRE_SSL_E8 TRC_MRE_SSL_E8__enum,TRC_MRE_SSL_E8_size

// TRC_MRE_SSL_E9
#define TRC_MRE_SSL_E9_size "dd"
#define TRC_MRE_SSL_E9 TRC_MRE_SSL_E9__enum,TRC_MRE_SSL_E9_size

// TRC_MRE_SSL_E
#define TRC_MRE_SSL_E_size "dd"
#define TRC_MRE_SSL_E TRC_MRE_SSL_E__enum,TRC_MRE_SSL_E_size

// TRC_MRE_SSL_LOG
#define TRC_MRE_SSL_LOG_size "dddddddd"
#define TRC_MRE_SSL_LOG TRC_MRE_SSL_LOG__enum,TRC_MRE_SSL_LOG_size

// TRC_MRE_OPERA_S
#define TRC_MRE_OPERA_S_size "dd"
#define TRC_MRE_OPERA_S TRC_MRE_OPERA_S__enum,TRC_MRE_OPERA_S_size

// TRC_MRE_OPERA_E1
#define TRC_MRE_OPERA_E1_size "dd"
#define TRC_MRE_OPERA_E1 TRC_MRE_OPERA_E1__enum,TRC_MRE_OPERA_E1_size

// TRC_MRE_OPERA_E2
#define TRC_MRE_OPERA_E2_size "dd"
#define TRC_MRE_OPERA_E2 TRC_MRE_OPERA_E2__enum,TRC_MRE_OPERA_E2_size

// TRC_MRE_OPERA_E3
#define TRC_MRE_OPERA_E3_size "dd"
#define TRC_MRE_OPERA_E3 TRC_MRE_OPERA_E3__enum,TRC_MRE_OPERA_E3_size

// TRC_MRE_OPERA_E4
#define TRC_MRE_OPERA_E4_size "dd"
#define TRC_MRE_OPERA_E4 TRC_MRE_OPERA_E4__enum,TRC_MRE_OPERA_E4_size

// TRC_MRE_OPERA_E5
#define TRC_MRE_OPERA_E5_size "dd"
#define TRC_MRE_OPERA_E5 TRC_MRE_OPERA_E5__enum,TRC_MRE_OPERA_E5_size

// TRC_MRE_OPERA_E
#define TRC_MRE_OPERA_E_size "dd"
#define TRC_MRE_OPERA_E TRC_MRE_OPERA_E__enum,TRC_MRE_OPERA_E_size

// TRC_MRE_OPERA_LOG
#define TRC_MRE_OPERA_LOG_size "dddddddd"
#define TRC_MRE_OPERA_LOG TRC_MRE_OPERA_LOG__enum,TRC_MRE_OPERA_LOG_size

// TRC_MRE_COMMON_UI_REG_FAIL
#define TRC_MRE_COMMON_UI_REG_FAIL_size "d"
#define TRC_MRE_COMMON_UI_REG_FAIL TRC_MRE_COMMON_UI_REG_FAIL__enum,TRC_MRE_COMMON_UI_REG_FAIL_size

// TRC_MRE_COMMON_UI_MIBR_CB_CANCEL
#define TRC_MRE_COMMON_UI_MIBR_CB_CANCEL_size "d"
#define TRC_MRE_COMMON_UI_MIBR_CB_CANCEL TRC_MRE_COMMON_UI_MIBR_CB_CANCEL__enum,TRC_MRE_COMMON_UI_MIBR_CB_CANCEL_size

// TRC_MRE_COMMON_UI_FINIALIZE_CANCEL
#define TRC_MRE_COMMON_UI_FINIALIZE_CANCEL_size "d"
#define TRC_MRE_COMMON_UI_FINIALIZE_CANCEL TRC_MRE_COMMON_UI_FINIALIZE_CANCEL__enum,TRC_MRE_COMMON_UI_FINIALIZE_CANCEL_size

// TRC_MRE_COMMON_UI_BASIC_INFO
#define TRC_MRE_COMMON_UI_BASIC_INFO_size "dd"
#define TRC_MRE_COMMON_UI_BASIC_INFO TRC_MRE_COMMON_UI_BASIC_INFO__enum,TRC_MRE_COMMON_UI_BASIC_INFO_size

// TRC_MRE_COMMON_UI_POPUP_INFO
#define TRC_MRE_COMMON_UI_POPUP_INFO_size "d"
#define TRC_MRE_COMMON_UI_POPUP_INFO TRC_MRE_COMMON_UI_POPUP_INFO__enum,TRC_MRE_COMMON_UI_POPUP_INFO_size

// TRC_MRE_COMMON_UI_CONFIRM_INFO
#define TRC_MRE_COMMON_UI_CONFIRM_INFO_size "dd"
#define TRC_MRE_COMMON_UI_CONFIRM_INFO TRC_MRE_COMMON_UI_CONFIRM_INFO__enum,TRC_MRE_COMMON_UI_CONFIRM_INFO_size

// TRC_MRE_COMMON_UI_CONFIRM_GET_CUR_HANDLE_FAIL
#define TRC_MRE_COMMON_UI_CONFIRM_GET_CUR_HANDLE_FAIL_size ""
#define TRC_MRE_COMMON_UI_CONFIRM_GET_CUR_HANDLE_FAIL TRC_MRE_COMMON_UI_CONFIRM_GET_CUR_HANDLE_FAIL__enum,TRC_MRE_COMMON_UI_CONFIRM_GET_CUR_HANDLE_FAIL_size

// TRC_MRE_COMMON_UI_CONFIRM_GET_MEM_FAIL
#define TRC_MRE_COMMON_UI_CONFIRM_GET_MEM_FAIL_size ""
#define TRC_MRE_COMMON_UI_CONFIRM_GET_MEM_FAIL TRC_MRE_COMMON_UI_CONFIRM_GET_MEM_FAIL__enum,TRC_MRE_COMMON_UI_CONFIRM_GET_MEM_FAIL_size

// TRC_MRE_COMMON_UI_CONFIRM_SAVE_RES_FAIL
#define TRC_MRE_COMMON_UI_CONFIRM_SAVE_RES_FAIL_size ""
#define TRC_MRE_COMMON_UI_CONFIRM_SAVE_RES_FAIL TRC_MRE_COMMON_UI_CONFIRM_SAVE_RES_FAIL__enum,TRC_MRE_COMMON_UI_CONFIRM_SAVE_RES_FAIL_size

// TRC_MRE_COMMON_UI_CONFIRM_RESLEASE_RES_FAIL
#define TRC_MRE_COMMON_UI_CONFIRM_RESLEASE_RES_FAIL_size "d"
#define TRC_MRE_COMMON_UI_CONFIRM_RESLEASE_RES_FAIL TRC_MRE_COMMON_UI_CONFIRM_RESLEASE_RES_FAIL__enum,TRC_MRE_COMMON_UI_CONFIRM_RESLEASE_RES_FAIL_size

// TRC_MRE_COMMON_UI_CONFIRM_POPUP_INFO
#define TRC_MRE_COMMON_UI_CONFIRM_POPUP_INFO_size "dd"
#define TRC_MRE_COMMON_UI_CONFIRM_POPUP_INFO TRC_MRE_COMMON_UI_CONFIRM_POPUP_INFO__enum,TRC_MRE_COMMON_UI_CONFIRM_POPUP_INFO_size

// TRC_MRE_COMMON_UI_CONFIRM_USER_CB_GET_RES_FAIL
#define TRC_MRE_COMMON_UI_CONFIRM_USER_CB_GET_RES_FAIL_size "d"
#define TRC_MRE_COMMON_UI_CONFIRM_USER_CB_GET_RES_FAIL TRC_MRE_COMMON_UI_CONFIRM_USER_CB_GET_RES_FAIL__enum,TRC_MRE_COMMON_UI_CONFIRM_USER_CB_GET_RES_FAIL_size

// TRC_MRE_COMMON_UI_CONFIRM_USER_CB_WRONG_EVT_ID
#define TRC_MRE_COMMON_UI_CONFIRM_USER_CB_WRONG_EVT_ID_size "dd"
#define TRC_MRE_COMMON_UI_CONFIRM_USER_CB_WRONG_EVT_ID TRC_MRE_COMMON_UI_CONFIRM_USER_CB_WRONG_EVT_ID__enum,TRC_MRE_COMMON_UI_CONFIRM_USER_CB_WRONG_EVT_ID_size

// TRC_MRE_COMMON_UI_CONFIRM_RELEASE_RES_FAIL
#define TRC_MRE_COMMON_UI_CONFIRM_RELEASE_RES_FAIL_size "d"
#define TRC_MRE_COMMON_UI_CONFIRM_RELEASE_RES_FAIL TRC_MRE_COMMON_UI_CONFIRM_RELEASE_RES_FAIL__enum,TRC_MRE_COMMON_UI_CONFIRM_RELEASE_RES_FAIL_size

// TRC_MRE_COMMON_UI_CANCEL_GET_PRO_FAIL
#define TRC_MRE_COMMON_UI_CANCEL_GET_PRO_FAIL_size "d"
#define TRC_MRE_COMMON_UI_CANCEL_GET_PRO_FAIL TRC_MRE_COMMON_UI_CANCEL_GET_PRO_FAIL__enum,TRC_MRE_COMMON_UI_CANCEL_GET_PRO_FAIL_size

// TRC_MRE_COMMON_UI_CANCEL_FROM_OTHER_PROCESS
#define TRC_MRE_COMMON_UI_CANCEL_FROM_OTHER_PROCESS_size "dd"
#define TRC_MRE_COMMON_UI_CANCEL_FROM_OTHER_PROCESS TRC_MRE_COMMON_UI_CANCEL_FROM_OTHER_PROCESS__enum,TRC_MRE_COMMON_UI_CANCEL_FROM_OTHER_PROCESS_size

// TRC_MRE_COMMON_UI_CANCEL_GET_RES_FAIL
#define TRC_MRE_COMMON_UI_CANCEL_GET_RES_FAIL_size "d"
#define TRC_MRE_COMMON_UI_CANCEL_GET_RES_FAIL TRC_MRE_COMMON_UI_CANCEL_GET_RES_FAIL__enum,TRC_MRE_COMMON_UI_CANCEL_GET_RES_FAIL_size

// TRC_MRE_COMMON_UI_CANCEL_RELEASE_RES_FAIL
#define TRC_MRE_COMMON_UI_CANCEL_RELEASE_RES_FAIL_size "d"
#define TRC_MRE_COMMON_UI_CANCEL_RELEASE_RES_FAIL TRC_MRE_COMMON_UI_CANCEL_RELEASE_RES_FAIL__enum,TRC_MRE_COMMON_UI_CANCEL_RELEASE_RES_FAIL_size

// TRC_MRE_VMSOCK_DIS_WLAN_S
#define TRC_MRE_VMSOCK_DIS_WLAN_S_size "dd"
#define TRC_MRE_VMSOCK_DIS_WLAN_S TRC_MRE_VMSOCK_DIS_WLAN_S__enum,TRC_MRE_VMSOCK_DIS_WLAN_S_size

// TRC_MRE_VMSOCK_DIS_WLAN_E1
#define TRC_MRE_VMSOCK_DIS_WLAN_E1_size "dd"
#define TRC_MRE_VMSOCK_DIS_WLAN_E1 TRC_MRE_VMSOCK_DIS_WLAN_E1__enum,TRC_MRE_VMSOCK_DIS_WLAN_E1_size

// TRC_MRE_VMSOCK_DIS_WLAN_E2
#define TRC_MRE_VMSOCK_DIS_WLAN_E2_size "dd"
#define TRC_MRE_VMSOCK_DIS_WLAN_E2 TRC_MRE_VMSOCK_DIS_WLAN_E2__enum,TRC_MRE_VMSOCK_DIS_WLAN_E2_size

// TRC_MRE_VMSOCK_DIS_WLAN_E3
#define TRC_MRE_VMSOCK_DIS_WLAN_E3_size "dd"
#define TRC_MRE_VMSOCK_DIS_WLAN_E3 TRC_MRE_VMSOCK_DIS_WLAN_E3__enum,TRC_MRE_VMSOCK_DIS_WLAN_E3_size

// TRC_MRE_VMSOCK_DIS_WLAN_E4
#define TRC_MRE_VMSOCK_DIS_WLAN_E4_size "dd"
#define TRC_MRE_VMSOCK_DIS_WLAN_E4 TRC_MRE_VMSOCK_DIS_WLAN_E4__enum,TRC_MRE_VMSOCK_DIS_WLAN_E4_size

// TRC_MRE_VMSOCK_DIS_WLAN_E5
#define TRC_MRE_VMSOCK_DIS_WLAN_E5_size "dd"
#define TRC_MRE_VMSOCK_DIS_WLAN_E5 TRC_MRE_VMSOCK_DIS_WLAN_E5__enum,TRC_MRE_VMSOCK_DIS_WLAN_E5_size

// TRC_MRE_VMSOCK_DIS_WLAN_E
#define TRC_MRE_VMSOCK_DIS_WLAN_E_size "dd"
#define TRC_MRE_VMSOCK_DIS_WLAN_E TRC_MRE_VMSOCK_DIS_WLAN_E__enum,TRC_MRE_VMSOCK_DIS_WLAN_E_size

// TRC_MRE_VMSOCK_DIS_WLAN_LOG
#define TRC_MRE_VMSOCK_DIS_WLAN_LOG_size "dddddddd"
#define TRC_MRE_VMSOCK_DIS_WLAN_LOG TRC_MRE_VMSOCK_DIS_WLAN_LOG__enum,TRC_MRE_VMSOCK_DIS_WLAN_LOG_size

// TRC_MRE_ZLIB_S
#define TRC_MRE_ZLIB_S_size "dd"
#define TRC_MRE_ZLIB_S TRC_MRE_ZLIB_S__enum,TRC_MRE_ZLIB_S_size

// TRC_MRE_ZLIB_E1
#define TRC_MRE_ZLIB_E1_size "dd"
#define TRC_MRE_ZLIB_E1 TRC_MRE_ZLIB_E1__enum,TRC_MRE_ZLIB_E1_size

// TRC_MRE_ZLIB_E2
#define TRC_MRE_ZLIB_E2_size "dd"
#define TRC_MRE_ZLIB_E2 TRC_MRE_ZLIB_E2__enum,TRC_MRE_ZLIB_E2_size

// TRC_MRE_ZLIB_E3
#define TRC_MRE_ZLIB_E3_size "dd"
#define TRC_MRE_ZLIB_E3 TRC_MRE_ZLIB_E3__enum,TRC_MRE_ZLIB_E3_size

// TRC_MRE_ZLIB_E4
#define TRC_MRE_ZLIB_E4_size "dd"
#define TRC_MRE_ZLIB_E4 TRC_MRE_ZLIB_E4__enum,TRC_MRE_ZLIB_E4_size

// TRC_MRE_ZLIB_E5
#define TRC_MRE_ZLIB_E5_size "dd"
#define TRC_MRE_ZLIB_E5 TRC_MRE_ZLIB_E5__enum,TRC_MRE_ZLIB_E5_size

// TRC_MRE_ZLIB_E
#define TRC_MRE_ZLIB_E_size "dd"
#define TRC_MRE_ZLIB_E TRC_MRE_ZLIB_E__enum,TRC_MRE_ZLIB_E_size

// TRC_MRE_ZLIB_LOG
#define TRC_MRE_ZLIB_LOG_size "dddddddd"
#define TRC_MRE_ZLIB_LOG TRC_MRE_ZLIB_LOG__enum,TRC_MRE_ZLIB_LOG_size


#endif // MMI_MRE_TRC_GEN.H
