Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\psf\home\coding\fpga\VGATest\vga_controller.vhd" into library work
Parsing entity <vga_controller>.
Parsing architecture <Behavioral> of entity <vga_controller>.
Parsing VHDL file "\\psf\home\coding\fpga\VGATest\samuirai.vhd" into library work
Parsing package <samuirai>.
Parsing package body <samuirai>.
Parsing VHDL file "\\psf\home\coding\fpga\Binary7SegCounter\sevenSegment.vhd" into library work
Parsing entity <sevenSegment>.
Parsing architecture <Behavioral> of entity <sevensegment>.
WARNING:HDLCompiler:1369 - "\\psf\home\coding\fpga\Binary7SegCounter\sevenSegment.vhd" Line 40: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "\\psf\home\coding\fpga\Binary7SegCounter\clockDivider2.vhd" into library work
Parsing entity <clockDivider>.
Parsing architecture <Behavioral> of entity <clockdivider>.
WARNING:HDLCompiler:1369 - "\\psf\home\coding\fpga\Binary7SegCounter\clockDivider2.vhd" Line 43: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "\\psf\home\coding\fpga\VGATest\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <clockDivider> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <sevenSegment> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 131: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 132: clk2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 160: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 161: clk4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 209: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 211: clk4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 251: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\\psf\home\coding\fpga\VGATest\main.vhd" Line 252: clk4 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "//psf/home/coding/fpga/vgatest/main.vhd".
WARNING:Xst:647 - Input <btnl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <MemAdr[26]_dff_10_OUT>.
    Found 1-bit register for signal <MemClk_clk2_DFF_73_q>.
    Found 1-bit register for signal <MemAdv_clk2_DFF_74_q>.
    Found 1-bit register for signal <RamCE_clk2_DFF_75_q>.
    Found 1-bit register for signal <MemOE_clk2_DFF_76_q>.
    Found 1-bit register for signal <MemWR_clk2_DFF_77_q>.
    Found 1-bit register for signal <RamCRE_clk2_DFF_78_q>.
    Found 1-bit register for signal <RamUB_clk2_DFF_79_q>.
    Found 1-bit register for signal <RamLB_clk2_DFF_80_q>.
    Found 8-bit register for signal <led[7]_dff_11_OUT>.
    Found 3-bit register for signal <GND_6_o_dff_12_OUT>.
    Found 3-bit register for signal <GND_6_o_dff_13_OUT>.
    Found 2-bit register for signal <GND_6_o_dff_14_OUT>.
    Found 16-bit register for signal <Data>.
    Found 27-bit register for signal <MemAdr[26]_dff_54_OUT>.
    Found 1-bit register for signal <MemClk_clk4_DFF_84_q>.
    Found 1-bit register for signal <MemAdv_clk4_DFF_85_q>.
    Found 1-bit register for signal <RamCE_clk4_DFF_86_q>.
    Found 1-bit register for signal <MemOE_clk4_DFF_87_q>.
    Found 1-bit register for signal <MemWR_clk4_DFF_88_q>.
    Found 1-bit register for signal <RamCRE_clk4_DFF_89_q>.
    Found 1-bit register for signal <RamUB_clk4_DFF_90_q>.
    Found 1-bit register for signal <RamLB_clk4_DFF_91_q>.
    Found 8-bit register for signal <led[7]_dff_64_OUT>.
    Found 3-bit register for signal <vgaRed[2]_dff_66_OUT>.
    Found 3-bit register for signal <vgaGreen[2]_dff_68_OUT>.
    Found 2-bit register for signal <vgaBlue[1]_dff_70_OUT>.
    Found 4-bit register for signal <z1[3]_dff_72_OUT>.
    Found 4-bit register for signal <z2[3]_dff_74_OUT>.
    Found 4-bit register for signal <z3[3]_dff_76_OUT>.
    Found 4-bit register for signal <z4[3]_dff_78_OUT>.
    Found 10-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 3-bit register for signal <GND_6_o_dff_82_OUT>.
    Found 1-bit register for signal <MemClk_clk4_DFF_111_q>.
    Found 1-bit register for signal <MemAdv_clk4_DFF_112_q>.
    Found 1-bit register for signal <RamCE_clk4_DFF_113_q>.
    Found 1-bit register for signal <MemOE_clk4_DFF_114_q>.
    Found 1-bit register for signal <MemWR_clk4_DFF_115_q>.
    Found 1-bit register for signal <RamCRE_clk4_DFF_116_q>.
    Found 1-bit register for signal <RamUB_clk4_DFF_117_q>.
    Found 1-bit register for signal <RamLB_clk4_DFF_118_q>.
    Found 8-bit register for signal <led[7]_dff_127_OUT>.
    Found 3-bit register for signal <GND_6_o_dff_143_OUT>.
    Found 10-bit register for signal <x2>.
    Found 9-bit register for signal <y2>.
    Found 1-bit register for signal <GND_60_o_clk4_DFF_128>.
    Found 1-bit register for signal <GND_62_o_clk4_DFF_129>.
    Found 1-bit register for signal <MemClk>.
    Found 1-bit register for signal <MemAdv>.
    Found 1-bit register for signal <RamCE>.
    Found 1-bit register for signal <Z_6_o_clk4_DFF_122_q>.
    Found 1-bit register for signal <MemWR>.
    Found 1-bit register for signal <RamCRE>.
    Found 1-bit register for signal <Z_6_o_clk4_DFF_125_q>.
    Found 1-bit register for signal <Z_6_o_clk4_DFF_126_q>.
    Found 1-bit register for signal <GND_58_o_clk4_DFF_127>.
    Found 1-bit register for signal <MemAdr<26>>.
    Found 1-bit register for signal <MemAdr<25>>.
    Found 1-bit register for signal <MemAdr<24>>.
    Found 1-bit register for signal <MemAdr<23>>.
    Found 1-bit register for signal <MemAdr<22>>.
    Found 1-bit register for signal <MemAdr<21>>.
    Found 1-bit register for signal <MemAdr<20>>.
    Found 1-bit register for signal <MemAdr<19>>.
    Found 1-bit register for signal <MemAdr<18>>.
    Found 1-bit register for signal <MemAdr<17>>.
    Found 1-bit register for signal <MemAdr<16>>.
    Found 1-bit register for signal <MemAdr<15>>.
    Found 1-bit register for signal <MemAdr<14>>.
    Found 1-bit register for signal <MemAdr<13>>.
    Found 1-bit register for signal <MemAdr<12>>.
    Found 1-bit register for signal <MemAdr<11>>.
    Found 1-bit register for signal <MemAdr<10>>.
    Found 1-bit register for signal <MemAdr<9>>.
    Found 1-bit register for signal <MemAdr<8>>.
    Found 1-bit register for signal <MemAdr<7>>.
    Found 1-bit register for signal <MemAdr<6>>.
    Found 1-bit register for signal <MemAdr<5>>.
    Found 1-bit register for signal <MemAdr<4>>.
    Found 1-bit register for signal <MemAdr<3>>.
    Found 1-bit register for signal <MemAdr<2>>.
    Found 1-bit register for signal <MemAdr<1>>.
    Found 1-bit register for signal <MemAdr<0>>.
    Found 1-bit register for signal <vgaRed<2>>.
    Found 1-bit register for signal <vgaRed<1>>.
    Found 1-bit register for signal <vgaRed<0>>.
    Found 1-bit register for signal <vgaGreen<2>>.
    Found 1-bit register for signal <vgaGreen<1>>.
    Found 1-bit register for signal <vgaGreen<0>>.
    Found 1-bit register for signal <vgaBlue<1>>.
    Found 1-bit register for signal <vgaBlue<0>>.
    Found 1-bit register for signal <z1<3>>.
    Found 1-bit register for signal <z1<2>>.
    Found 1-bit register for signal <z1<1>>.
    Found 1-bit register for signal <z1<0>>.
    Found 1-bit register for signal <z2<3>>.
    Found 1-bit register for signal <z2<2>>.
    Found 1-bit register for signal <z2<1>>.
    Found 1-bit register for signal <z2<0>>.
    Found 1-bit register for signal <z3<3>>.
    Found 1-bit register for signal <z3<2>>.
    Found 1-bit register for signal <z3<1>>.
    Found 1-bit register for signal <z3<0>>.
    Found 1-bit register for signal <z4<3>>.
    Found 1-bit register for signal <z4<2>>.
    Found 1-bit register for signal <z4<1>>.
    Found 1-bit register for signal <z4<0>>.
    Found 1-bit register for signal <led<7>>.
    Found 1-bit register for signal <led<6>>.
    Found 1-bit register for signal <led<5>>.
    Found 1-bit register for signal <led<4>>.
    Found 1-bit register for signal <led<3>>.
    Found 1-bit register for signal <led<2>>.
    Found 1-bit register for signal <led<1>>.
    Found 1-bit register for signal <led<0>>.
    Found 1-bit register for signal <Status<2>>.
    Found 1-bit register for signal <Status<1>>.
    Found 1-bit register for signal <Status<0>>.
    Found 15-bit subtractor for signal <GND_6_o_GND_6_o_sub_23_OUT> created at line 186.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_28_OUT> created at line 187.
    Found 15-bit subtractor for signal <GND_6_o_GND_6_o_sub_88_OUT> created at line 230.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_93_OUT> created at line 231.
    Found 10-bit adder for signal <x[9]_GND_6_o_add_35_OUT> created at line 195.
    Found 9-bit adder for signal <y[8]_GND_6_o_add_37_OUT> created at line 199.
    Found 10-bit adder for signal <x2[9]_GND_6_o_add_100_OUT> created at line 239.
    Found 9-bit adder for signal <y2[8]_GND_6_o_add_102_OUT> created at line 243.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_35_OUT<3:0>> created at line 188.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_100_OUT<3:0>> created at line 232.
    Found 4x10-bit multiplier for signal <y[8]_PWR_6_o_MuLt_21_OUT> created at line 186.
    Found 4x7-bit multiplier for signal <GND_6_o_PWR_6_o_MuLt_26_OUT> created at line 187.
    Found 4x4-bit multiplier for signal <GND_6_o_PWR_6_o_MuLt_33_OUT> created at line 188.
    Found 4x10-bit multiplier for signal <y2[8]_PWR_6_o_MuLt_86_OUT> created at line 230.
    Found 4x7-bit multiplier for signal <GND_6_o_PWR_6_o_MuLt_91_OUT> created at line 231.
    Found 4x4-bit multiplier for signal <GND_6_o_PWR_6_o_MuLt_98_OUT> created at line 232.
    Found 1-bit 4-to-1 multiplexer for signal <_n0663> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0665> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0667> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0669> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0671> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0673> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0675> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0677> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0679> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0681> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0683> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0685> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0687> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0689> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0691> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <_n0693> created at line 131.
    Found 1-bit tristate buffer for signal <MemOE> created at line 125
    Found 1-bit tristate buffer for signal <RamUB> created at line 125
    Found 1-bit tristate buffer for signal <RamLB> created at line 125
    Found 10-bit comparator greater for signal <x[9]_PWR_6_o_LessThan_17_o> created at line 162
    Found 9-bit comparator greater for signal <GND_6_o_y[8]_LessThan_18_o> created at line 163
    Found 9-bit comparator greater for signal <y[8]_PWR_6_o_LessThan_19_o> created at line 163
    Found 9-bit comparator greater for signal <y[8]_PWR_6_o_LessThan_37_o> created at line 198
    Found 10-bit comparator greater for signal <x2[9]_PWR_6_o_LessThan_85_o> created at line 212
    Found 9-bit comparator greater for signal <y2[8]_PWR_6_o_LessThan_102_o> created at line 242
    WARNING:Xst:2404 -  FFs/Latches <_i000076<1:1>> (without init value) have a constant value of 1 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000076<1:3>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000078<1:1>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000078<1:3>> (without init value) have a constant value of 1 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000080<1:1>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000080<1:2>> (without init value) have a constant value of 1 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000080<2:2>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000074<1:1>> (without init value) have a constant value of 1 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000074<1:2>> (without init value) have a constant value of 0 in block <main>.
    WARNING:Xst:2404 -  FFs/Latches <_i000074<2:2>> (without init value) have a constant value of 1 in block <main>.
    Summary:
	inferred   6 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 267 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 111 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <main> synthesized.

Synthesizing Unit <clockDivider>.
    Related source file is "//psf/home/coding/fpga/binary7segcounter/clockdivider2.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 16-bit register for signal <COUNT1>.
    Found 16-bit adder for signal <COUNT1[15]_GND_7_o_add_0_OUT> created at line 46.
    Found 16-bit comparator greater for signal <COUNT1[15]_GND_7_o_LessThan_2_o> created at line 47
    Found 16-bit comparator greater for signal <n0006> created at line 52
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clockDivider> synthesized.

Synthesizing Unit <vga_controller>.
    Related source file is "//psf/home/coding/fpga/vgatest/vga_controller.vhd".
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_45_o_add_3_OUT> created at line 104.
    Found 11-bit adder for signal <vcounter[10]_GND_45_o_add_9_OUT> created at line 121.
    Found 11-bit comparator lessequal for signal <n0015> created at line 134
    Found 11-bit comparator greater for signal <hcounter[10]_GND_45_o_LessThan_16_o> created at line 134
    Found 11-bit comparator lessequal for signal <n0021> created at line 150
    Found 11-bit comparator greater for signal <vcounter[10]_GND_45_o_LessThan_18_o> created at line 150
    Found 11-bit comparator greater for signal <hcounter[10]_GND_45_o_LessThan_19_o> created at line 159
    Found 11-bit comparator greater for signal <vcounter[10]_GND_45_o_LessThan_20_o> created at line 159
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_controller> synthesized.

Synthesizing Unit <sevenSegment>.
    Related source file is "//psf/home/coding/fpga/binary7segcounter/sevensegment.vhd".
    Found 8-bit register for signal <out1>.
    Found 2-bit register for signal <COUNT1>.
    Found 4-bit register for signal <out2>.
    Found 2-bit adder for signal <COUNT1[1]_GND_46_o_add_16_OUT> created at line 117.
    Found 4x4-bit Read Only RAM for signal <out2[3]_PWR_24_o_mux_14_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <out1[0]_in4[3]_mux_15_OUT> created at line 98.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sevenSegment> synthesized.

Synthesizing Unit <div_9u_10u>.
    Related source file is "".
    Found 19-bit adder for signal <n0374> created at line 0.
    Found 19-bit adder for signal <GND_47_o_b[9]_add_1_OUT> created at line 0.
    Found 18-bit adder for signal <n0378> created at line 0.
    Found 18-bit adder for signal <GND_47_o_b[9]_add_3_OUT> created at line 0.
    Found 17-bit adder for signal <n0382> created at line 0.
    Found 17-bit adder for signal <GND_47_o_b[9]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <n0386> created at line 0.
    Found 16-bit adder for signal <GND_47_o_b[9]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <n0390> created at line 0.
    Found 15-bit adder for signal <GND_47_o_b[9]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <n0394> created at line 0.
    Found 14-bit adder for signal <GND_47_o_b[9]_add_11_OUT> created at line 0.
    Found 13-bit adder for signal <n0398> created at line 0.
    Found 13-bit adder for signal <GND_47_o_b[9]_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <n0402> created at line 0.
    Found 12-bit adder for signal <GND_47_o_b[9]_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <n0406> created at line 0.
    Found 11-bit adder for signal <GND_47_o_b[9]_add_17_OUT> created at line 0.
    Found 19-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  81 Multiplexer(s).
Unit <div_9u_10u> synthesized.

Synthesizing Unit <div_15s_8s>.
    Related source file is "".
    Found 15-bit subtractor for signal <a[14]_unary_minus_1_OUT> created at line 0.
    Found 8-bit subtractor for signal <b[7]_unary_minus_3_OUT> created at line 0.
    Found 23-bit adder for signal <n0729> created at line 0.
    Found 23-bit adder for signal <GND_49_o_b[7]_add_5_OUT> created at line 0.
    Found 22-bit adder for signal <n0733> created at line 0.
    Found 22-bit adder for signal <GND_49_o_b[7]_add_7_OUT> created at line 0.
    Found 21-bit adder for signal <n0737> created at line 0.
    Found 21-bit adder for signal <GND_49_o_b[7]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <n0741> created at line 0.
    Found 20-bit adder for signal <GND_49_o_b[7]_add_11_OUT> created at line 0.
    Found 19-bit adder for signal <n0745> created at line 0.
    Found 19-bit adder for signal <GND_49_o_b[7]_add_13_OUT> created at line 0.
    Found 18-bit adder for signal <n0749> created at line 0.
    Found 18-bit adder for signal <GND_49_o_b[7]_add_15_OUT> created at line 0.
    Found 17-bit adder for signal <n0753> created at line 0.
    Found 17-bit adder for signal <GND_49_o_b[7]_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <n0757> created at line 0.
    Found 16-bit adder for signal <GND_49_o_b[7]_add_19_OUT> created at line 0.
    Found 15-bit adder for signal <n0761> created at line 0.
    Found 15-bit adder for signal <a[14]_b[7]_add_21_OUT> created at line 0.
    Found 15-bit adder for signal <n0765> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_49_o_add_23_OUT> created at line 0.
    Found 15-bit adder for signal <n0769> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_49_o_add_25_OUT> created at line 0.
    Found 15-bit adder for signal <n0773> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_49_o_add_27_OUT> created at line 0.
    Found 15-bit adder for signal <n0777> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_49_o_add_29_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <n0781> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_49_o_add_31_OUT[14:0]> created at line 0.
    Found 15-bit adder for signal <n0785> created at line 0.
    Found 15-bit adder for signal <a[14]_GND_49_o_add_33_OUT[14:0]> created at line 0.
    Found 16-bit adder for signal <GND_49_o_BUS_0001_add_36_OUT[15:0]> created at line 0.
    Found 23-bit comparator greater for signal <BUS_0001_INV_503_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0002_INV_502_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0003_INV_501_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0004_INV_500_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0005_INV_499_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0006_INV_498_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0007_INV_497_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0008_INV_496_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0009_INV_495_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0010_INV_494_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0011_INV_493_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0012_INV_492_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0013_INV_491_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0014_INV_490_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0015_INV_489_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0016_INV_488_o> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred 186 Multiplexer(s).
Unit <div_15s_8s> synthesized.

Synthesizing Unit <div_16s_5s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 21-bit adder for signal <n0761> created at line 0.
    Found 21-bit adder for signal <GND_53_o_b[4]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <n0765> created at line 0.
    Found 20-bit adder for signal <GND_53_o_b[4]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <n0769> created at line 0.
    Found 19-bit adder for signal <GND_53_o_b[4]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <n0773> created at line 0.
    Found 18-bit adder for signal <GND_53_o_b[4]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <n0777> created at line 0.
    Found 17-bit adder for signal <GND_53_o_b[4]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <n0781> created at line 0.
    Found 16-bit adder for signal <a[15]_b[4]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <n0785> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <n0789> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <n0793> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <n0797> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <n0801> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <n0805> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_27_OUT> created at line 0.
    Found 16-bit adder for signal <n0809> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_29_OUT> created at line 0.
    Found 16-bit adder for signal <n0813> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_31_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <n0817> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_33_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <n0821> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_53_o_add_35_OUT[15:0]> created at line 0.
    Found 17-bit adder for signal <GND_53_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 21-bit comparator greater for signal <BUS_0001_INV_845_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0002_INV_844_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0003_INV_843_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0004_INV_842_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0005_INV_841_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0006_INV_840_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0007_INV_839_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0008_INV_838_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0009_INV_837_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0010_INV_836_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0011_INV_835_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0012_INV_834_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0013_INV_833_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0014_INV_832_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0015_INV_831_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0016_INV_830_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_829_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 214 Multiplexer(s).
Unit <div_16s_5s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 6
 10x4-bit multiplier                                   : 2
 4x4-bit multiplier                                    : 2
 7x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 188
 10-bit adder                                          : 2
 11-bit adder                                          : 6
 12-bit adder                                          : 4
 13-bit adder                                          : 4
 14-bit adder                                          : 4
 15-bit adder                                          : 32
 15-bit subtractor                                     : 4
 16-bit adder                                          : 57
 16-bit subtractor                                     : 4
 17-bit adder                                          : 14
 18-bit adder                                          : 12
 19-bit adder                                          : 12
 2-bit adder                                           : 1
 20-bit adder                                          : 8
 21-bit adder                                          : 8
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 2
# Registers                                            : 133
 1-bit register                                        : 103
 10-bit register                                       : 2
 11-bit register                                       : 2
 16-bit register                                       : 4
 2-bit register                                        : 3
 27-bit register                                       : 2
 3-bit register                                        : 6
 4-bit register                                        : 5
 8-bit register                                        : 4
 9-bit register                                        : 2
# Comparators                                          : 104
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator greater                             : 16
 15-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 32
 16-bit comparator lessequal                           : 2
 17-bit comparator greater                             : 4
 17-bit comparator lessequal                           : 2
 18-bit comparator greater                             : 4
 18-bit comparator lessequal                           : 2
 19-bit comparator greater                             : 4
 19-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 4
 21-bit comparator greater                             : 4
 22-bit comparator greater                             : 2
 23-bit comparator greater                             : 2
 9-bit comparator greater                              : 4
# Multiplexers                                         : 1076
 1-bit 2-to-1 multiplexer                              : 993
 1-bit 4-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 11
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 3
 27-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clockDivider>.
The following registers are absorbed into counter <COUNT1>: 1 register on signal <COUNT1>.
Unit <clockDivider> synthesized (advanced).

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
The following registers are absorbed into counter <x2>: 1 register on signal <x2>.
The following registers are absorbed into counter <y2>: 1 register on signal <y2>.
	Multiplier <Mmult_GND_6_o_PWR_6_o_MuLt_33_OUT> in block <main> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_35_OUT<3:0>> in block <main> are combined into a MAC<Maddsub_GND_6_o_PWR_6_o_MuLt_33_OUT>.
	Multiplier <Mmult_GND_6_o_PWR_6_o_MuLt_98_OUT> in block <main> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_100_OUT<3:0>> in block <main> are combined into a MAC<Maddsub_GND_6_o_PWR_6_o_MuLt_98_OUT>.
	Multiplier <Mmult_GND_6_o_PWR_6_o_MuLt_26_OUT> in block <main> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_28_OUT> in block <main> are combined into a MAC<Maddsub_GND_6_o_PWR_6_o_MuLt_26_OUT>.
	Multiplier <Mmult_GND_6_o_PWR_6_o_MuLt_91_OUT> in block <main> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_93_OUT> in block <main> are combined into a MAC<Maddsub_GND_6_o_PWR_6_o_MuLt_91_OUT>.
	Multiplier <Mmult_y[8]_PWR_6_o_MuLt_21_OUT> in block <main> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_23_OUT> in block <main> are combined into a MAC<Maddsub_y[8]_PWR_6_o_MuLt_21_OUT>.
	Multiplier <Mmult_y2[8]_PWR_6_o_MuLt_86_OUT> in block <main> and adder/subtractor <Msub_GND_6_o_GND_6_o_sub_88_OUT> in block <main> are combined into a MAC<Maddsub_y2[8]_PWR_6_o_MuLt_86_OUT>.
Unit <main> synthesized (advanced).

Synthesizing (advanced) Unit <sevenSegment>.
The following registers are absorbed into counter <COUNT1>: 1 register on signal <COUNT1>.
INFO:Xst:3231 - The small RAM <Mram_out2[3]_PWR_24_o_mux_14_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <COUNT1>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sevenSegment> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 10x4-to-15-bit MAC                                    : 2
 4x4-to-4-bit MAC                                      : 2
 7x4-to-16-bit MAC                                     : 2
# Adders/Subtractors                                   : 92
 15-bit adder carry in                                 : 30
 15-bit subtractor                                     : 2
 16-bit adder                                          : 2
 16-bit adder carry in                                 : 32
 16-bit subtractor                                     : 2
 17-bit adder                                          : 2
 5-bit subtractor                                      : 2
 8-bit subtractor                                      : 2
 9-bit adder carry in                                  : 18
# Counters                                             : 10
 10-bit up counter                                     : 2
 11-bit up counter                                     : 2
 16-bit up counter                                     : 3
 2-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 247
 Flip-Flops                                            : 247
# Comparators                                          : 104
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator greater                             : 16
 15-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 32
 16-bit comparator lessequal                           : 2
 17-bit comparator greater                             : 4
 17-bit comparator lessequal                           : 2
 18-bit comparator greater                             : 4
 18-bit comparator lessequal                           : 2
 19-bit comparator greater                             : 4
 19-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 4
 21-bit comparator greater                             : 4
 22-bit comparator greater                             : 2
 23-bit comparator greater                             : 2
 9-bit comparator greater                              : 4
# Multiplexers                                         : 1070
 1-bit 2-to-1 multiplexer                              : 993
 1-bit 4-to-1 multiplexer                              : 16
 15-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 11
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 3
 27-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 12
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <GND_62_o_clk4_DFF_129> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <GND_60_o_clk4_DFF_128> <GND_58_o_clk4_DFF_127> 
INFO:Xst:2261 - The FF/Latch <Data_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_10> 
INFO:Xst:2261 - The FF/Latch <Data_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_8> 
INFO:Xst:2261 - The FF/Latch <Data_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_11> 
INFO:Xst:2261 - The FF/Latch <Data_4> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_12> 
INFO:Xst:2261 - The FF/Latch <Data_5> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_13> 
INFO:Xst:2261 - The FF/Latch <Data_6> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_14> 
INFO:Xst:2261 - The FF/Latch <Data_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_15> 
INFO:Xst:2261 - The FF/Latch <Data_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Data_9> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    z4_3 in unit <main>
    z3_3 in unit <main>
    z2_3 in unit <main>
    Status_0 in unit <main>
    z1_3 in unit <main>
    vgaBlue_0 in unit <main>
    vgaGreen_0 in unit <main>
    vgaRed_0 in unit <main>
    MemAdr_0 in unit <main>
    led_0 in unit <main>
    MemWR in unit <main>
    RamCE in unit <main>
    RamCRE in unit <main>
    MemAdv in unit <main>
    MemClk in unit <main>
    Status_2 in unit <main>
    Status_1 in unit <main>
    led_1 in unit <main>
    led_2 in unit <main>
    led_3 in unit <main>
    led_4 in unit <main>
    led_5 in unit <main>
    led_6 in unit <main>
    z4_0 in unit <main>
    z4_1 in unit <main>
    led_7 in unit <main>
    z4_2 in unit <main>
    z3_1 in unit <main>
    z3_2 in unit <main>
    z3_0 in unit <main>
    z2_0 in unit <main>
    z2_2 in unit <main>
    z2_1 in unit <main>
    z1_0 in unit <main>
    z1_1 in unit <main>
    z1_2 in unit <main>
    vgaBlue_1 in unit <main>
    vgaGreen_1 in unit <main>
    vgaGreen_2 in unit <main>
    vgaRed_1 in unit <main>
    vgaRed_2 in unit <main>
    MemAdr_1 in unit <main>
    MemAdr_2 in unit <main>
    MemAdr_4 in unit <main>
    MemAdr_5 in unit <main>
    MemAdr_3 in unit <main>
    MemAdr_6 in unit <main>
    MemAdr_7 in unit <main>
    MemAdr_8 in unit <main>
    MemAdr_9 in unit <main>
    MemAdr_10 in unit <main>
    MemAdr_11 in unit <main>
    MemAdr_13 in unit <main>
    MemAdr_14 in unit <main>
    MemAdr_12 in unit <main>
    MemAdr_15 in unit <main>
    MemAdr_16 in unit <main>
    MemAdr_18 in unit <main>
    MemAdr_19 in unit <main>
    MemAdr_17 in unit <main>
    MemAdr_20 in unit <main>
    MemAdr_21 in unit <main>
    MemAdr_23 in unit <main>
    MemAdr_24 in unit <main>
    MemAdr_22 in unit <main>
    MemAdr_25 in unit <main>
    MemAdr_26 in unit <main>
    RamLB in unit <main>
    RamUB in unit <main>
    MemOE in unit <main>

WARNING:Xst:2042 - Unit main: 3 internal tristates are replaced by logic (pull-up yes): N83, N84, N85.

Optimizing unit <main> ...

Optimizing unit <vga_controller> ...

Optimizing unit <sevenSegment> ...

Optimizing unit <div_9u_10u> ...
WARNING:Xst:1293 - FF/Latch <CockDivider500/COUNT1_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CockDivider500/COUNT1_11> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CockDivider500/COUNT1_12> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CockDivider500/COUNT1_13> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CockDivider500/COUNT1_14> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CockDivider500/COUNT1_15> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGAController/vcounter_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 405
 Flip-Flops                                            : 405

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3347
#      GND                         : 1
#      INV                         : 68
#      LUT1                        : 39
#      LUT2                        : 51
#      LUT3                        : 232
#      LUT4                        : 121
#      LUT5                        : 497
#      LUT6                        : 1265
#      MUXCY                       : 488
#      MUXF7                       : 51
#      VCC                         : 1
#      XORCY                       : 533
# FlipFlops/Latches                : 475
#      FD                          : 123
#      FDC                         : 65
#      FDCE                        : 2
#      FDE                         : 46
#      FDP                         : 65
#      FDPE                        : 4
#      FDR                         : 88
#      FDRE                        : 10
#      FDS                         : 2
#      LDC                         : 70
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 90
#      IBUF                        : 9
#      OBUF                        : 78
#      OBUFT                       : 3
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             475  out of  18224     2%  
 Number of Slice LUTs:                 2273  out of   9112    24%  
    Number used as Logic:              2273  out of   9112    24%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2438
   Number with an unused Flip Flop:    1963  out of   2438    80%  
   Number with an unused LUT:           165  out of   2438     6%  
   Number of fully used LUT-FF pairs:   310  out of   2438    12%  
   Number of unique control sets:       229

IO Utilization: 
 Number of IOs:                          93
 Number of bonded IOBs:                  91  out of    232    39%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
CockDivider500/clk_out                                         | BUFG                   | 271   |
CockDivider25Mhz/clk_out                                       | BUFG                   | 103   |
clk                                                            | BUFGP                  | 17    |
CockDivider1000/clk_out                                        | NONE(U1/COUNT1_1)      | 14    |
GND_6_o_MemOE_AND_286_o(GND_6_o_MemOE_AND_286_o1:O)            | NONE(*)(MemOE_LDC)     | 1     |
GND_6_o_RamUB_AND_292_o(GND_6_o_RamUB_AND_292_o1:O)            | NONE(*)(RamUB_LDC)     | 1     |
GND_6_o_RamLB_AND_294_o(GND_6_o_RamLB_AND_294_o1:O)            | NONE(*)(RamLB_LDC)     | 1     |
GND_6_o_MemAdr[26]_AND_178_o(GND_6_o_MemAdr[26]_AND_178_o1:O)  | NONE(*)(MemAdr_26_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_180_o(GND_6_o_MemAdr[26]_AND_180_o1:O)  | NONE(*)(MemAdr_25_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_186_o(GND_6_o_MemAdr[26]_AND_186_o1:O)  | NONE(*)(MemAdr_22_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_182_o(GND_6_o_MemAdr[26]_AND_182_o1:O)  | NONE(*)(MemAdr_24_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_184_o(GND_6_o_MemAdr[26]_AND_184_o1:O)  | NONE(*)(MemAdr_23_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_188_o(GND_6_o_MemAdr[26]_AND_188_o1:O)  | NONE(*)(MemAdr_21_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_190_o(GND_6_o_MemAdr[26]_AND_190_o1:O)  | NONE(*)(MemAdr_20_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_196_o(GND_6_o_MemAdr[26]_AND_196_o1:O)  | NONE(*)(MemAdr_17_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_192_o(GND_6_o_MemAdr[26]_AND_192_o1:O)  | NONE(*)(MemAdr_19_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_194_o(GND_6_o_MemAdr[26]_AND_194_o1:O)  | NONE(*)(MemAdr_18_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_198_o(GND_6_o_MemAdr[26]_AND_198_o1:O)  | NONE(*)(MemAdr_16_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_200_o(GND_6_o_MemAdr[26]_AND_200_o1:O)  | NONE(*)(MemAdr_15_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_206_o(GND_6_o_MemAdr[26]_AND_206_o1:O)  | NONE(*)(MemAdr_12_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_202_o(GND_6_o_MemAdr[26]_AND_202_o1:O)  | NONE(*)(MemAdr_14_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_204_o(GND_6_o_MemAdr[26]_AND_204_o1:O)  | NONE(*)(MemAdr_13_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_208_o(GND_6_o_MemAdr[26]_AND_208_o1:O)  | NONE(*)(MemAdr_11_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_210_o(GND_6_o_MemAdr[26]_AND_210_o1:O)  | NONE(*)(MemAdr_10_LDC) | 1     |
GND_6_o_MemAdr[26]_AND_212_o(GND_6_o_MemAdr[26]_AND_212_o1:O)  | NONE(*)(MemAdr_9_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_214_o(GND_6_o_MemAdr[26]_AND_214_o1:O)  | NONE(*)(MemAdr_8_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_216_o(GND_6_o_MemAdr[26]_AND_216_o1:O)  | NONE(*)(MemAdr_7_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_218_o(GND_6_o_MemAdr[26]_AND_218_o1:O)  | NONE(*)(MemAdr_6_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_224_o(GND_6_o_MemAdr[26]_AND_224_o1:O)  | NONE(*)(MemAdr_3_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_220_o(GND_6_o_MemAdr[26]_AND_220_o1:O)  | NONE(*)(MemAdr_5_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_222_o(GND_6_o_MemAdr[26]_AND_222_o1:O)  | NONE(*)(MemAdr_4_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_226_o(GND_6_o_MemAdr[26]_AND_226_o1:O)  | NONE(*)(MemAdr_2_LDC)  | 1     |
GND_6_o_MemAdr[26]_AND_228_o(GND_6_o_MemAdr[26]_AND_228_o1:O)  | NONE(*)(MemAdr_1_LDC)  | 1     |
GND_6_o_vgaRed[2]_AND_232_o(GND_6_o_vgaRed[2]_AND_232_o1:O)    | NONE(*)(vgaRed_2_LDC)  | 1     |
GND_6_o_vgaRed[2]_AND_234_o(GND_6_o_vgaRed[2]_AND_234_o1:O)    | NONE(*)(vgaRed_1_LDC)  | 1     |
GND_6_o_vgaGreen[2]_AND_238_o(GND_6_o_vgaGreen[2]_AND_238_o1:O)| NONE(*)(vgaGreen_2_LDC)| 1     |
GND_6_o_vgaGreen[2]_AND_240_o(GND_6_o_vgaGreen[2]_AND_240_o1:O)| NONE(*)(vgaGreen_1_LDC)| 1     |
GND_6_o_vgaBlue[1]_AND_244_o(GND_6_o_vgaBlue[1]_AND_244_o1:O)  | NONE(*)(vgaBlue_1_LDC) | 1     |
GND_6_o_z1[3]_AND_250_o(GND_6_o_z1[3]_AND_250_o1:O)            | NONE(*)(z1_2_LDC)      | 1     |
GND_6_o_z1[3]_AND_252_o(GND_6_o_z1[3]_AND_252_o1:O)            | NONE(*)(z1_1_LDC)      | 1     |
GND_6_o_z1[3]_AND_254_o(GND_6_o_z1[3]_AND_254_o1:O)            | NONE(*)(z1_0_LDC)      | 1     |
GND_6_o_z2[3]_AND_260_o(GND_6_o_z2[3]_AND_260_o1:O)            | NONE(*)(z2_1_LDC)      | 1     |
GND_6_o_z2[3]_AND_258_o(GND_6_o_z2[3]_AND_258_o1:O)            | NONE(*)(z2_2_LDC)      | 1     |
GND_6_o_z2[3]_AND_262_o(GND_6_o_z2[3]_AND_262_o1:O)            | NONE(*)(z2_0_LDC)      | 1     |
GND_6_o_z3[3]_AND_270_o(GND_6_o_z3[3]_AND_270_o1:O)            | NONE(*)(z3_0_LDC)      | 1     |
GND_6_o_z3[3]_AND_266_o(GND_6_o_z3[3]_AND_266_o1:O)            | NONE(*)(z3_2_LDC)      | 1     |
GND_6_o_z3[3]_AND_268_o(GND_6_o_z3[3]_AND_268_o1:O)            | NONE(*)(z3_1_LDC)      | 1     |
GND_6_o_z4[3]_AND_274_o(GND_6_o_z4[3]_AND_274_o1:O)            | NONE(*)(z4_2_LDC)      | 1     |
GND_6_o_led[7]_AND_296_o(GND_6_o_led[7]_AND_296_o1:O)          | NONE(*)(led_7_LDC)     | 1     |
GND_6_o_z4[3]_AND_276_o(GND_6_o_z4[3]_AND_276_o1:O)            | NONE(*)(z4_1_LDC)      | 1     |
GND_6_o_z4[3]_AND_278_o(GND_6_o_z4[3]_AND_278_o1:O)            | NONE(*)(z4_0_LDC)      | 1     |
GND_6_o_led[7]_AND_298_o(GND_6_o_led[7]_AND_298_o1:O)          | NONE(*)(led_6_LDC)     | 1     |
GND_6_o_led[7]_AND_300_o(GND_6_o_led[7]_AND_300_o1:O)          | NONE(*)(led_5_LDC)     | 1     |
GND_6_o_led[7]_AND_302_o(GND_6_o_led[7]_AND_302_o1:O)          | NONE(*)(led_4_LDC)     | 1     |
GND_6_o_led[7]_AND_304_o(GND_6_o_led[7]_AND_304_o1:O)          | NONE(*)(led_3_LDC)     | 1     |
GND_6_o_led[7]_AND_306_o(GND_6_o_led[7]_AND_306_o1:O)          | NONE(*)(led_2_LDC)     | 1     |
GND_6_o_led[7]_AND_308_o(GND_6_o_led[7]_AND_308_o1:O)          | NONE(*)(led_1_LDC)     | 1     |
GND_6_o_GND_6_o_AND_314_o(GND_6_o_GND_6_o_AND_314_o1:O)        | NONE(*)(Status_1_LDC)  | 1     |
GND_6_o_GND_6_o_AND_312_o(GND_6_o_GND_6_o_AND_312_o1:O)        | NONE(*)(Status_2_LDC)  | 1     |
GND_6_o_MemClk_AND_280_o(GND_6_o_MemClk_AND_280_o1:O)          | NONE(*)(MemClk_LDC)    | 1     |
GND_6_o_MemAdv_AND_282_o(GND_6_o_MemAdv_AND_282_o1:O)          | NONE(*)(MemAdv_LDC)    | 1     |
GND_6_o_RamCRE_AND_290_o(GND_6_o_RamCRE_AND_290_o1:O)          | NONE(*)(RamCRE_LDC)    | 1     |
GND_6_o_RamCE_AND_284_o(GND_6_o_RamCE_AND_284_o1:O)            | NONE(*)(RamCE_LDC)     | 1     |
GND_6_o_MemWR_AND_288_o(GND_6_o_MemWR_AND_288_o1:O)            | NONE(*)(MemWR_LDC)     | 1     |
GND_6_o_led[7]_AND_310_o(GND_6_o_led[7]_AND_310_o1:O)          | NONE(*)(led_0_LDC)     | 1     |
GND_6_o_MemAdr[26]_AND_230_o(GND_6_o_MemAdr[26]_AND_230_o1:O)  | NONE(*)(MemAdr_0_LDC)  | 1     |
GND_6_o_vgaRed[2]_AND_236_o(GND_6_o_vgaRed[2]_AND_236_o1:O)    | NONE(*)(vgaRed_0_LDC)  | 1     |
GND_6_o_vgaGreen[2]_AND_242_o(GND_6_o_vgaGreen[2]_AND_242_o1:O)| NONE(*)(vgaGreen_0_LDC)| 1     |
GND_6_o_vgaBlue[1]_AND_246_o(GND_6_o_vgaBlue[1]_AND_246_o1:O)  | NONE(*)(vgaBlue_0_LDC) | 1     |
GND_6_o_z1[3]_AND_248_o(GND_6_o_z1[3]_AND_248_o1:O)            | NONE(*)(z1_3_LDC)      | 1     |
GND_6_o_GND_6_o_AND_316_o(GND_6_o_GND_6_o_AND_316_o1:O)        | NONE(*)(Status_0_LDC)  | 1     |
GND_6_o_z2[3]_AND_256_o(GND_6_o_z2[3]_AND_256_o1:O)            | NONE(*)(z2_3_LDC)      | 1     |
GND_6_o_z3[3]_AND_264_o(GND_6_o_z3[3]_AND_264_o1:O)            | NONE(*)(z3_3_LDC)      | 1     |
GND_6_o_z4[3]_AND_272_o(GND_6_o_z4[3]_AND_272_o1:O)            | NONE(*)(z4_3_LDC)      | 1     |
---------------------------------------------------------------+------------------------+-------+
(*) These 70 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 58.133ns (Maximum Frequency: 17.202MHz)
   Minimum input arrival time before clock: 2.765ns
   Maximum output required time after clock: 4.804ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CockDivider500/clk_out'
  Clock period: 58.133ns (frequency: 17.202MHz)
  Total number of paths / destination ports: 7145847674651451900000000000 / 468
-------------------------------------------------------------------------
Delay:               58.133ns (Levels of Logic = 82)
  Source:            y_8 (FF)
  Destination:       _i000143_3 (FF)
  Source Clock:      CockDivider500/clk_out rising
  Destination Clock: CockDivider500/clk_out rising

  Data Path: y_8 to _i000143_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.447   1.092  y_8 (y_8)
     DSP48A1:C8->P7       12   2.687   0.908  Maddsub_y[8]_PWR_6_o_MuLt_21_OUT (GND_6_o_GND_6_o_sub_23_OUT<7>)
     INV:I->O              1   0.206   0.000  GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_lut<7>_INV_0 (GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<7> (GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<8> (GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<9> (GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<10> (GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_cy<10>)
     XORCY:CI->O           9   0.180   0.830  GND_6_o_GND_6_o_div_23/Msub_a[14]_unary_minus_1_OUT_xor<11> (GND_6_o_GND_6_o_div_23/a[14]_unary_minus_1_OUT<11>)
     LUT3:I2->O           12   0.205   0.908  GND_6_o_GND_6_o_div_23/Mmux_a[14]_a[14]_mux_1_OUT31 (GND_6_o_GND_6_o_div_23/a[14]_a[14]_mux_1_OUT<11>)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_23/Madd_GND_49_o_b[7]_add_19_OUT_Madd_Madd_cy<11> (GND_6_o_GND_6_o_div_23/Madd_GND_49_o_b[7]_add_19_OUT_Madd_Madd_cy<11>)
     XORCY:CI->O           5   0.180   0.715  GND_6_o_GND_6_o_div_23/Madd_GND_49_o_b[7]_add_19_OUT_Madd_Madd_xor<12> (GND_6_o_GND_6_o_div_23/GND_49_o_b[7]_add_19_OUT<12>)
     LUT6:I5->O           18   0.205   1.050  GND_6_o_GND_6_o_div_23/Mmux_a[14]_GND_49_o_MUX_638_o121 (GND_6_o_GND_6_o_div_23/Madd_a[14]_b[7]_add_21_OUT_Madd_lut<12>)
     LUT5:I4->O            5   0.205   0.715  GND_6_o_GND_6_o_div_23/BUS_0009_INV_495_o1_SW9 (N2082)
     LUT6:I5->O            4   0.205   0.683  GND_6_o_GND_6_o_div_23/Mmux_a[14]_a[14]_MUX_653_o171 (GND_6_o_GND_6_o_div_23/a[14]_a[14]_MUX_660_o)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_23_OUT_Madd_cy<7> (GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_23_OUT_Madd_cy<7>)
     XORCY:CI->O           5   0.180   0.819  GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_23_OUT_Madd_xor<8> (GND_6_o_GND_6_o_div_23/a[14]_GND_49_o_add_23_OUT<8>)
     LUT6:I4->O           21   0.203   1.114  GND_6_o_GND_6_o_div_23/BUS_0011_INV_493_o1_SW0 (N112)
     LUT6:I5->O            6   0.205   0.745  GND_6_o_GND_6_o_div_23/BUS_0011_INV_493_o1_SW12 (N1821)
     LUT6:I5->O            6   0.205   0.744  GND_6_o_GND_6_o_div_23/Mmux_a[14]_a[14]_MUX_683_o181 (GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_27_OUT_Madd_lut<6>)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_27_OUT_Madd_cy<6> (GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_27_OUT_Madd_cy<6>)
     XORCY:CI->O           9   0.180   0.830  GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_27_OUT_Madd_xor<7> (GND_6_o_GND_6_o_div_23/a[14]_GND_49_o_add_27_OUT<7>)
     LUT6:I5->O           12   0.205   1.137  GND_6_o_GND_6_o_div_23/Mmux_a[14]_a[14]_MUX_698_o171 (GND_6_o_GND_6_o_div_23/a[14]_a[14]_MUX_705_o)
     LUT5:I2->O           14   0.205   0.958  GND_6_o_GND_6_o_div_23/Mmux_n07791011_SW0 (N615)
     LUT6:I5->O            5   0.205   1.059  GND_6_o_GND_6_o_div_23/Mmux_n077931 (GND_6_o_GND_6_o_div_23/n0779<11>)
     LUT6:I1->O            6   0.203   0.745  GND_6_o_GND_6_o_div_23/BUS_0014_INV_490_o1_SW0_1 (GND_6_o_GND_6_o_div_23/BUS_0014_INV_490_o1_SW0)
     LUT6:I5->O            2   0.205   0.616  GND_6_o_GND_6_o_div_23/Mmux_n078381 (GND_6_o_GND_6_o_div_23/n0783<2>)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_33_OUT[14:0]_Madd_cy<2> (GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_33_OUT[14:0]_Madd_cy<2>)
     XORCY:CI->O           2   0.180   0.721  GND_6_o_GND_6_o_div_23/Madd_a[14]_GND_49_o_add_33_OUT[14:0]_Madd_xor<3> (GND_6_o_GND_6_o_div_23/a[14]_GND_49_o_add_33_OUT[14:0]<3>)
     LUT3:I1->O            1   0.203   0.580  GND_6_o_GND_6_o_div_23/BUS_0016_INV_488_o21_SW0 (N1936)
     LUT6:I5->O            1   0.205   0.580  GND_6_o_GND_6_o_div_23/Mmux_o21_SW0 (N1615)
     LUT6:I5->O            2   0.205   0.616  GND_6_o_GND_6_o_div_23/Mmux_o21 (n0534<1>)
     DSP48A1:A1->P1        9   4.560   0.829  Maddsub_GND_6_o_PWR_6_o_MuLt_26_OUT (GND_6_o_GND_6_o_sub_28_OUT<1>)
     INV:I->O              1   0.206   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_lut<1>_INV_0 (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<1> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<2> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<3> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<4> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<5> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<6> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<7> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<8> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<9> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<10> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<11> (GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_cy<11>)
     XORCY:CI->O          11   0.180   1.130  GND_6_o_GND_6_o_div_28/Msub_a[15]_unary_minus_1_OUT_xor<12> (GND_6_o_GND_6_o_div_28/a[15]_unary_minus_1_OUT<12>)
     LUT4:I0->O            3   0.203   0.755  GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_905_o1311_SW1 (N1567)
     LUT5:I3->O            3   0.203   0.651  GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_905_o131_1 (GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_905_o1311)
     LUT6:I5->O           10   0.205   0.856  GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_921_o161 (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_21_OUT_Madd_lut<9>)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_21_OUT_Madd_cy<9> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_21_OUT_Madd_cy<9>)
     XORCY:CI->O          12   0.180   0.909  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_21_OUT_Madd_xor<10> (GND_6_o_GND_6_o_div_28/a[15]_GND_53_o_add_21_OUT<10>)
     LUT4:I3->O            2   0.205   0.617  GND_6_o_GND_6_o_div_28/BUS_0009_INV_837_o1_SW3 (N1491)
     LUT6:I5->O            2   0.205   0.616  GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_937_o151 (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_lut<10>)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_cy<10> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_cy<11> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_cy<12> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_cy<12>)
     XORCY:CI->O           7   0.180   1.118  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_23_OUT_Madd_xor<13> (GND_6_o_GND_6_o_div_28/a[15]_GND_53_o_add_23_OUT<13>)
     LUT6:I1->O            4   0.203   0.912  GND_6_o_GND_6_o_div_28/BUS_0011_INV_835_o1_SW0_1 (GND_6_o_GND_6_o_div_28/BUS_0011_INV_835_o1_SW0)
     LUT6:I3->O            1   0.205   0.580  GND_6_o_GND_6_o_div_28/BUS_0011_INV_835_o1_1 (GND_6_o_GND_6_o_div_28/BUS_0011_INV_835_o1)
     LUT5:I4->O           14   0.205   0.957  GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_969_o191 (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_lut<6>)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<6> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<7> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<8> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<9> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_cy<9>)
     XORCY:CI->O           4   0.180   0.684  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_27_OUT_Madd_xor<10> (GND_6_o_GND_6_o_div_28/a[15]_GND_53_o_add_27_OUT<10>)
     LUT6:I5->O            7   0.205   1.118  GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_1000_o161 (GND_6_o_GND_6_o_div_28/a[15]_a[15]_MUX_990_o)
     LUT6:I1->O           18   0.203   1.050  GND_6_o_GND_6_o_div_28/BUS_0013_INV_833_o1_SW0 (N104)
     LUT6:I5->O            4   0.205   0.683  GND_6_o_GND_6_o_div_28/Mmux_a[15]_a[15]_MUX_1001_o191 (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_lut<6>)
     MUXCY:DI->O           1   0.145   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<6> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<7> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<8> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<9> (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_cy<9>)
     XORCY:CI->O           6   0.180   0.973  GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_31_OUT[15:0]_Madd_xor<10> (GND_6_o_GND_6_o_div_28/a[15]_GND_53_o_add_31_OUT[15:0]<10>)
     LUT4:I1->O            6   0.205   0.745  GND_6_o_GND_6_o_div_28/BUS_0015_INV_831_o12_SW2 (N478)
     LUT6:I5->O            3   0.205   0.879  GND_6_o_GND_6_o_div_28/BUS_0015_INV_831_o12_1 (GND_6_o_GND_6_o_div_28/BUS_0015_INV_831_o12)
     LUT5:I2->O            3   0.205   0.995  GND_6_o_GND_6_o_div_28/Mmux_n081991 (GND_6_o_GND_6_o_div_28/Madd_a[15]_GND_53_o_add_35_OUT[15:0]_Madd_lut<2>)
     LUT5:I0->O            3   0.203   0.651  GND_6_o_GND_6_o_div_28/BUS_0016_INV_830_o2_SW2 (N1265)
     LUT6:I5->O            5   0.205   0.715  GND_6_o_GND_6_o_div_28/BUS_0016_INV_830_o2 (GND_6_o_GND_6_o_div_28/BUS_0016_INV_830_o)
     LUT6:I5->O            2   0.205   0.617  GND_6_o_GND_6_o_div_28/BUS_0017_INV_829_o24 (GND_6_o_GND_6_o_div_28/BUS_0017_INV_829_o23)
     LUT6:I5->O            1   0.205   0.000  GND_6_o_GND_6_o_div_28/Madd_GND_53_o_BUS_0001_add_38_OUT[16:0]_lut<0> (GND_6_o_GND_6_o_div_28/Madd_GND_53_o_BUS_0001_add_38_OUT[16:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  GND_6_o_GND_6_o_div_28/Madd_GND_53_o_BUS_0001_add_38_OUT[16:0]_cy<0> (GND_6_o_GND_6_o_div_28/Madd_GND_53_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     XORCY:CI->O           4   0.180   0.684  GND_6_o_GND_6_o_div_28/Madd_GND_53_o_BUS_0001_add_38_OUT[16:0]_xor<1> (GND_6_o_GND_6_o_div_28/GND_53_o_BUS_0001_add_38_OUT[16:0]<1>)
     LUT6:I5->O            1   0.205   0.827  Maddsub_GND_6_o_PWR_6_o_MuLt_33_OUT_Madd_cy<2>11_SW1 (N1350)
     LUT6:I2->O            1   0.203   0.000  Mmux_z4[3]_GND_6_o_mux_49_OUT41 (z4[3]_GND_6_o_mux_49_OUT<3>)
     FD:D                      0.102          _i000143_3
    ----------------------------------------
    Total                     58.133ns (19.420ns logic, 38.713ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CockDivider25Mhz/clk_out'
  Clock period: 4.691ns (frequency: 213.154MHz)
  Total number of paths / destination ports: 2322 / 141
-------------------------------------------------------------------------
Delay:               4.691ns (Levels of Logic = 14)
  Source:            VGAController/hcounter_3 (FF)
  Destination:       VGAController/hcounter_10 (FF)
  Source Clock:      CockDivider25Mhz/clk_out rising
  Destination Clock: CockDivider25Mhz/clk_out rising

  Data Path: VGAController/hcounter_3 to VGAController/hcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.048  VGAController/hcounter_3 (VGAController/hcounter_3)
     LUT6:I0->O            2   0.203   0.617  VGAController/hcounter[10]_GND_45_o_equal_3_o<10>_SW0 (N134)
     LUT6:I5->O           21   0.205   1.342  VGAController/hcounter[10]_GND_45_o_equal_3_o<10> (VGAController/hcounter[10]_GND_45_o_equal_3_o)
     LUT3:I0->O            1   0.205   0.000  VGAController/Mcount_hcounter_lut<0> (VGAController/Mcount_hcounter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  VGAController/Mcount_hcounter_cy<0> (VGAController/Mcount_hcounter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<1> (VGAController/Mcount_hcounter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<2> (VGAController/Mcount_hcounter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<3> (VGAController/Mcount_hcounter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<4> (VGAController/Mcount_hcounter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<5> (VGAController/Mcount_hcounter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<6> (VGAController/Mcount_hcounter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<7> (VGAController/Mcount_hcounter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  VGAController/Mcount_hcounter_cy<8> (VGAController/Mcount_hcounter_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  VGAController/Mcount_hcounter_cy<9> (VGAController/Mcount_hcounter_cy<9>)
     XORCY:CI->O           1   0.180   0.000  VGAController/Mcount_hcounter_xor<10> (VGAController/Mcount_hcounter10)
     FDR:D                     0.102          VGAController/hcounter_10
    ----------------------------------------
    Total                      4.691ns (1.685ns logic, 3.006ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.226ns (frequency: 236.633MHz)
  Total number of paths / destination ports: 391 / 34
-------------------------------------------------------------------------
Delay:               4.226ns (Levels of Logic = 2)
  Source:            CockDivider25Mhz/COUNT1_9 (FF)
  Destination:       CockDivider25Mhz/COUNT1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CockDivider25Mhz/COUNT1_9 to CockDivider25Mhz/COUNT1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  CockDivider25Mhz/COUNT1_9 (CockDivider25Mhz/COUNT1_9)
     LUT5:I0->O            1   0.203   0.944  CockDivider25Mhz/n0006_inv_SW0 (N132)
     LUT6:I0->O           16   0.203   1.004  CockDivider25Mhz/n0006_inv (CockDivider25Mhz/n0006_inv)
     FDR:R                     0.430          CockDivider25Mhz/COUNT1_0
    ----------------------------------------
    Total                      4.226ns (1.283ns logic, 2.943ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CockDivider1000/clk_out'
  Clock period: 2.697ns (frequency: 370.769MHz)
  Total number of paths / destination ports: 33 / 14
-------------------------------------------------------------------------
Delay:               2.697ns (Levels of Logic = 3)
  Source:            U1/COUNT1_1 (FF)
  Destination:       U1/out1_4 (FF)
  Source Clock:      CockDivider1000/clk_out rising
  Destination Clock: CockDivider1000/clk_out rising

  Data Path: U1/COUNT1_1 to U1/out1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.004  U1/COUNT1_1 (U1/COUNT1_1)
     MUXF7:S->O            3   0.148   0.651  U1/Mmux_out1[0]_in4[3]_mux_15_OUT121 (U1/Mmux_out1[0]_in4[3]_mux_15_OUT121)
     LUT6:I5->O            1   0.205   0.000  U1/Mmux_out1[0]_in4[3]_mux_15_OUT45_G (N3158)
     MUXF7:I1->O           1   0.140   0.000  U1/Mmux_out1[0]_in4[3]_mux_15_OUT45 (U1/out1[0]_in4[3]_mux_15_OUT<3>)
     FD:D                      0.102          U1/out1_4
    ----------------------------------------
    Total                      2.697ns (1.042ns logic, 1.655ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_6_o_GND_6_o_AND_314_o'
  Clock period: 5.199ns (frequency: 192.359MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.199ns (Levels of Logic = 2)
  Source:            Status_1_LDC (LATCH)
  Destination:       Status_1_LDC (LATCH)
  Source Clock:      GND_6_o_GND_6_o_AND_314_o falling
  Destination Clock: GND_6_o_GND_6_o_AND_314_o falling

  Data Path: Status_1_LDC to Status_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Status_1_LDC (Status_1_LDC)
     LUT3:I0->O          166   0.205   2.367  Status_11 (Status_1)
     LUT5:I0->O            2   0.203   0.616  GND_6_o_GND_6_o_AND_315_o1 (GND_6_o_GND_6_o_AND_315_o)
     LDC:CLR                   0.430          Status_1_LDC
    ----------------------------------------
    Total                      5.199ns (1.336ns logic, 3.863ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_6_o_GND_6_o_AND_312_o'
  Clock period: 5.222ns (frequency: 191.490MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.222ns (Levels of Logic = 2)
  Source:            Status_2_LDC (LATCH)
  Destination:       Status_2_LDC (LATCH)
  Source Clock:      GND_6_o_GND_6_o_AND_312_o falling
  Destination Clock: GND_6_o_GND_6_o_AND_312_o falling

  Data Path: Status_2_LDC to Status_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.498   1.002  Status_2_LDC (Status_2_LDC)
     LUT3:I0->O          164   0.205   2.268  Status_21 (Status_2)
     LUT5:I1->O            2   0.203   0.616  GND_6_o_GND_6_o_AND_313_o1 (GND_6_o_GND_6_o_AND_313_o)
     LDC:CLR                   0.430          Status_2_LDC
    ----------------------------------------
    Total                      5.222ns (1.336ns logic, 3.886ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GND_6_o_GND_6_o_AND_316_o'
  Clock period: 5.682ns (frequency: 175.984MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.682ns (Levels of Logic = 2)
  Source:            Status_0_LDC (LATCH)
  Destination:       Status_0_LDC (LATCH)
  Source Clock:      GND_6_o_GND_6_o_AND_316_o falling
  Destination Clock: GND_6_o_GND_6_o_AND_316_o falling

  Data Path: Status_0_LDC to Status_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             32   0.498   1.520  Status_0_LDC (Status_0_LDC)
     LUT3:I0->O          139   0.205   2.208  Status_01 (Status_0)
     LUT5:I2->O            2   0.205   0.616  GND_6_o_GND_6_o_AND_317_o1 (GND_6_o_GND_6_o_AND_317_o)
     LDC:CLR                   0.430          Status_0_LDC
    ----------------------------------------
    Total                      5.682ns (1.338ns logic, 4.344ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CockDivider500/clk_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       Data_0 (FF)
  Destination Clock: CockDivider500/clk_out rising

  Data Path: sw<0> to Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  sw_0_IBUF (sw_0_IBUF)
     LUT6:I5->O            1   0.205   0.000  sw[7]_GND_6_o_mux_19_OUT<0>1 (sw[7]_GND_6_o_mux_19_OUT<0>)
     FDE:D                     0.102          Data_0
    ----------------------------------------
    Total                      2.109ns (1.529ns logic, 0.580ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CockDivider25Mhz/clk_out'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              2.765ns (Levels of Logic = 1)
  Source:            btns (PAD)
  Destination:       VGAController/vcounter_9 (FF)
  Destination Clock: CockDivider25Mhz/clk_out rising

  Data Path: btns to VGAController/vcounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.222   1.113  btns_IBUF (btns_IBUF)
     FDR:R                     0.430          VGAController/hcounter_0
    ----------------------------------------
    Total                      2.765ns (1.652ns logic, 1.113ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaRed[2]_AND_232_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            vgaRed_2_LDC (LATCH)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      GND_6_o_vgaRed[2]_AND_232_o falling

  Data Path: vgaRed_2_LDC to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  vgaRed_2_LDC (vgaRed_2_LDC)
     LUT3:I0->O            2   0.205   0.616  vgaRed_21 (vgaRed_2)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CockDivider500/clk_out'
  Total number of paths / destination ports: 116 / 67
-------------------------------------------------------------------------
Offset:              4.627ns (Levels of Logic = 2)
  Source:            led_7_C_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      CockDivider500/clk_out rising

  Data Path: led_7_C_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  led_7_C_7 (led_7_C_7)
     LUT3:I1->O            3   0.203   0.650  led_71 (led_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.627ns (3.221ns logic, 1.405ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaRed[2]_AND_234_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            vgaRed_1_LDC (LATCH)
  Destination:       vgaRed<1> (PAD)
  Source Clock:      GND_6_o_vgaRed[2]_AND_234_o falling

  Data Path: vgaRed_1_LDC to vgaRed<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  vgaRed_1_LDC (vgaRed_1_LDC)
     LUT3:I0->O            2   0.205   0.616  vgaRed_11 (vgaRed_1)
     OBUF:I->O                 2.571          vgaRed_1_OBUF (vgaRed<1>)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaRed[2]_AND_236_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            vgaRed_0_LDC (LATCH)
  Destination:       vgaRed<0> (PAD)
  Source Clock:      GND_6_o_vgaRed[2]_AND_236_o falling

  Data Path: vgaRed_0_LDC to vgaRed<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  vgaRed_0_LDC (vgaRed_0_LDC)
     LUT3:I0->O            2   0.205   0.616  vgaRed_01 (vgaRed_0)
     OBUF:I->O                 2.571          vgaRed_0_OBUF (vgaRed<0>)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaGreen[2]_AND_238_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.732ns (Levels of Logic = 2)
  Source:            vgaGreen_2_LDC (LATCH)
  Destination:       vgaGreen<2> (PAD)
  Source Clock:      GND_6_o_vgaGreen[2]_AND_238_o falling

  Data Path: vgaGreen_2_LDC to vgaGreen<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  vgaGreen_2_LDC (vgaGreen_2_LDC)
     LUT3:I0->O            3   0.205   0.650  vgaGreen_21 (vgaGreen_2)
     OBUF:I->O                 2.571          vgaGreen_2_OBUF (vgaGreen<2>)
    ----------------------------------------
    Total                      4.732ns (3.274ns logic, 1.458ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaGreen[2]_AND_240_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            vgaGreen_1_LDC (LATCH)
  Destination:       vgaGreen<1> (PAD)
  Source Clock:      GND_6_o_vgaGreen[2]_AND_240_o falling

  Data Path: vgaGreen_1_LDC to vgaGreen<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  vgaGreen_1_LDC (vgaGreen_1_LDC)
     LUT3:I0->O            2   0.205   0.616  vgaGreen_11 (vgaGreen_1)
     OBUF:I->O                 2.571          vgaGreen_1_OBUF (vgaGreen<1>)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaGreen[2]_AND_242_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            vgaGreen_0_LDC (LATCH)
  Destination:       vgaGreen<0> (PAD)
  Source Clock:      GND_6_o_vgaGreen[2]_AND_242_o falling

  Data Path: vgaGreen_0_LDC to vgaGreen<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  vgaGreen_0_LDC (vgaGreen_0_LDC)
     LUT3:I0->O            2   0.205   0.616  vgaGreen_01 (vgaGreen_0)
     OBUF:I->O                 2.571          vgaGreen_0_OBUF (vgaGreen<0>)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaBlue[1]_AND_244_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            vgaBlue_1_LDC (LATCH)
  Destination:       vgaBlue<1> (PAD)
  Source Clock:      GND_6_o_vgaBlue[1]_AND_244_o falling

  Data Path: vgaBlue_1_LDC to vgaBlue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  vgaBlue_1_LDC (vgaBlue_1_LDC)
     LUT3:I0->O            2   0.205   0.616  vgaBlue_11 (vgaBlue_1)
     OBUF:I->O                 2.571          vgaBlue_1_OBUF (vgaBlue<1>)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_vgaBlue[1]_AND_246_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            vgaBlue_0_LDC (LATCH)
  Destination:       vgaBlue<0> (PAD)
  Source Clock:      GND_6_o_vgaBlue[1]_AND_246_o falling

  Data Path: vgaBlue_0_LDC to vgaBlue<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  vgaBlue_0_LDC (vgaBlue_0_LDC)
     LUT3:I0->O            2   0.205   0.616  vgaBlue_01 (vgaBlue_0)
     OBUF:I->O                 2.571          vgaBlue_0_OBUF (vgaBlue<0>)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_296_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_7_LDC (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_296_o falling

  Data Path: led_7_LDC to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_7_LDC (led_7_LDC)
     LUT3:I0->O            3   0.205   0.650  led_71 (led_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_298_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_6_LDC (LATCH)
  Destination:       led<6> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_298_o falling

  Data Path: led_6_LDC to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_6_LDC (led_6_LDC)
     LUT3:I0->O            3   0.205   0.650  led_61 (led_6)
     OBUF:I->O                 2.571          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_300_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_5_LDC (LATCH)
  Destination:       led<5> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_300_o falling

  Data Path: led_5_LDC to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_5_LDC (led_5_LDC)
     LUT3:I0->O            3   0.205   0.650  led_51 (led_5)
     OBUF:I->O                 2.571          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_302_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_4_LDC (LATCH)
  Destination:       led<4> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_302_o falling

  Data Path: led_4_LDC to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_4_LDC (led_4_LDC)
     LUT3:I0->O            3   0.205   0.650  led_41 (led_4)
     OBUF:I->O                 2.571          led_4_OBUF (led<4>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_304_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_3_LDC (LATCH)
  Destination:       led<3> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_304_o falling

  Data Path: led_3_LDC to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_3_LDC (led_3_LDC)
     LUT3:I0->O            3   0.205   0.650  led_31 (led_3)
     OBUF:I->O                 2.571          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_306_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_2_LDC (LATCH)
  Destination:       led<2> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_306_o falling

  Data Path: led_2_LDC to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_2_LDC (led_2_LDC)
     LUT3:I0->O            3   0.205   0.650  led_21 (led_2)
     OBUF:I->O                 2.571          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_308_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_1_LDC (LATCH)
  Destination:       led<1> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_308_o falling

  Data Path: led_1_LDC to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_1_LDC (led_1_LDC)
     LUT3:I0->O            3   0.205   0.650  led_11 (led_1)
     OBUF:I->O                 2.571          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_led[7]_AND_310_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            led_0_LDC (LATCH)
  Destination:       led<0> (PAD)
  Source Clock:      GND_6_o_led[7]_AND_310_o falling

  Data Path: led_0_LDC to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  led_0_LDC (led_0_LDC)
     LUT3:I0->O            3   0.205   0.650  led_01 (led_0)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      4.804ns (3.274ns logic, 1.530ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CockDivider1000/clk_out'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            U1/out1_0 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      CockDivider1000/clk_out rising

  Data Path: U1/out1_0 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  U1/out1_0 (U1/out1_0)
     OBUF:I->O                 2.571          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_178_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_26_LDC (LATCH)
  Destination:       MemAdr<26> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_178_o falling

  Data Path: MemAdr_26_LDC to MemAdr<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_26_LDC (MemAdr_26_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_261 (MemAdr_26)
     OBUF:I->O                 2.571          MemAdr_26_OBUF (MemAdr<26>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_180_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_25_LDC (LATCH)
  Destination:       MemAdr<25> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_180_o falling

  Data Path: MemAdr_25_LDC to MemAdr<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_25_LDC (MemAdr_25_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_251 (MemAdr_25)
     OBUF:I->O                 2.571          MemAdr_25_OBUF (MemAdr<25>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_182_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_24_LDC (LATCH)
  Destination:       MemAdr<24> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_182_o falling

  Data Path: MemAdr_24_LDC to MemAdr<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_24_LDC (MemAdr_24_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_241 (MemAdr_24)
     OBUF:I->O                 2.571          MemAdr_24_OBUF (MemAdr<24>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_184_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_23_LDC (LATCH)
  Destination:       MemAdr<23> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_184_o falling

  Data Path: MemAdr_23_LDC to MemAdr<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_23_LDC (MemAdr_23_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_231 (MemAdr_23)
     OBUF:I->O                 2.571          MemAdr_23_OBUF (MemAdr<23>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_186_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_22_LDC (LATCH)
  Destination:       MemAdr<22> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_186_o falling

  Data Path: MemAdr_22_LDC to MemAdr<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_22_LDC (MemAdr_22_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_221 (MemAdr_22)
     OBUF:I->O                 2.571          MemAdr_22_OBUF (MemAdr<22>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_188_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_21_LDC (LATCH)
  Destination:       MemAdr<21> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_188_o falling

  Data Path: MemAdr_21_LDC to MemAdr<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_21_LDC (MemAdr_21_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_211 (MemAdr_21)
     OBUF:I->O                 2.571          MemAdr_21_OBUF (MemAdr<21>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_190_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_20_LDC (LATCH)
  Destination:       MemAdr<20> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_190_o falling

  Data Path: MemAdr_20_LDC to MemAdr<20>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_20_LDC (MemAdr_20_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_201 (MemAdr_20)
     OBUF:I->O                 2.571          MemAdr_20_OBUF (MemAdr<20>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_192_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_19_LDC (LATCH)
  Destination:       MemAdr<19> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_192_o falling

  Data Path: MemAdr_19_LDC to MemAdr<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_19_LDC (MemAdr_19_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_191 (MemAdr_19)
     OBUF:I->O                 2.571          MemAdr_19_OBUF (MemAdr<19>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_194_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_18_LDC (LATCH)
  Destination:       MemAdr<18> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_194_o falling

  Data Path: MemAdr_18_LDC to MemAdr<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_18_LDC (MemAdr_18_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_181 (MemAdr_18)
     OBUF:I->O                 2.571          MemAdr_18_OBUF (MemAdr<18>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_196_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.769ns (Levels of Logic = 2)
  Source:            MemAdr_17_LDC (LATCH)
  Destination:       MemAdr<17> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_196_o falling

  Data Path: MemAdr_17_LDC to MemAdr<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  MemAdr_17_LDC (MemAdr_17_LDC)
     LUT3:I0->O            3   0.205   0.650  MemAdr_171 (MemAdr_17)
     OBUF:I->O                 2.571          MemAdr_17_OBUF (MemAdr<17>)
    ----------------------------------------
    Total                      4.769ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_198_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_16_LDC (LATCH)
  Destination:       MemAdr<16> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_198_o falling

  Data Path: MemAdr_16_LDC to MemAdr<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_16_LDC (MemAdr_16_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_161 (MemAdr_16)
     OBUF:I->O                 2.571          MemAdr_16_OBUF (MemAdr<16>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_200_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_15_LDC (LATCH)
  Destination:       MemAdr<15> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_200_o falling

  Data Path: MemAdr_15_LDC to MemAdr<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_15_LDC (MemAdr_15_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_151 (MemAdr_15)
     OBUF:I->O                 2.571          MemAdr_15_OBUF (MemAdr<15>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_202_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_14_LDC (LATCH)
  Destination:       MemAdr<14> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_202_o falling

  Data Path: MemAdr_14_LDC to MemAdr<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_14_LDC (MemAdr_14_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_141 (MemAdr_14)
     OBUF:I->O                 2.571          MemAdr_14_OBUF (MemAdr<14>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_204_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_13_LDC (LATCH)
  Destination:       MemAdr<13> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_204_o falling

  Data Path: MemAdr_13_LDC to MemAdr<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_13_LDC (MemAdr_13_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_131 (MemAdr_13)
     OBUF:I->O                 2.571          MemAdr_13_OBUF (MemAdr<13>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_206_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_12_LDC (LATCH)
  Destination:       MemAdr<12> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_206_o falling

  Data Path: MemAdr_12_LDC to MemAdr<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_12_LDC (MemAdr_12_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_121 (MemAdr_12)
     OBUF:I->O                 2.571          MemAdr_12_OBUF (MemAdr<12>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_208_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_11_LDC (LATCH)
  Destination:       MemAdr<11> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_208_o falling

  Data Path: MemAdr_11_LDC to MemAdr<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_11_LDC (MemAdr_11_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_111 (MemAdr_11)
     OBUF:I->O                 2.571          MemAdr_11_OBUF (MemAdr<11>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_210_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_10_LDC (LATCH)
  Destination:       MemAdr<10> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_210_o falling

  Data Path: MemAdr_10_LDC to MemAdr<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_10_LDC (MemAdr_10_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_101 (MemAdr_10)
     OBUF:I->O                 2.571          MemAdr_10_OBUF (MemAdr<10>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_212_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdr_9_LDC (LATCH)
  Destination:       MemAdr<9> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_212_o falling

  Data Path: MemAdr_9_LDC to MemAdr<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  MemAdr_9_LDC (MemAdr_9_LDC)
     LUT3:I0->O            1   0.205   0.579  MemAdr_91 (MemAdr_9)
     OBUF:I->O                 2.571          MemAdr_9_OBUF (MemAdr<9>)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_214_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.769ns (Levels of Logic = 2)
  Source:            MemAdr_8_LDC (LATCH)
  Destination:       MemAdr<8> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_214_o falling

  Data Path: MemAdr_8_LDC to MemAdr<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  MemAdr_8_LDC (MemAdr_8_LDC)
     LUT3:I0->O            3   0.205   0.650  MemAdr_81 (MemAdr_8)
     OBUF:I->O                 2.571          MemAdr_8_OBUF (MemAdr<8>)
    ----------------------------------------
    Total                      4.769ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_216_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_7_LDC (LATCH)
  Destination:       MemAdr<7> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_216_o falling

  Data Path: MemAdr_7_LDC to MemAdr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_7_LDC (MemAdr_7_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_71 (MemAdr_7)
     OBUF:I->O                 2.571          MemAdr_7_OBUF (MemAdr<7>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_218_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_6_LDC (LATCH)
  Destination:       MemAdr<6> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_218_o falling

  Data Path: MemAdr_6_LDC to MemAdr<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_6_LDC (MemAdr_6_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_61 (MemAdr_6)
     OBUF:I->O                 2.571          MemAdr_6_OBUF (MemAdr<6>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_220_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_5_LDC (LATCH)
  Destination:       MemAdr<5> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_220_o falling

  Data Path: MemAdr_5_LDC to MemAdr<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_5_LDC (MemAdr_5_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_51 (MemAdr_5)
     OBUF:I->O                 2.571          MemAdr_5_OBUF (MemAdr<5>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_222_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_4_LDC (LATCH)
  Destination:       MemAdr<4> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_222_o falling

  Data Path: MemAdr_4_LDC to MemAdr<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_4_LDC (MemAdr_4_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_41 (MemAdr_4)
     OBUF:I->O                 2.571          MemAdr_4_OBUF (MemAdr<4>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_224_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_3_LDC (LATCH)
  Destination:       MemAdr<3> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_224_o falling

  Data Path: MemAdr_3_LDC to MemAdr<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_3_LDC (MemAdr_3_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_31 (MemAdr_3)
     OBUF:I->O                 2.571          MemAdr_3_OBUF (MemAdr<3>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_226_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_2_LDC (LATCH)
  Destination:       MemAdr<2> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_226_o falling

  Data Path: MemAdr_2_LDC to MemAdr<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_2_LDC (MemAdr_2_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_21 (MemAdr_2)
     OBUF:I->O                 2.571          MemAdr_2_OBUF (MemAdr<2>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_228_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_1_LDC (LATCH)
  Destination:       MemAdr<1> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_228_o falling

  Data Path: MemAdr_1_LDC to MemAdr<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_1_LDC (MemAdr_1_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_11 (MemAdr_1)
     OBUF:I->O                 2.571          MemAdr_1_OBUF (MemAdr<1>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdr[26]_AND_230_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.770ns (Levels of Logic = 2)
  Source:            MemAdr_0_LDC (LATCH)
  Destination:       MemAdr<0> (PAD)
  Source Clock:      GND_6_o_MemAdr[26]_AND_230_o falling

  Data Path: MemAdr_0_LDC to MemAdr<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  MemAdr_0_LDC (MemAdr_0_LDC)
     LUT3:I0->O            2   0.205   0.616  MemAdr_01 (MemAdr_0)
     OBUF:I->O                 2.571          MemAdr_0_OBUF (MemAdr<0>)
    ----------------------------------------
    Total                      4.770ns (3.274ns logic, 1.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CockDivider25Mhz/clk_out'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            VGAController/HS (FF)
  Destination:       Hsync (PAD)
  Source Clock:      CockDivider25Mhz/clk_out rising

  Data Path: VGAController/HS to Hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  VGAController/HS (VGAController/HS)
     OBUF:I->O                 2.571          Hsync_OBUF (Hsync)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemOE_AND_286_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.736ns (Levels of Logic = 2)
  Source:            MemOE_LDC (LATCH)
  Destination:       MemOE (PAD)
  Source Clock:      GND_6_o_MemOE_AND_286_o falling

  Data Path: MemOE_LDC to MemOE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  MemOE_LDC (MemOE_LDC)
     LUT3:I0->O            2   0.205   0.616  MemOE1 (MemOE_OBUFT)
     OBUFT:I->O                2.571          MemOE_OBUFT (MemOE)
    ----------------------------------------
    Total                      4.736ns (3.274ns logic, 1.462ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemWR_AND_288_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemWR_LDC (LATCH)
  Destination:       MemWR (PAD)
  Source Clock:      GND_6_o_MemWR_AND_288_o falling

  Data Path: MemWR_LDC to MemWR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  MemWR_LDC (MemWR_LDC)
     LUT3:I0->O            4   0.205   0.683  MemWR1 (MemWR_OBUF)
     OBUF:I->O                 2.571          MemWR_OBUF (MemWR)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemAdv_AND_282_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemAdv_LDC (LATCH)
  Destination:       MemAdv (PAD)
  Source Clock:      GND_6_o_MemAdv_AND_282_o falling

  Data Path: MemAdv_LDC to MemAdv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  MemAdv_LDC (MemAdv_LDC)
     LUT3:I0->O            4   0.205   0.683  MemAdv1 (MemAdv_OBUF)
     OBUF:I->O                 2.571          MemAdv_OBUF (MemAdv)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_MemClk_AND_280_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            MemClk_LDC (LATCH)
  Destination:       MemClk (PAD)
  Source Clock:      GND_6_o_MemClk_AND_280_o falling

  Data Path: MemClk_LDC to MemClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  MemClk_LDC (MemClk_LDC)
     LUT3:I0->O            4   0.205   0.683  MemClk1 (MemClk_OBUF)
     OBUF:I->O                 2.571          MemClk_OBUF (MemClk)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_RamCE_AND_284_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            RamCE_LDC (LATCH)
  Destination:       RamCE (PAD)
  Source Clock:      GND_6_o_RamCE_AND_284_o falling

  Data Path: RamCE_LDC to RamCE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  RamCE_LDC (RamCE_LDC)
     LUT3:I0->O            4   0.205   0.683  RamCE1 (RamCE_OBUF)
     OBUF:I->O                 2.571          RamCE_OBUF (RamCE)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_RamCRE_AND_290_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 2)
  Source:            RamCRE_LDC (LATCH)
  Destination:       RamCRE (PAD)
  Source Clock:      GND_6_o_RamCRE_AND_290_o falling

  Data Path: RamCRE_LDC to RamCRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  RamCRE_LDC (RamCRE_LDC)
     LUT3:I0->O            4   0.205   0.683  RamCRE1 (RamCRE_OBUF)
     OBUF:I->O                 2.571          RamCRE_OBUF (RamCRE)
    ----------------------------------------
    Total                      4.764ns (3.274ns logic, 1.490ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_RamUB_AND_292_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            RamUB_LDC (LATCH)
  Destination:       RamUB (PAD)
  Source Clock:      GND_6_o_RamUB_AND_292_o falling

  Data Path: RamUB_LDC to RamUB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  RamUB_LDC (RamUB_LDC)
     LUT3:I0->O            1   0.205   0.579  RamUB1 (RamUB_OBUFT)
     OBUFT:I->O                2.571          RamUB_OBUFT (RamUB)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_6_o_RamLB_AND_294_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            RamLB_LDC (LATCH)
  Destination:       RamLB (PAD)
  Source Clock:      GND_6_o_RamLB_AND_294_o falling

  Data Path: RamLB_LDC to RamLB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  RamLB_LDC (RamLB_LDC)
     LUT3:I0->O            1   0.205   0.579  RamLB1 (RamLB_OBUFT)
     OBUFT:I->O                2.571          RamLB_OBUFT (RamLB)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CockDivider1000/clk_out
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
CockDivider1000/clk_out|    2.697|         |         |         |
CockDivider500/clk_out |    4.124|         |         |         |
GND_6_o_z1[3]_AND_248_o|         |    3.810|         |         |
GND_6_o_z1[3]_AND_250_o|         |    3.815|         |         |
GND_6_o_z1[3]_AND_252_o|         |    3.686|         |         |
GND_6_o_z1[3]_AND_254_o|         |    3.790|         |         |
GND_6_o_z2[3]_AND_256_o|         |    4.039|         |         |
GND_6_o_z2[3]_AND_258_o|         |    4.301|         |         |
GND_6_o_z2[3]_AND_260_o|         |    4.210|         |         |
GND_6_o_z2[3]_AND_262_o|         |    4.030|         |         |
GND_6_o_z3[3]_AND_264_o|         |    3.817|         |         |
GND_6_o_z3[3]_AND_266_o|         |    3.934|         |         |
GND_6_o_z3[3]_AND_268_o|         |    3.813|         |         |
GND_6_o_z3[3]_AND_270_o|         |    3.876|         |         |
GND_6_o_z4[3]_AND_272_o|         |    3.921|         |         |
GND_6_o_z4[3]_AND_274_o|         |    4.121|         |         |
GND_6_o_z4[3]_AND_276_o|         |    3.968|         |         |
GND_6_o_z4[3]_AND_278_o|         |    4.013|         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CockDivider25Mhz/clk_out
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out    |    4.691|         |         |         |
CockDivider500/clk_out      |    1.666|         |         |         |
GND_6_o_MemAdr[26]_AND_178_o|         |    1.717|         |         |
GND_6_o_MemAdr[26]_AND_180_o|         |    1.717|         |         |
GND_6_o_MemAdr[26]_AND_182_o|         |    1.717|         |         |
GND_6_o_MemAdr[26]_AND_184_o|         |    1.717|         |         |
GND_6_o_MemAdr[26]_AND_186_o|         |    1.717|         |         |
GND_6_o_MemAdr[26]_AND_188_o|         |    1.734|         |         |
GND_6_o_MemAdr[26]_AND_190_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_192_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_194_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_196_o|         |    1.667|         |         |
GND_6_o_MemAdr[26]_AND_198_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_200_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_202_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_204_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_206_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_208_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_210_o|         |    1.717|         |         |
GND_6_o_MemAdr[26]_AND_212_o|         |    1.734|         |         |
GND_6_o_MemAdr[26]_AND_214_o|         |    1.667|         |         |
GND_6_o_MemAdr[26]_AND_216_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_218_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_220_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_222_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_224_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_226_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_228_o|         |    1.701|         |         |
GND_6_o_MemAdr[26]_AND_230_o|         |    1.701|         |         |
GND_6_o_MemAdv_AND_282_o    |         |    1.613|         |         |
GND_6_o_MemClk_AND_280_o    |         |    1.613|         |         |
GND_6_o_MemOE_AND_286_o     |         |    1.667|         |         |
GND_6_o_MemWR_AND_288_o     |         |    1.613|         |         |
GND_6_o_RamCE_AND_284_o     |         |    1.613|         |         |
GND_6_o_RamCRE_AND_290_o    |         |    1.613|         |         |
GND_6_o_RamLB_AND_294_o     |         |    1.667|         |         |
GND_6_o_RamUB_AND_292_o     |         |    1.667|         |         |
GND_6_o_led[7]_AND_296_o    |         |    1.701|         |         |
GND_6_o_led[7]_AND_298_o    |         |    1.701|         |         |
GND_6_o_led[7]_AND_300_o    |         |    1.701|         |         |
GND_6_o_led[7]_AND_302_o    |         |    1.701|         |         |
GND_6_o_led[7]_AND_304_o    |         |    1.701|         |         |
GND_6_o_led[7]_AND_306_o    |         |    1.701|         |         |
GND_6_o_led[7]_AND_308_o    |         |    1.701|         |         |
GND_6_o_led[7]_AND_310_o    |         |    1.701|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CockDivider500/clk_out
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out     |    2.544|         |         |         |
CockDivider500/clk_out       |   58.133|         |         |         |
GND_6_o_GND_6_o_AND_312_o    |         |    5.602|         |         |
GND_6_o_GND_6_o_AND_314_o    |         |    7.449|         |         |
GND_6_o_GND_6_o_AND_316_o    |         |    8.144|         |         |
GND_6_o_MemAdr[26]_AND_178_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_180_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_182_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_184_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_186_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_188_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_190_o |         |    2.869|         |         |
GND_6_o_MemAdr[26]_AND_192_o |         |    2.869|         |         |
GND_6_o_MemAdr[26]_AND_194_o |         |    2.869|         |         |
GND_6_o_MemAdr[26]_AND_196_o |         |    2.868|         |         |
GND_6_o_MemAdr[26]_AND_198_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_200_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_202_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_204_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_206_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_208_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_210_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_212_o |         |    1.831|         |         |
GND_6_o_MemAdr[26]_AND_214_o |         |    2.868|         |         |
GND_6_o_MemAdr[26]_AND_216_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_218_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_220_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_222_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_224_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_226_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_228_o |         |    2.752|         |         |
GND_6_o_MemAdr[26]_AND_230_o |         |    2.752|         |         |
GND_6_o_MemAdv_AND_282_o     |         |    1.613|         |         |
GND_6_o_MemClk_AND_280_o     |         |    1.613|         |         |
GND_6_o_MemOE_AND_286_o      |         |    2.472|         |         |
GND_6_o_MemWR_AND_288_o      |         |    1.613|         |         |
GND_6_o_RamCE_AND_284_o      |         |    1.613|         |         |
GND_6_o_RamCRE_AND_290_o     |         |    1.613|         |         |
GND_6_o_RamLB_AND_294_o      |         |    1.667|         |         |
GND_6_o_RamUB_AND_292_o      |         |    1.667|         |         |
GND_6_o_led[7]_AND_296_o     |         |    2.786|         |         |
GND_6_o_led[7]_AND_298_o     |         |    2.786|         |         |
GND_6_o_led[7]_AND_300_o     |         |    2.786|         |         |
GND_6_o_led[7]_AND_302_o     |         |    2.786|         |         |
GND_6_o_led[7]_AND_304_o     |         |    2.786|         |         |
GND_6_o_led[7]_AND_306_o     |         |    2.786|         |         |
GND_6_o_led[7]_AND_308_o     |         |    2.786|         |         |
GND_6_o_led[7]_AND_310_o     |         |    2.786|         |         |
GND_6_o_vgaBlue[1]_AND_244_o |         |    2.717|         |         |
GND_6_o_vgaBlue[1]_AND_246_o |         |    2.717|         |         |
GND_6_o_vgaGreen[2]_AND_238_o|         |    2.831|         |         |
GND_6_o_vgaGreen[2]_AND_240_o|         |    2.717|         |         |
GND_6_o_vgaGreen[2]_AND_242_o|         |    2.717|         |         |
GND_6_o_vgaRed[2]_AND_232_o  |         |    2.717|         |         |
GND_6_o_vgaRed[2]_AND_234_o  |         |    2.717|         |         |
GND_6_o_vgaRed[2]_AND_236_o  |         |    2.717|         |         |
GND_6_o_z1[3]_AND_248_o      |         |    1.831|         |         |
GND_6_o_z1[3]_AND_250_o      |         |    1.862|         |         |
GND_6_o_z1[3]_AND_252_o      |         |    2.668|         |         |
GND_6_o_z1[3]_AND_254_o      |         |    1.798|         |         |
GND_6_o_z2[3]_AND_256_o      |         |    2.911|         |         |
GND_6_o_z2[3]_AND_258_o      |         |    2.937|         |         |
GND_6_o_z2[3]_AND_260_o      |         |    2.943|         |         |
GND_6_o_z2[3]_AND_262_o      |         |    2.903|         |         |
GND_6_o_z3[3]_AND_264_o      |         |    3.047|         |         |
GND_6_o_z3[3]_AND_266_o      |         |    3.047|         |         |
GND_6_o_z3[3]_AND_268_o      |         |    3.060|         |         |
GND_6_o_z3[3]_AND_270_o      |         |    3.010|         |         |
GND_6_o_z4[3]_AND_272_o      |         |    3.025|         |         |
GND_6_o_z4[3]_AND_274_o      |         |    4.070|         |         |
GND_6_o_z4[3]_AND_276_o      |         |    3.090|         |         |
GND_6_o_z4[3]_AND_278_o      |         |    2.903|         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_GND_6_o_AND_312_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.505|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.199|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.682|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_GND_6_o_AND_314_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.505|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.199|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.682|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_GND_6_o_AND_316_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.505|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.199|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.682|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_178_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_180_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_182_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_184_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_186_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_188_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_190_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_192_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_194_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_196_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_198_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_200_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_202_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_204_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_206_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_208_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_210_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_212_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_214_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_216_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_218_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_220_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_222_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_224_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_226_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_228_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdr[26]_AND_230_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemAdv_AND_282_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemClk_AND_280_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.506|         |
CockDivider500/clk_out   |         |         |    5.582|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.302|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.064|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.759|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemOE_AND_286_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_MemWR_AND_288_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_RamCE_AND_284_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.506|         |
CockDivider500/clk_out   |         |         |    5.582|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.302|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.064|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.759|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_RamCRE_AND_290_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.506|         |
CockDivider500/clk_out   |         |         |    5.582|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.302|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.064|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.759|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_RamLB_AND_294_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_RamUB_AND_292_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_296_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_298_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_300_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_302_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_304_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_306_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_308_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_led[7]_AND_310_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.544|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.102|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaBlue[1]_AND_244_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaBlue[1]_AND_246_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaGreen[2]_AND_238_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaGreen[2]_AND_240_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaGreen[2]_AND_242_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaRed[2]_AND_232_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaRed[2]_AND_234_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_vgaRed[2]_AND_236_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider25Mhz/clk_out |         |         |    2.316|         |
CockDivider500/clk_out   |         |         |    5.619|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.222|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.085|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.796|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z1[3]_AND_248_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.639|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    2.751|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.199|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    5.816|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z1[3]_AND_250_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z1[3]_AND_252_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z1[3]_AND_254_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.142|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.319|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.219|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.269|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z2[3]_AND_256_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.142|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.319|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.219|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.269|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z2[3]_AND_258_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z2[3]_AND_260_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z2[3]_AND_262_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z3[3]_AND_264_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z3[3]_AND_266_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.142|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.319|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.219|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.269|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z3[3]_AND_268_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.142|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.319|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.219|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.269|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z3[3]_AND_270_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.142|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.319|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.219|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.269|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z4[3]_AND_272_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z4[3]_AND_274_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.142|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.319|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.219|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.269|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z4[3]_AND_276_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.142|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.319|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    5.219|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.269|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_6_o_z4[3]_AND_278_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
CockDivider500/clk_out   |         |         |    5.162|         |
GND_6_o_GND_6_o_AND_312_o|         |         |    5.339|         |
GND_6_o_GND_6_o_AND_314_o|         |         |    4.857|         |
GND_6_o_GND_6_o_AND_316_o|         |         |    3.383|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.226|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 65.25 secs
 
--> 

Total memory usage is 298224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   11 (   0 filtered)

