NDSummary.OnToolTipsLoaded("SystemVerilogModule:memory",{664:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype664\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection SystemVerilogStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/6/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/6/2\"><span class=\"SHKeyword\">module</span> memory (</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">input</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">&nbsp[<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">data,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">input</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">&nbsp[<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">addr,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">input</span></div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">we,</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">clk,</div><div class=\"PDirectionOrParameterKeyword InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">output</span></div><div class=\"PPackedDimensions\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">&nbsp[<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:5/4/6/5\">q</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"5/5/6/6\" data-NarrowGridArea=\"7/1/8/5\" style=\"grid-area:5/5/6/6\">)</div></div></div></div><div class=\"TTSummary\">Simple memory model with synchronous write and read operations</div></div>",666:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype666\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] ram[<span class=\"SHNumber\">255</span>:<span class=\"SHNumber\">0</span>]</div></div><div class=\"TTSummary\">Memory storage array</div></div>",667:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype667\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [<span class=\"SHNumber\">31</span>:<span class=\"SHNumber\">0</span>] addr_reg</div></div><div class=\"TTSummary\">Registered address for read operations</div></div>"});