// Seed: 387789333
module module_0;
  logic id_1;
  ;
  assign module_1.id_2 = 0;
  tri0 id_2 = 1'b0;
  always @(posedge -1 or posedge id_1) begin : LABEL_0
    $clog2(17);
    ;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input wand id_5,
    input uwire id_6
);
  wire id_8;
  ;
  module_0 modCall_1 ();
  assign id_8 = id_1;
endmodule
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    output tri module_2,
    input wor id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wor id_14,
    input tri id_15,
    output tri1 id_16,
    input tri0 id_17,
    output tri id_18,
    output tri0 id_19,
    input tri1 id_20
    , id_24,
    input supply0 id_21,
    input tri0 id_22
);
  module_0 modCall_1 ();
  logic id_25;
  assign id_6 = 1'b0;
endmodule
