table,register_name,bits,field_name,description,type,reset
Table 8-7: por_apb_node_info attributes,por_apb_node_info,[63:32],Reserved,Reserved ‑,RO,-
Table 8-7: por_apb_node_info attributes,por_apb_node_info,[31:16],node_id,Component CHI node ID,RO,0x00
Table 8-7: por_apb_node_info attributes,por_apb_node_info,[15:0],node_type,CMN node type identifier,RO,0x1000
Table 8-8: por_apb_child_info attributes,por_apb_child_info,[63:32],Reserved,Reserved ‑,RO,-
Table 8-8: por_apb_child_info attributes,por_apb_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0000
Table 8-8: por_apb_child_info attributes,por_apb_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-9: por_apb_rcr attributes,por_apb_rcr,[63:1],Reserved,Reserved,RO,-
Table 8-9: por_apb_rcr attributes,por_apb_rcr,[0],apb,Allows access to root APB registers,RW,0b0
Table 8-10: por_apb_scr attributes,por_apb_scr,[63:1],Reserved,Reserved,RO,-
Table 8-10: por_apb_scr attributes,por_apb_scr,[0],apb,Allows access to secure APB registers,RW,0b0
Table 8-11: por_apb_only_access attributes,por_apb_only_access,[63:4],Reserved,Reserved,RO,-
Table 8-11: por_apb_only_access attributes,por_apb_only_access,[3],mxp_axu_apb_only,MXP AXI utility bus access by APB only 0b0 MXP AXU accessible via CHI/AXI in addition to APB 0b1 MXP AXU accessible only via APB,RW,0b0
Table 8-11: por_apb_only_access attributes,por_apb_only_access,[2],dmc_apb_only,DMC AXI utility bus access by APB only 0b0 DMC AXU accessible via CHI/AXI in addition to APB 0b1 DMC AXU accessible only via APB,RW,0b0
Table 8-11: por_apb_only_access attributes,por_apb_only_access,[1],dsu_apb_only,DSU AXI utility bus access by APB only 0b0 DSU AXU accessible via CHI/AXI in addition to APB 0b1 DSU AXU accessible only via APB,RW,0b0
Table 8-11: por_apb_only_access attributes,por_apb_only_access,[0],cmn_apb_only,CMN config access by APB only 0b0 CMN config accessible via CHI/AXI in addition to APB 0b1 CMN config accessible only via APB,RW,0b0
Table 8-12: por_axu_control attributes,por_axu_control,[63:2],Reserved,Reserved,RO,-
Table 8-12: por_axu_control attributes,por_axu_control,[1],dmc_apb_indicator,DMC AxPROT[0] access indicator enable 0b1 AxPROT[0] will carry source indicator 0 from CHI 1 from APB 0b0 AxPROT[0] behaves as default,RW,0b0
Table 8-12: por_axu_control attributes,por_axu_control,[0],dsu_apb_indicator,DSU AxPROT[0] access indicator enable 0b1 AxPROT[0] will carry source indicator 0 from CHI 1 from APB 0b0 AxPROT[0] behaves as default,RW,0b0
Table 8-14: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-14: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-14: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[31:16],node_id,Component CHI node ID,RO,0x00
Table 8-14: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[15:0],node_type,CMN node type identifier,RO,0x0104
Table 8-15: por_ccg_ha_id attributes,por_ccg_ha_id,[63:10],Reserved,Reserved,RO,-
Table 8-15: por_ccg_ha_id attributes,por_ccg_ha_id,[9:0],ccix_haid,CCIX HAID,RW,0x0
Table 8-16: por_ccg_ha_child_info attributes,por_ccg_ha_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-16: por_ccg_ha_child_info attributes,por_ccg_ha_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-16: por_ccg_ha_child_info attributes,por_ccg_ha_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0x0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[63:25],Reserved,Reserved,RO,-
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[24],ha_c2c_txdat_qos_prop_en,"For C2C, propagate QOS from CHI-C2C to CHI-DAT port. If disabled, reflect request value",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[23],ha_c2c_rxdat_qos_prop_en,"For C2C, propagate QOS from CHI-DAT port to CHI-C2C. If disabled, QOS=0 on C2C",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[22],ha_c2c_early_readreceipt_en,"C2C, for ordered read requests, HA enables the early-readreceipt flow",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[21],ha_c2c_early_dbid_en,"C2C, for 3-hop flows Enables the early-dbid flow",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[20],ha_dsa_mode_en,"Enables DSA mode, ReadNoSnp & WriteNoSnp requests are sent to SN",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[19:16],ha_txn_timeout_threshold,"The number of transaction timeouts, which would trigger UE",RW,0x4
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[15:12],ha_txn_timeout_value,this field allows system software to modify the Transaction Timeout Value for CCG HA Transactions 0b0000 50us to 10ms 0b0001 50us to 100us 0b0010 1ms to 10ms 0b0101 16ms to 55ms 0b0110 65ms to 210ms 0b1001 260ms to 900ms 0b1010 1s to 3.5s 0b1101 4s to 13s 0b1110 17s to 64s others Reserved,RW,0x0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[11],ha_txn_timeout_enable,When Set this bit enables CCG HA Transaction Timeout mechanism.,RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[10],drop_transactions_on_inbound_cxl_viral,"When set, write/read requests over CCL will be dropped during Inbound CXL Viral. Propagate by default",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[9],drop_writes_on_cxl_reset,"When set, write requests over CCL will be dropped during CXL Reset. Propagate by default",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[8],nse_override,NSE override value,RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[7],nse_override_en,"NSE override en When set, NSE(Non-Secure) value on CHI side is driven from NSE override value in this register",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[6],ns_override,NS override value,RW,0b1
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[5],ns_override_en,"NS override en When set, NS(Non-Secure) value on CHI side is driven from NS override value in this register",RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[4:1],qos_override,QoS override value,RW,0b0
Table 8-17: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[0],qos_override_en,"QoS override en When set, QoS value on CHI side is driven from QoS override value in this register",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[63:36],Reserved,Reserved,RO,-
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[35],downgrade_dct_en,"When set, Downgrades the Forward Snoop opcodes to the non- forward Snoops.",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[34],cxl_type1_host_disable_hns_routing_for_ItoMWR,"When set, HA disable sending CXL ItoMWR transactions(LBT bound) to the LCN. ItoMWR transactions (LBT bound) are steered to RA.",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[33],cxl_type1_host_disable_hns_routing_for_memWR,"When set, HA disable sending CXL memWR transactions(LBT bound) to the LCN. MemWR transactions (LBT bound) are steered to RA.",RW,0b1
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[32],cxl_type1_host_disable_hns_routing,"When set, HA bypasses HNS for LBT bound transactions and directly steers LBT bound transactions to RA",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[31],downgrade_dct_copyback_haz_en,"When set, Downgrades the Forward Snoop opcodes to the non- forward Snoops during the Copyback hazarding scenarios (data is sent to HNF only). When Reset, Data is sent to RN & HN depending on the RetToSrc and the Copyback opcode.",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[30],dct_compdat_loopback_en,"When set, enables COMPDATA loopback from HA TXDAT to HA RXDAT. This scenario arises when snoopee and requestor are both in the Remote (HA sends COMPDATA to itself)",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[29],pass_wlast_on_axid,"When set, forces last txn indicator received from remote chip to be passed as the MSB of AWID for CCG_RNI instance (if present)",RW,0b1
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[28],use_5bit_data_source_enc,"When set, forces use of 5-bit Data Source Encoding (CHI-F)",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[27],use_4bit_data_source_enc,"When set, forces use of 4-bit Data Source Encoding",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[26],cxl_disable_mem_attr_overriding,"When set, Disables the static memory attributes on the CHI reqs and derives from RNSAM configuration based on HTG/non- hashed regions",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[25],cxl_upd_snpcurr2snpdata,"When set, updates SnpCurr to SnpData on CXL.Cache",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[24],earlycomp_dis,"When set, disables sending early completions for requests. This is applicable to CXL.Cache (writebacks that come with Data) - D2H_DIRTYEVICT",RW,0b1
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[23],disable_cxl_hw_snoopdomain_reqack,"When set, disables CXL Hardware based Snoop domain handshake",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[22],cxl_rspvhitv_force_uc,"When set, forces UC response state for Snoop response on CHI when D2H RspVHitV response is received on CXL",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[21:20],max_dat_rspout_msgs,Used to configure the maximum number of response data messages (Read Data) presented to CCLA’s packing logic. 0b00 one message 0b01 two messages 0b10 three messages 0b11 four messages Note The max is further limited by max allowed by the given protocol (CCIX2.0/CXL.mem/CXL.cache),RW,0b11
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[19:18],max_nd_rspout_msgs,Used to configure the maximum number of non-data response messages (Completions/GO/WritePulls) presented to CCLA’s packing logic. 0b00 one message 0b01 two messages 0b10 three messages 0b11 four messages Note The max is further limited by max allowed by the given protocol (CCIX2.0/CXL.mem/CXL.cache),RW,0b11
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[17],passive_buf_force_ue,"When set, focres all DE’s originating in Passive Buffer to be reported as UEs",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[16],snpreq_copyback_haz_en,When set enables Snoop-CopyBack hazarding at incoming Snoop Request pipe,RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[15:7],Reserved,Reserved,RO,-
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[6],disable_chic_dmt,When set disables CHI-C style DMT,RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[5],disable_cg_flopen,Disables enhanced flop enable control for dynamic power savings,RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[4],Reserved,Reserved,RO,-
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[3],early_compack_en,Early CompAck enable; enables sending early CompAck on CCIX for requests that require CompAck,RW,0b1
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[2],remote_chia_rnf_present,"Indicates existence of CHIA RN-F in system; HA uses this indication to send SnpToS or SnpToSC 0b0 HA converts SnpShared, SnpClean, and SnpNotSharedDirty to SnpToSC 0b1 HA converts SnpShared, SnpClean, and SnpNotSharedDirty to SnpToS",RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[1],snoop_dataret_disable,Disables setting data return for CCIX snoop requests for all CHI snoop opcodes,RW,0b0
Table 8-18: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[0],cg_disable,Disables clock gating when set,RW,0b0
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[63:25],Reserved,Reserved,RO,-
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[24],mpam_pmg0,MPAM_PMG value,RW,0b0
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[23:20],Reserved,Reserved,RO,-
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[19:8],mpam_partid0,MPAM_PARTID value,RW,0b0
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[7:6],Reserved,Reserved,RO,-
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[5:4],mpam_sp0,MPAM_SP value,RW,0b00
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[3:1],Reserved,Reserved,RO,-
Table 8-19: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[0],mpam_override_en0,"MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Applicable only in non-SMP mode",RW,0b0
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[63:25],Reserved,Reserved,RO,-
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[24],mpam_pmg1,MPAM_PMG value,RW,0b0
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[23:20],Reserved,Reserved,RO,-
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[19:8],mpam_partid1,MPAM_PARTID value,RW,0b0
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[7:6],Reserved,Reserved,RO,-
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[5:4],mpam_sp1,MPAM_SP value,RW,0b00
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[3:1],Reserved,Reserved,RO,-
Table 8-20: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[0],mpam_override_en1,"MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Applicable only in non-SMP mode",RW,0b0
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[63:25],Reserved,Reserved,RO,-
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[24],mpam_pmg2,MPAM_PMG value,RW,0b0
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[23:20],Reserved,Reserved,RO,-
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[19:8],mpam_partid2,MPAM_PARTID value,RW,0b0
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[7:6],Reserved,Reserved,RO,-
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[5:4],mpam_sp2,MPAM_SP value,RW,0b00
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[3:1],Reserved,Reserved,RO,-
Table 8-21: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[0],mpam_override_en2,"MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Applicable only in non-SMP mode",RW,0b0
Table 8-22: por_ccg_ha_link0-2_cache_id_ctl attributes,por_ccg_ha_link0-2_cache_id_ctl,[63:9],Reserved,Reserved,RO,-
Table 8-22: por_ccg_ha_link0-2_cache_id_ctl attributes,por_ccg_ha_link0-2_cache_id_ctl,[8],link#{index}_remote_chip_mode,Defines the remote chip as Hierarchal(HN-S) or Flat(HN-F) 0b0 - Hierarchal system 0b1 - Flat system,RW,0b0
Table 8-22: por_ccg_ha_link0-2_cache_id_ctl attributes,por_ccg_ha_link0-2_cache_id_ctl,[7:6],Reserved,Reserved,RO,-
Table 8-22: por_ccg_ha_link0-2_cache_id_ctl attributes,por_ccg_ha_link0-2_cache_id_ctl,[5:1],link#{index}_global_chip_id,global chip id value,RW,0b0
Table 8-22: por_ccg_ha_link0-2_cache_id_ctl attributes,por_ccg_ha_link0-2_cache_id_ctl,[0],link#{index}_global_chip_id_override_en,override global_chip_id on the incoming requests from non-caching agent,RW,0b0
Table 8-23: por_ccg_ha_scr attributes,por_ccg_ha_scr,[63:4],Reserved,Reserved,RO,-
Table 8-23: por_ccg_ha_scr attributes,por_ccg_ha_scr,[3],cfg_ctl,Secure Control Register for root HA config control registers,RW,0b0
Table 8-23: por_ccg_ha_scr attributes,por_ccg_ha_scr,[2],mpam_ctl,Secure Control Register for root HA MPAM override registers,RW,0b0
Table 8-23: por_ccg_ha_scr attributes,por_ccg_ha_scr,[1],linkid_ctl,Secure Control Register for root HA Link ID registers,RW,0b0
Table 8-23: por_ccg_ha_scr attributes,por_ccg_ha_scr,[0],ldid_ctl,Secure Control Register for root HA LDID registers,RW,0b0
Table 8-24: por_ccg_ha_rcr attributes,por_ccg_ha_rcr,[63:4],Reserved,Reserved,RO,-
Table 8-24: por_ccg_ha_rcr attributes,por_ccg_ha_rcr,[3],cfg_ctl,Root Control Register for root HA config control registers,RW,0b0
Table 8-24: por_ccg_ha_rcr attributes,por_ccg_ha_rcr,[2],mpam_ctl,Root Control Register for root HA MPAM override registers,RW,0b0
Table 8-24: por_ccg_ha_rcr attributes,por_ccg_ha_rcr,[1],linkid_ctl,Root Control Register for root HA Link ID registers,RW,0b0
Table 8-24: por_ccg_ha_rcr attributes,por_ccg_ha_rcr,[0],ldid_ctl,Root Control Register for root HA LDID registers,RW,0b0
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[63],Reserved,Reserved ‑,RO,-
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[62:54],snoop_compack_hazbuf_depth,Depth of CompAck snoop hazard buffer,RO,0x10
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[53:45],snoop_databuffer_depth,Depth of snoop data buffer,RO,0x20
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[44:36],snoop_tracker_depth,Depth of snoop tracker; number of outstanding SNP requests on CCIX,RO,0x100
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[35:26],snoop_request_sinkbuffer_depth,Depth of snoop request sink buffer; number of CHI SNP requests that can be sunk by CXHA dependent,RO,Configuration dependent
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[25:18],wdb_depth,Depth of write data buffer dependent,RO,Configuration dependent
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[17:9],rdb_depth,Depth of read data buffer dependent,RO,Configuration dependent
Table 8-25: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[8:0],request_tracker_depth,Depth of request tracker dependent,RO,Configuration dependent
Table 8-26: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[63:60],Reserved,Reserved ‑,RO,-
Table 8-26: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[59:50],ha_rni_num_atomic_bufs,Number of HA_RNI atomic data buffers dependent,RO,Configuration dependent
Table 8-26: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[49:40],ha_rni_num_rd_bufs,Number of HA_RNI read data buffers dependent,RO,Configuration dependent
Table 8-26: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[39:30],ha_rni_num_rd_reqs,Number of HA_RNI outstanding read requests dependent,RO,Configuration dependent
Table 8-26: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[29:20],ha_rni_num_wr_reqs,Number of HA_RNI outstanding write requests dependent,RO,Configuration dependent
Table 8-26: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[19:10],dat_pass_buff_depth,Depth of DAT Passive Buffer dependent,RO,Configuration dependent
Table 8-26: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[9:0],req_pass_buff_depth,Depth of REQ Passive Buffer dependent,RO,Configuration dependent
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[63:59],Reserved,Reserved ‑,RO,-
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[58:51],ccg_num_ca_link2,Number of Caching agents on the remote chip connected through link2,RO,0x64
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[50:43],ccg_num_ca_link1,Number of Caching agents on the remote chip connected through link1,RO,0x64
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[42:35],ccg_num_ca_link0,Number of Caching agents on the remote chip connected through link0,RO,0x64
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[34:31],cxl_num_dcd_regions,Number of CXL Dynamic Capacity Device Regions,RO,0x0
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[30:16],cxl_dcd_lut_depth,Depth of CXL Dynamic Capacity Device LUT,RO,0x1024
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[15],hdm_decoder_iw_3_en,"HDM decoder support for {3, 6, 12} interleave way enabled",RO,0x1
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[14:11],hdm_num_decoders,Number of HDM decoders,RO,0x1
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[10],ha_rni_legacy_decoup_rd,"Legacy decoupled read mode, no read burst propagation",RO,0x1
Table 8-27: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[9:0],ha_rni_num_rd_reqs_max_per_slice,Number of HA_RNI read request entries per slice,RO,0x40
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[63:58],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[57:56],agent7_linkid,Specifies Link ID for baseid-7,RW,0x0
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[55:50],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[49:48],agent6_linkid,Specifies Link ID for baseid-6,RW,0x0
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[47:42],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[41:40],agent5_linkid,Specifies Link ID for baseid-5,RW,0x0
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[39:34],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[33:32],agent4_linkid,Specifies Link ID for baseid-4,RW,0x0
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[31:26],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[25:24],agent3_linkid,Specifies Link ID for baseid-3,RW,0x0
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[23:18],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[17:16],agent2_linkid,Specifies Link ID for baseid-2,RW,0x0
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[15:10],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[9:8],agent1_linkid,Specifies Link ID for baseid-1,RW,0x0
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[7:2],Reserved,Reserved,RO,-
Table 8-28: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[1:0],agent0_linkid,Specifies Link ID for baseid-0,RW,0x0
Table 8-29: por_ccg_ha_agentid_to_linkid_val attributes,por_ccg_ha_agentid_to_linkid_val,[63:8],Reserved,Reserved,RO,-
Table 8-29: por_ccg_ha_agentid_to_linkid_val attributes,por_ccg_ha_agentid_to_linkid_val,[7:0],valid,Specifies whether the Link ID is valid; bit number corresponds to logical Agent ID number (from 0 to 7),RW,0x0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[63],exp_raid_#{index*4+3}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+3} is valid,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[62],exp_raid_#{index*4+3}_ldid_rnf,Specifies if Expanded RAID #{index*4+3} is RN-F,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[61],exp_raid_#{index*4+3}_ldid_cxl,Specifies if Expanded RAID #{index*4+3} is CXL agent,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[60],Reserved,Reserved,RO,-
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[59:48],exp_raid_#{index*4+3}_ldid,Specifies the LDID for Expanded RAID #{index*4+3},RW,0x0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[47],exp_raid_#{index*4+2}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+2} is valid,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[46],exp_raid_#{index*4+2}_ldid_rnf,Specifies if Expanded RAID #{index*4+2} is RN-F,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[45],exp_raid_#{index*4+2}_ldid_cxl,Specifies if Expanded RAID #{index*4+2} is CXL agent,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[44],Reserved,Reserved,RO,-
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[43:32],exp_raid_#{index*4+2}_ldid,Specifies the LDID for Expanded RAID #{index*4+2},RW,0x0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[31],exp_raid_#{index*4+1}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+1} is valid,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[30],exp_raid_#{index*4+1}_ldid_rnf,Specifies if Expanded RAID #{index*4+1} is RN-F,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[29],exp_raid_#{index*4+1}_ldid_cxl,Specifies if Expanded RAID #{index*4+1} is CXL agent,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[28],Reserved,Reserved,RO,-
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[27:16],exp_raid_#{index*4+1}_ldid,Specifies the LDID for Expanded RAID #{index*4+1},RW,0x0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[15],exp_raid_#{index*4}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4} is valid,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[14],exp_raid_#{index*4}_ldid_rnf,Specifies if Expanded RAID #{index*4} is RN-F,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[13],exp_raid_#{index*4}_ldid_cxl,Specifies if Expanded RAID #{index*4} is CXL agent,RW,0b0
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[12],Reserved,Reserved,RO,-
Table 8-30: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-31,[11:0],exp_raid_#{index*4}_ldid,Specifies the LDID for Expanded RAID #{index*4},RW,0x0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[63],exp_raid_#{index*4+3}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+3} is valid,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[62],exp_raid_#{index*4+3}_ldid_rnf,Specifies if Expanded RAID #{index*4+3} is RN-F,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[61],exp_raid_#{index*4+3}_ldid_cxl,Specifies if Expanded RAID #{index*4+3} is CXL agent,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[60],Reserved,Reserved,RO,-
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[59:48],exp_raid_#{index*4+3}_ldid,Specifies the LDID for Expanded RAID #{index*4+3},RW,0x0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[47],exp_raid_#{index*4+2}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+2} is valid,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[46],exp_raid_#{index*4+2}_ldid_rnf,Specifies if Expanded RAID #{index*4+2} is RN-F,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[45],exp_raid_#{index*4+2}_ldid_cxl,Specifies if Expanded RAID #{index*4+2} is CXL agent,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[44],Reserved,Reserved,RO,-
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[43:32],exp_raid_#{index*4+2}_ldid,Specifies the LDID for Expanded RAID #{index*4+2},RW,0x0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[31],exp_raid_#{index*4+1}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+1} is valid,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[30],exp_raid_#{index*4+1}_ldid_rnf,Specifies if Expanded RAID #{index*4+1} is RN-F,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[29],exp_raid_#{index*4+1}_ldid_cxl,Specifies if Expanded RAID #{index*4+1} is CXL agent,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[28],Reserved,Reserved,RO,-
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[27:16],exp_raid_#{index*4+1}_ldid,Specifies the LDID for Expanded RAID #{index*4+1},RW,0x0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[15],exp_raid_#{index*4}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4} is valid,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[14],exp_raid_#{index*4}_ldid_rnf,Specifies if Expanded RAID #{index*4} is RN-F,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[13],exp_raid_#{index*4}_ldid_cxl,Specifies if Expanded RAID #{index*4} is CXL agent,RW,0b0
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[12],Reserved,Reserved,RO,-
Table 8-31: por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link1_rnf_exp_raid_to_ldid_reg_0-31,[11:0],exp_raid_#{index*4}_ldid,Specifies the LDID for Expanded RAID #{index*4},RW,0x0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[63],exp_raid_#{index*4+3}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+3} is valid,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[62],exp_raid_#{index*4+3}_ldid_rnf,Specifies if Expanded RAID #{index*4+3} is RN-F,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[61],exp_raid_#{index*4+3}_ldid_cxl,Specifies if Expanded RAID #{index*4+3} is CXL agent,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[60],Reserved,Reserved,RO,-
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[59:48],exp_raid_#{index*4+3}_ldid,Specifies the LDID for Expanded RAID #{index*4+3},RW,0x0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[47],exp_raid_#{index*4+2}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+2} is valid,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[46],exp_raid_#{index*4+2}_ldid_rnf,Specifies if Expanded RAID #{index*4+2} is RN-F,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[45],exp_raid_#{index*4+2}_ldid_cxl,Specifies if Expanded RAID #{index*4+2} is CXL agent,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[44],Reserved,Reserved,RO,-
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[43:32],exp_raid_#{index*4+2}_ldid,Specifies the LDID for Expanded RAID #{index*4+2},RW,0x0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[31],exp_raid_#{index*4+1}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+1} is valid,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[30],exp_raid_#{index*4+1}_ldid_rnf,Specifies if Expanded RAID #{index*4+1} is RN-F,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[29],exp_raid_#{index*4+1}_ldid_cxl,Specifies if Expanded RAID #{index*4+1} is CXL agent,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[28],Reserved,Reserved,RO,-
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[27:16],exp_raid_#{index*4+1}_ldid,Specifies the LDID for Expanded RAID #{index*4+1},RW,0x0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[15],exp_raid_#{index*4}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4} is valid,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[14],exp_raid_#{index*4}_ldid_rnf,Specifies if Expanded RAID #{index*4} is RN-F,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[13],exp_raid_#{index*4}_ldid_cxl,Specifies if Expanded RAID #{index*4} is CXL agent,RW,0b0
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[12],Reserved,Reserved,RO,-
Table 8-32: por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31 attributes,por_ccg_ha_link2_rnf_exp_raid_to_ldid_reg_0-31,[11:0],exp_raid_#{index*4}_ldid,Specifies the LDID for Expanded RAID #{index*4},RW,0x0
Table 8-33: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[63:36],Reserved,Reserved,RO,-
Table 8-33: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[35:32],pmu_occup1_id,CXHA PMU occupancy event selector ID,RW,0b0
Table 8-33: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[31:24],pmu_event3_id,CXHA PMU Event 3 ID,RW,0b0
Table 8-33: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[23:16],pmu_event2_id,CXHA PMU Event 2 ID,RW,0b0
Table 8-33: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[15:8],pmu_event1_id,CXHA PMU Event 1 ID,RW,0b0
Table 8-33: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[7:0],pmu_event0_id,CXHA PMU Event 0 ID,RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[63:53],Reserved,Reserved ‑,RO,-
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[52],lnk0_prop_exchange_done,Status bbit to indicate property exchange is done,RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[51:42],lnk0_num_datcrds_fixed_count,"Controls the number of CCIX data credits assigned to Link 0 If this field along with link1, link2 fixed credit count is zero then the harware uses lnk0_num_datcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_datcrds_fixed_count should not exceed dat_pass_buff_depth field which is in por_ccg_ha_unit_info2. if the sum exceeds dat_pass_buff_depth then it will cause fatal errors",RW,0x00
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[41:32],lnk0_num_reqcrds_fixed_count,"Controls the number of CCIX request credits assigned to Link 0 If this field along with link1, link2 fixed credit count is zero then the harware uses lnk0_num_reqcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_reqcrds_fixed_count should not exceed req_pass_buff_depth field which is in por_ccg_ha_unit_info2. if the sum exceeds req_pass_buff_depth then it will cause fatal errors",RW,0x00
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[31:26],Reserved,Reserved ‑,RO,-
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[25],lnk0_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 0. Note This field is applicable only when SMP Mode enable bit is clear (i.e. Non- SMP mode)",RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[24],lnk0_req_rsvdc_ovrd_en,"When set, overrides CHI REQ RSVDC field with req rsvdc strap input for incoming requests on CCIX Link 0. Note This field is applicable only when SMP Mode enable bit is clear (i.e. Non- SMP mode)",RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[23],lnk0_en_strongnc_prop,"When set, enables propagation of StrongNC on CCIX Link 0.",RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[22],lnk0_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 0.",RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[21],lnk0_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 0.",RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[20],lnk0_en_devevent_prop,"When set, enables propagation of DevEvent on CCIX Link 0.",RW,0b1
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[19],lnk0_en_datasource_prop,"When set, enables propagation of DataSource on CCIX Link 0.",RW,0b1
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[18],lnk0_en_cbusy_prop,"When set, enables propagation of CBusy on CCIX Link 0.",RW,0b1
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[17],lnk0_send_compack,"When set, sends CompAck for CCIX Link 0.",RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[16],lnk0_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 0.",RW,0x0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[15],lnk0_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 0,RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[14:12],Reserved,Reserved ‑,RO,-
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[11:8],lnk0_num_datcrds,Controls the number of CCIX data credits assigned to Link 0 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[7:4],lnk0_num_reqcrds,Controls the number of CCIX request credits assigned to Link 0 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[3],lnk0_snoopdomain_req,Controls Snoop domain enable (SYSCOREQ) for CCIX Link 0,RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[2],lnk0_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 0b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 0b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent",RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[1],lnk0_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 0b0 Link Down request NOTE The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 0b1 Link Up request,RW,0b0
Table 8-34: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[0],lnk0_link_en,Enables CCIX Link 0 when set 0b0 Link is disabled 0b1 Link is enabled,RW,0b0
Table 8-35: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[63:3],Reserved,Reserved,RO,-
Table 8-35: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[2],lnk0_snoopdomain_ack,Provides Snoop domain status (SYSCOACK) for CCIX Link 0,RO,0b0
Table 8-35: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[1],lnk0_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 0b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 0b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear",RO,0b1
Table 8-35: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[0],lnk0_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 0b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 0b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE The local agent must clear Link_DN before setting Link_ACK.,RO,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[63:52],Reserved,Reserved ‑,RO,-
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[51:42],lnk1_num_datcrds_fixed_count,"Controls the number of CCIX data credits assigned to Link 1 If this field along with link0, link2 fixed credit count is zero then the harware uses lnk1_num_datcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_datcrds_fixed_count should not exceed dat_pass_buff_depth field which is in por_ccg_ha_unit_info2. if the sum exceeds dat_pass_buff_depth then it will cause fatal errors",RW,0x00
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[41:32],lnk1_num_reqcrds_fixed_count,"Controls the number of CCIX request credits assigned to Link 1 If this field along with link0, link2 fixed credit count is zero then the harware uses lnk1_num_reqcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_reqcrds_fixed_count should not exceed req_pass_buff_depth field which is in por_ccg_ha_unit_info2. if the sum exceeds req_pass_buff_depth then it will cause fatal errors",RW,0x00
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[31:26],Reserved,Reserved ‑,RO,-
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[25],lnk1_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 1. Note This field is applicable only when SMP Mode enable bit is clear (i.e. Non- SMP mode)",RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[24],lnk1_req_rsvdc_ovrd_en,"When set, overrides CHI REQ RSVDC field with req rsvdc strap input for incoming requests on CCIX Link 1. Note This field is applicable only when SMP Mode enable bit is clear (i.e. Non- SMP mode)",RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[23],lnk1_en_strongnc_prop,"When set, enables propagation of StrongNC on CCIX Link 1.",RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[22],lnk1_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 1.",RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[21],lnk1_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 1.",RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[20],lnk1_en_devevent_prop,"When set, enables propagation of DevEvent on CCIX Link 1.",RW,0b1
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[19],lnk1_en_datasource_prop,"When set, enables propagation of DataSource on CCIX Link 1.",RW,0b1
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[18],lnk1_en_cbusy_prop,"When set, enables propagation of CBusy on CCIX Link 1.",RW,0b1
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[17],lnk1_send_compack,"When set, sends CompAck for CCIX Link 1.",RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[16],lnk1_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 1.",RW,0x0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[15],lnk1_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 1,RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[14:12],Reserved,Reserved ‑,RO,-
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[11:8],lnk1_num_datcrds,Controls the number of CCIX data credits assigned to Link 1 0x0 Total credits equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[7:4],lnk1_num_reqcrds,Controls the number of CCIX request credits assigned to Link 1 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[3],lnk1_snoopdomain_req,Controls Snoop domain enable (SYSCOREQ) for CCIX Link 1,RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[2],lnk1_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 0b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 0b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent",RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[1],lnk1_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 0b0 Link Down request NOTE The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 0b1 Link Up request,RW,0b0
Table 8-36: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[0],lnk1_link_en,Enables CCIX Link 1 when set 0b0 Link is disabled 0b1 Link is enabled,RW,0b0
Table 8-37: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[63:3],Reserved,Reserved,RO,-
Table 8-37: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[2],lnk1_snoopdomain_ack,Provides Snoop domain status (SYSCOACK) for CCIX Link 1,RO,0b0
Table 8-37: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[1],lnk1_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 0b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 0b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear",RO,0b1
Table 8-37: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[0],lnk1_link_ack,Link Up/Down Acknowledge; hardware updates this register bit to acknowledge the software link request 0b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 0b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE The local agent must clear Link_DN before setting Link_ACK.,RO,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[63:52],Reserved,Reserved ‑,RO,-
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[51:42],lnk2_num_datcrds_fixed_count,"Controls the number of CCIX data credits assigned to Link 2 If this field along with link0, link1 fixed credit count is zero then the harware uses lnk2_num_datcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_datcrds_fixed_count should not exceed dat_pass_buff_depth field which is in por_ccg_ha_unit_info2. if the sum exceeds dat_pass_buff_depth then it will cause fatal errors",RW,0x00
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[41:32],lnk2_num_reqcrds_fixed_count,"Controls the number of CCIX request credits assigned to Link 2 If this field along with link0, link1 fixed credit count is zero then the harware uses lnk2_num_reqcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_reqcrds_fixed_count should not exceed req_pass_buff_depth field which is in por_ccg_ha_unit_info2. if the sum exceeds req_pass_buff_depth then it will cause fatal errors",RW,0x00
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[31:26],Reserved,Reserved ‑,RO,-
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[25],lnk2_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 2. Note This field is applicable only when SMP Mode enable bit is clear (i.e. Non- SMP mode)",RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[24],lnk2_req_rsvdc_ovrd_en,"When set, overrides CHI REQ RSVDC field with req rsvdc strap input for incoming requests on CCIX Link 2. Note This field is applicable only when SMP Mode enable bit is clear (i.e. Non- SMP mode)",RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[23],lnk2_en_strongnc_prop,"When set, enables propagation of StrongNC on CCIX Link 2.",RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[22],lnk2_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 2.",RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[21],lnk2_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 2.",RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[20],lnk2_en_devevent_prop,"When set, enables propagation of DevEvent on CCIX Link 2.",RW,0b1
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[19],lnk2_en_datasource_prop,"When set, enables propagation of DataSource on CCIX Link 2.",RW,0b1
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[18],lnk2_en_cbusy_prop,"When set, enables propagation of CBusy on CCIX Link 2.",RW,0b1
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[17],lnk2_send_compack,"When set, sends CompAck for CCIX Link 2.",RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[16],lnk2_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 2.",RW,0x0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[15],lnk2_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 2,RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[14:12],Reserved,Reserved ‑,RO,-
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[11:8],lnk2_num_datcrds,Controls the number of CCIX data credits assigned to Link 2 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[7:4],lnk2_num_reqcrds,Controls the number of CCIX request credits assigned to Link 2 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[3],lnk2_snoopdomain_req,Controls Snoop domain enable (SYSCOREQ) for CCIX Link 2,RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[2],lnk2_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 0b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 0b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent",RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[1],lnk2_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 0b0 Link Down request NOTE The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 0b1 Link Up request,RW,0b0
Table 8-38: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[0],lnk2_link_en,Enables CCIX Link 2 when set 0b0 Link is disabled 0b1 Link is enabled,RW,0b0
Table 8-39: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[63:3],Reserved,Reserved,RO,-
Table 8-39: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[2],lnk2_snoopdomain_ack,Provides Snoop domain status (SYSCOACK) for CCIX Link 2,RO,0b0
Table 8-39: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[1],lnk2_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 0b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 0b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear",RO,0b1
Table 8-39: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[0],lnk2_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 0b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 0b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE The local agent must clear Link_DN before setting Link_ACK.,RO,0b0
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[63:30],Reserved,Reserved ‑,RO,-
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[29:28],cplt_dist_incr_limit,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b11
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[27:26],cplt_dist_incr_val,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b01
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[25:24],Reserved,Reserved ‑,RO,-
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[23:22],func_set_val,"If FUNCTIONAL_SET is set, then DataSource [7:6] = FUNCTIONAL_SET_VALUE",RW,0b00
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[21],Reserved,Reserved ‑,RO,-
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[20:18],cplt_type_set_val,"If CPLT_TYPE_SET is set, then DataSource [4:2] = CPLT_TYPE_SETVALUE",RW,0b000
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[17:16],cplt_dist_set_val,"If CPLT_DIST_SET is set, then DataSource [1:0] = CPLT_DIST_SETVALUE",RW,0b00
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[15:7],Reserved,Reserved ‑,RO,-
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[6],func_set,"FUNCTIONAL_SET is applicable at units where information is not available, either within or from downstream to drive on DataSource[7:6]",RW,0b0
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[5:3],Reserved,Reserved ‑,RO,-
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[2],cplt_type_set,CPLT_TYPE_SET is applicable at the source of data.,RW,0b0
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[1],cplt_dist_incr,CPLT_DIST_INCR is applicable at the below mentioned non-data sources.,RW,0b0
Table 8-40: por_ccg_ha_datasource_ctl_link0 attributes,por_ccg_ha_datasource_ctl_link0,[0],cplt_dist_set,CPLT_DIST_SET is applicable at the source of data.,RW,0b0
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[63:30],Reserved,Reserved ‑,RO,-
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[29:28],cplt_dist_incr_limit,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b11
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[27:26],cplt_dist_incr_val,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b01
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[25:24],Reserved,Reserved ‑,RO,-
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[23:22],func_set_val,"If FUNCTIONAL_SET is set, then DataSource [7:6] = FUNCTIONAL_SET_VALUE",RW,0b00
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[21],Reserved,Reserved ‑,RO,-
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[20:18],cplt_type_set_val,"If CPLT_TYPE_SET is set, then DataSource [4:2] = CPLT_TYPE_SETVALUE",RW,0b000
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[17:16],cplt_dist_set_val,"If CPLT_DIST_SET is set, then DataSource [1:0] = CPLT_DIST_SETVALUE",RW,0b00
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[15:7],Reserved,Reserved ‑,RO,-
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[6],func_set,"FUNCTIONAL_SET is applicable at units where information is not available, either within or from downstream to drive on DataSource[7:6]",RW,0b0
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[5:3],Reserved,Reserved ‑,RO,-
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[2],cplt_type_set,CPLT_TYPE_SET is applicable at the source of data.,RW,0b0
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[1],cplt_dist_incr,CPLT_DIST_INCR is applicable at the below mentioned non-data sources.,RW,0b0
Table 8-41: por_ccg_ha_datasource_ctl_link1 attributes,por_ccg_ha_datasource_ctl_link1,[0],cplt_dist_set,CPLT_DIST_SET is applicable at the source of data.,RW,0b0
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[63:30],Reserved,Reserved ‑,RO,-
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[29:28],cplt_dist_incr_limit,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b11
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[27:26],cplt_dist_incr_val,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b01
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[25:24],Reserved,Reserved ‑,RO,-
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[23:22],func_set_val,"If FUNCTIONAL_SET is set, then DataSource [7:6] = FUNCTIONAL_SET_VALUE",RW,0b00
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[21],Reserved,Reserved ‑,RO,-
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[20:18],cplt_type_set_val,"If CPLT_TYPE_SET is set, then DataSource [4:2] = CPLT_TYPE_SETVALUE",RW,0b000
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[17:16],cplt_dist_set_val,"If CPLT_DIST_SET is set, then DataSource [1:0] = CPLT_DIST_SETVALUE",RW,0b00
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[15:7],Reserved,Reserved ‑,RO,-
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[6],func_set,"FUNCTIONAL_SET is applicable at units where information is not available, either within or from downstream to drive on DataSource[7:6]",RW,0b0
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[5:3],Reserved,Reserved ‑,RO,-
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[2],cplt_type_set,CPLT_TYPE_SET is applicable at the source of data.,RW,0b0
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[1],cplt_dist_incr,CPLT_DIST_INCR is applicable at the below mentioned non-data sources.,RW,0b0
Table 8-42: por_ccg_ha_datasource_ctl_link2 attributes,por_ccg_ha_datasource_ctl_link2,[0],cplt_dist_set,CPLT_DIST_SET is applicable at the source of data.,RW,0b0
Table 8-44: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-44: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-44: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[31:16],node_id,Component CHI node ID,RO,0x00
Table 8-44: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[15:0],node_type,CMN node type identifier,RO,0x0103
Table 8-45: por_ccg_ra_child_info attributes,por_ccg_ra_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-45: por_ccg_ra_child_info attributes,por_ccg_ra_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-45: por_ccg_ra_child_info attributes,por_ccg_ra_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0x0
Table 8-46: por_ccg_ra_scr attributes,por_ccg_ra_scr,[63:4],Reserved,Reserved,RO,-
Table 8-46: por_ccg_ra_scr attributes,por_ccg_ra_scr,[3],ldid_ctl,Allows Secure override of the RA LDID registers,RW,0b0
Table 8-46: por_ccg_ra_scr attributes,por_ccg_ra_scr,[2],linkid_ctl,Allows Secure override of the RA Link ID registers,RW,0b0
Table 8-46: por_ccg_ra_scr attributes,por_ccg_ra_scr,[1],rasam_ctl,Allows Secure override of the RA SAM control registers,RW,0b0
Table 8-46: por_ccg_ra_scr attributes,por_ccg_ra_scr,[0],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-47: por_ccg_ra_rcr attributes,por_ccg_ra_rcr,[63:4],Reserved,Reserved,RO,-
Table 8-47: por_ccg_ra_rcr attributes,por_ccg_ra_rcr,[3],ldid_ctl,Allows Root override of the RA LDID registers,RW,0b0
Table 8-47: por_ccg_ra_rcr attributes,por_ccg_ra_rcr,[2],linkid_ctl,Allows Root override of the RA Link ID registers,RW,0b0
Table 8-47: por_ccg_ra_rcr attributes,por_ccg_ra_rcr,[1],rasam_ctl,Allows Root override of the RA SAM control registers,RW,0b0
Table 8-47: por_ccg_ra_rcr attributes,por_ccg_ra_rcr,[0],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[63],mpe_en,Enable MPE in CCG. MPE is not supported in CML SMP and needs to be set to 0b0,RO,0x1
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[62:54],snoop_databuffer_depth,Depth of Snoop Data Buffer - number of outstanding SNP requests on CHI dependent,RO,Configuration dependent
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[53:45],snoop_tracker_depth,Depth of Snoop Tracker - number of outstanding SNP requests on CCIX dependent,RO,Configuration dependent
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[44:36],wdb_depth,Depth of Write Data Buffer dependent,RO,Configuration dependent
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[35:27],rdb_depth,Depth of Read Data Buffer dependent,RO,Configuration dependent
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[26:18],request_tracker_depth,Depth of Request Tracker - number of outstanding Memory requests on CCIX dependent,RO,Configuration dependent
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[17:8],a4s_logicalid,AXI4Stream interfaces logical ID,RO,0x0
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[7],ccg_2xtxrsp_en,Enable more than 1 TX CHI ports. Total number of TX CHI response ports are 2. dependent,RO,Configuration dependent
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[6:5],Reserved,Reserved ‑,RO,-
Table 8-48: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[4:0],num_mem_regions,Number of memory regions supported,RO,0x6
Table 8-49: por_ccg_ra_unit_info_1 attributes,por_ccg_ra_unit_info_1,[63:28],Reserved,Reserved ‑,RO,-
Table 8-49: por_ccg_ra_unit_info_1 attributes,por_ccg_ra_unit_info_1,[27:18],lht_request_tracker_depth,Depth of LHT Request Tracker - number of outstanding Memory requests on C2C,RO,0x200
Table 8-49: por_ccg_ra_unit_info_1 attributes,por_ccg_ra_unit_info_1,[17:9],num_rcb,Number rcb in RA,RO,0x80
Table 8-49: por_ccg_ra_unit_info_1 attributes,por_ccg_ra_unit_info_1,[8:0],num_ca_all_ha,Number of Caching agents behind a HA on CC at IOC-RA.,RO,0x40
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[63:50],Reserved,Reserved,RO,-
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[49],chi_pftgt_hint_disable,0b1 CHI Prefetch target hint is not propagated with the CHI request. 0b0 CHI Prefetch target hint is propagated with the CHI request.,RW,0x0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[48],hns_c2c_fwd_pgs_en,0b1 hns traffic to ra over chi c2c is considered forward progress gaurantee 0b0 hns traffic to ra over chi c2c is not considered forward progress gaurantee,RW,0x1
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[47],chi_snp_support_nde_en,Sends NDE when RA downgrades an incoming request for C2C SnoopSupport=false property,RW,0x1
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[46],cxl_mem_iso_nde_err_en,"Switch to NDE for the completion response for CHI Write requests, data with all 1’s and NDE for CHI Read requests",RW,0x0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[45],pmu_ev_32b_dataless_mode,Select 32B mode for dataless Rd/Wr request for PMU events,RW,0x0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[44:29],mpe_mecid_filter,Specifies mecid that is used to filter out incoming request to not to send to MPE,RW,0x0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[28],mpe_mecid_filter_enable,Specifies if mecid based filtering to send incoming request to MPE is enabled,RW,0b0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[27],mpe_non_secure_bypass_disable,"When clear, non-secure data bypasses the MPE. When set, all data (including non-secure) is sent to the MPE. This register bit polarity allows non-secure data to be bypassed by default",RW,0b0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[26],mpe_enable,Specifies if MPE is enable,RW,0b0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[25:18],mpe_twk_to_data_delay,Specifies the number of clocks between mpe tweak and data,RW,0x1f
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[17:11],num_outstanding_hns_snp,Specifies the Max number of outstanding snoops from the given RA to each HNS to guarantee snoop sink and deadlock prevention. Must be set to (HNS_NUM_ENTRIES_SNPQ_PARAM)/(NUM_NON_CXSA_RA).,RW,0x2
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[10],ccix_writeevict_or_evict,"When set, downgrades WriteEvictOrEvict to Evict 0b1 Evict is sent 0b0 WriteEvict is sent",RW,0b0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[9],cxsa_mode_en,"When set, enables the CCIX Subordinate Agent mode.In this mode RA functions as a CCIX Subordinate Agent 0b1 CCIX Subordinate Agent 0b0 CCIX Requesting Agent",RW,0b0
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[8:3],Reserved,Reserved,RO,-
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[2],pcie_nonqos15_entry_rsv_en,Enables entry reservation for non QoS15 traffic from PCIe RN-I/RN-D 0b1 Reserves tracker entry for non QoS15 requests from PCIe RN-I/RN-D 0b0 Does not reserve tracker entry for non QoS15 requests from PCIe RN-I/ RN-D,RW,0b1
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[1],qos15_entry_rsv_en,Enables entry reservation for QoS15 traffic 0b1 Reserves tracker entry for QoS15 requests 0b0 Does not reserve tracker entry for QoS15 requests,RW,0b1
Table 8-50: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[0],pcie_qos15_entry_rsv_en,Enables entry reservation for QoS15 traffic from PCIe RN-I/RN-D 0b1 Reserves tracker entry for QoS15 requests from PCIe RN-I/RN-D 0b0 Does not reserve tracker entry for QoS15 requests from PCIe RN-I/RN-D,RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[63:58],num_spec_rsvdc_wdb_token,Number of SPEC RSVD WDB token for write pull. Cannot be changed below 2,RW,0x2
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[57:52],num_rsvdc_wdb_token,Number of RSVD WDB token for write pull. Cannot be changed below 2,RW,0x2
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[51],chi_c2c_2hop_wr_en,Enables Write Push for CHI C2C in RA,RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[50],evict_early_comp_en,"When set, allows Evict send from HNS to receive early comp",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[49],addr_ordr_gbc,"When set, enables waiting for completion (COMP) before dispatching next same Addr dependent transaction (TXN). This includes the request group of CMO, WCMO, Stash and Atomics",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[48],max_dyn_nd_reqout_en,"When set, enables RA to dynamically pack 3 or 4 ND request based on number of extensions",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[47],max_dyn_dat_reqout_en,"When set, enables RA to dynamically pack 3 or 4 DATHDR request based on number of extensions",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[46],stash_datapull_entry_rsv_dis_other_fwdgs,"When set, only entry 3 in bank0 can be used for read request due to stash snoop data pull.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[45],stash_datapull_entry_rsv_en,"When set, reserves at least entry 3 in bank0 of the RA RHT for read request due to stash snoop data pull",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[44:41],error_isolation_txn_timeout_count_threshold,"The number of transaction timeouts, which would trigger the cxl.mem isolation.",RW,0x1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[40:36],error_isolation_read_rsp_starvation_value,The number of cycles for which incoming data resp will take priority over synthesized read resp in case of error isolation triggered.,RW,0b11111
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[35],use_4bit_data_source_enc,"This field is deprecated from CHIG. When set, forces use of 4-bit Data Source Encoding. Used for DMT",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[34],dis_rem_secure_access_ext,"When set, forces the NSE bit to 1 and the address space can be selected between Root and Realm with NS bit for the incoming snoops",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[33],enable_3hop_data_disp_throttle,"When set, enables throttling of the 3hop write data throttling if dathdr_rspout_fifo is out of tokens",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[32],disable_backsnoop_hns,"When set, disables back snooping on an HNS/LCN initiated WriteClean request which is due to LLC eviction",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[31],cxsa_send_pftchtgt_useful,"When set, sends PreFetch Usefull indication on CHI datasource field in CXSA mode",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[30],disables_combined_wcmo,"When set, disables sending combined W+CMO to remote HA. Applicable only in SMP mode",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[29],disable_3hop_wr_flow,"When set, disables 3-hop write flow to remote HA. Applicable only in SMP mode",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[28],set_all_pcie_wr_wlast,"When set, sets WLAST indication for all PCIe writes going to HA RNI",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[27],dwngrd_chie_snps,"When set, downgrades CHIE SnpPreferUnique to SnpNotSharedDirty",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[26],ignore_likyshared_weore,"When set, disables the use of LikelyShared(LS) bit to make a decision for WriteEvictOrEvict 0b0 Send WriteEvict when LS= 0 and send Evict when LS=1 0b1 Ignore LS bit. WriteEvict is sent. Further static decision can be made using ccix_writeevict_or_evict in cfg_ctl register",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[25:24],max_dat_reqout_msgs,"Used to configure the maximum number of data requests messages (writes, atomics etc.) presented to CCLA’s packing logic. 0b00 one message 0b01 two messages 0b10 three messages 0b11 four messages Note The max is further limited by max allowed by the given protocol (CCIX2.0/CXL.mem/CXL.cache)",RW,0b11
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[23:22],max_nd_reqout_msgs,"Used to configure the maximum number of non-data requests messages (reads, dataless) presented to CCLA’s packing logic. 0b00 one message 0b01 two messages 0b10 three messages 0b11 four messages Note The max is further limited by max allowed by the given protocol (CCIX2.0/CXL.mem/CXL.cache)",RW,0b11
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[21],dis_stash_sep_prop,"When set, disables propagation of StashSep opcodes on CCIX. StashSep opcodes are sent as Stash opcodes when set. Applicable only in SMP mode",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[20],dis_stash_prop,"When set, disables propagation of stash opcodes on CCIX. Applicable only in SMP mode. This is not applicable to C2C and should not be changed.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[19],remote_rni_present,"When set, Enables TXNID coloring to enable traffic to remote RNI",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[18],dis_cxl_typ3_snpop,"When set, drives SnpType= NOP on CXL Type3 M2S Req and RwD messages",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[17],dis_3hop_dbid_order,"When set, disables ordered disapatch of DBIDs for 3-hop writes. By default, 3-hop DBIDs are dispatched in order. Applicable only if 3-hop write flow is enabled",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[16],Reserved,Reserved ‑,RO,-
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[15],dis_rnid_early_wrcomp,"When set, disables early write completions for tunneled writes from RNI.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[14],dis_rnid_tnl_retry_trk,"When set, disables RNID write request tunneling retry tracker.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[13],prst_sepresp_en,"When set, enables separate persist response on CCIX for persistent cache maintenance (PCMO2) operation Note this bit is applicable only in SMP mode.",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[12],dvm_earlycomp_en,"When set, enables early DVM Op completion responses from RA.",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[11],owo_stream_dis,"When set, disables CompAck dependency to dispatch an ordered PCIe write.",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[10],dis_cxsa_early_write_comp,"When set, disables early write completions in CCIX Subordinate Agent mode.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[9],dis_dbiddispq_rsp,"When set, disables the dispatch of DBID responses from a separate DispatchQ.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[8],dis_wrreqchain,"When set, disables chaining of write requests.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[7],dis_rdreqchain,"When set, disables chaining of read and dataless requests.",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[6],r2byp_en,"When set, enables request bypass. Applies to read and dataless requests only. Note When set will affect the capability to chain a request on the TX side",RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[5],dis_rem_secure_access,"When set, treats all the incoming snoops as non-secure and forces the NS bit to 1",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[4],sameaddr_ord_wfc,"When set, enables waiting for completion (COMP) before dispatching next same Addr dependent transaction (TXN)",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[3],devnr_ord_wfc,"When set, enables waiting for completion (COMP) before dispatching next Device-nR dependent transaction (TXN)",RW,0b0
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[2],early_compack_en,Early CompAck enable; enables sending early CompAck on CCIX for requests that require CompAck,RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[1],early_rdrcpt_en,Early ReadReceipt enable; enables sending early ReadReceipt for ordered read requests,RW,0b1
Table 8-51: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[0],cg_disable,Disables clock gating when set,RW,0b0
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[63:7],Reserved,Reserved ‑,RO,-
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[6],disable_chi_c2c_dbidrespord,Ddisables DBIDRESPORD for non-copy-back writes when chi c2c mode is enabled,RW,0x1
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[5],disable_chi_c2c_pcie_wr_ord,PCIE Write Tunneling and Write Streaming features are disabled and no ordering is enforced. RNI is expected to serialize all PCIE Writes. Only applicable during CHI C2C mode,RW,0x1
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[4],c2c_mdh_en,CCL DATHDR RSPOUT and REQOUT MDH Mode Enable during C2C,RW,0x0
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[3],iocoh_early_rdrcpt_dis,early read receipt disable for io coherent read request in c2c mode. This should be set if DataSepResp and RespSepData are supported responses for io coherent reads from c2c downstream,RW,0x1
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[2],disable_stash_attr,"stashnid, stashnidv, stashlpid and stashlpidv are not pass through in chi c2c mode",RW,0x1
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[1],hns_snp_throttle_mode_en,To enable Snoop throttling for HNS dependent,RW,Configuration dependent
Table 8-52: por_ccg_ra_aux_ctl2 attributes,por_ccg_ra_aux_ctl2,[0],chi_rsvdc_req_dat_sel,Selects RSVDC fields to be used from Request or Data for Write Push for C2C 0b1 Req RSVDC is selected 0b0 Data RSVDC is selected,RW,0x1
Table 8-53: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[63:24],Reserved,Reserved ‑,RO,-
Table 8-53: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[23:16],ccg_ra_cbusy_high_limit,RHT limit for CBusy High,RW,0x18
Table 8-53: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[15:8],ccg_ra_cbusy_med_limit,RHT limit for CBusy Med,RW,0x10
Table 8-53: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[7:0],ccg_ra_cbusy_low_limit,RHT limit for CBusy Low,RW,0x8
Table 8-54: por_ccg_ra_sam_addr_region_reg0-7 attributes,por_ccg_ra_sam_addr_region_reg0-7,[63],reg#{index}_valid,Specifies if the memory region is valid,RW,0b0
Table 8-54: por_ccg_ra_sam_addr_region_reg0-7 attributes,por_ccg_ra_sam_addr_region_reg0-7,[62],Reserved,Reserved,RO,-
Table 8-54: por_ccg_ra_sam_addr_region_reg0-7 attributes,por_ccg_ra_sam_addr_region_reg0-7,[61:52],reg#{index}_ha_tgtid,Specifies the target HAID,RW,0b0
Table 8-54: por_ccg_ra_sam_addr_region_reg0-7 attributes,por_ccg_ra_sam_addr_region_reg0-7,[51:16],reg#{index}_base_addr,Specifies the 2^n-aligned base address for the memory region,RW,0x0
Table 8-54: por_ccg_ra_sam_addr_region_reg0-7 attributes,por_ccg_ra_sam_addr_region_reg0-7,[15:6],Reserved,Reserved,RO,-
Table 8-54: por_ccg_ra_sam_addr_region_reg0-7 attributes,por_ccg_ra_sam_addr_region_reg0-7,[5:0],reg#{index}_size,Specifies the size of the memory region,RW,0b0
Table 8-55: por_ccg_ra_agentid_to_linkid_val attributes,por_ccg_ra_agentid_to_linkid_val,[63:8],Reserved,Reserved,RO,-
Table 8-55: por_ccg_ra_agentid_to_linkid_val attributes,por_ccg_ra_agentid_to_linkid_val,[7:0],valid,Specifies whether the Link ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63),RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[63:58],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[57:56],agent#{index*8+7}_linkid,Specifies the Link ID for Agent ID #{index*8+7},RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[55:50],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[49:48],agent#{index*8+6}_linkid,Specifies the Link ID for Agent ID #{index*8+6},RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[47:42],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[41:40],agent#{index*8+5}_linkid,Specifies the Link ID for Agent ID #{index*8+5},RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[39:34],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[33:32],agent#{index*8+4}_linkid,Specifies the Link ID for Agent ID #{index*8+4},RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[31:26],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[25:24],agent#{index*8+3}_linkid,Specifies the Link ID for Agent ID #{index*8+3},RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[23:18],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[17:16],agent#{index*8+2}_linkid,Specifies the Link ID for Agent ID #{index*8+2},RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[15:10],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[9:8],agent#{index*8+1}_linkid,Specifies the Link ID for Agent ID #{index*8+1},RW,0x0
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[7:2],Reserved,Reserved,RO,-
Table 8-56: por_ccg_ra_agentid_to_linkid_reg0-0 attributes,por_ccg_ra_agentid_to_linkid_reg0-0,[1:0],agent#{index*8}_linkid,Specifies the Link ID for Agent ID #{index*8},RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[63],ldid#{4*index+3}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index+3} is valid;,RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[62:58],Reserved,Reserved,RO,-
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[57:48],ldid#{4*index+3}_exp_raid,Specifies the Expanded RAID for LDID #{4*index+3},RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[47],ldid#{4*index+2}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index+2} is valid;,RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[46:42],Reserved,Reserved,RO,-
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[41:32],ldid#{4*index+2}_exp_raid,Specifies the Expanded RAID for LDID #{4*index+2},RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[31],ldid#{4*index+1}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index+1} is valid;,RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[30:26],Reserved,Reserved,RO,-
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[25:16],ldid#{4*index+1}_exp_raid,Specifies the Expanded RAID for LDID #{4*index+1},RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[15],ldid#{4*index}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index} is valid;,RW,0x0
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[14:10],Reserved,Reserved,RO,-
Table 8-57: por_ccg_ra_rni_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rni_ldid_to_exp_raid_reg0-31,[9:0],ldid#{4*index}_exp_raid,Specifies the Expanded RAID for LDID #{4*index},RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[63],ldid#{index*4+3}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4+3} is valid;,RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[62:58],Reserved,Reserved,RO,-
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[57:48],ldid#{index*4+3}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+3},RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[47],ldid#{index*4+2}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4+2} is valid;,RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[46:42],Reserved,Reserved,RO,-
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[41:32],ldid#{index*4+2}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+2},RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[31],ldid#{index*4+1}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4+1} is valid;,RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[30:26],Reserved,Reserved,RO,-
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[25:16],ldid#{index*4+1}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+1},RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4} is valid;,RW,0x0
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[14:10],Reserved,Reserved,RO,-
Table 8-58: por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31 attributes,por_ccg_ra_rnd_ldid_to_exp_raid_reg0-31,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4},RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[63],ldid#{index*4+3}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+3} is valid;,RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[62:58],Reserved,Reserved,RO,-
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[57:48],ldid#{index*4+3}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+3},RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[47],ldid#{index*4+2}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+2} is valid;,RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[46:42],Reserved,Reserved,RO,-
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[41:32],ldid#{index*4+2}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+2},RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[31],ldid#{index*4+1}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+1} is valid;,RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[30:26],Reserved,Reserved,RO,-
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[25:16],ldid#{index*4+1}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+1},RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4} is valid;,RW,0x0
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[14:10],Reserved,Reserved,RO,-
Table 8-59: por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_exp_raid_reg0-127,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4},RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[63],ldid#{index*4+3}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+3} is valid;,RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[62:58],Reserved,Reserved,RO,-
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[57:48],ldid#{index*4+3}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+3},RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[47],ldid#{index*4+2}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+2} is valid;,RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[46:42],Reserved,Reserved,RO,-
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[41:32],ldid#{index*4+2}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+2},RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[31],ldid#{index*4+1}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+1} is valid;,RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[30:26],Reserved,Reserved,RO,-
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[25:16],ldid#{index*4+1}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+1},RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4} is valid;,RW,0x0
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[14:10],Reserved,Reserved,RO,-
Table 8-60: por_ccg_ra_ha_ldid_to_exp_raid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_reg0-63,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4},RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[63],ldid#{index*4+3}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+3} is valid;,RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[62:58],Reserved,Reserved,RO,-
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[57:48],ldid#{index*4+3}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+3},RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[47],ldid#{index*4+2}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+2} is valid;,RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[46:42],Reserved,Reserved,RO,-
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[41:32],ldid#{index*4+2}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+2},RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[31],ldid#{index*4+1}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+1} is valid;,RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[30:26],Reserved,Reserved,RO,-
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[25:16],ldid#{index*4+1}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+1},RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4} is valid;,RW,0x0
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[14:10],Reserved,Reserved,RO,-
Table 8-61: por_ccg_ra_hns_ldid_to_exp_raid_reg0-15 attributes,por_ccg_ra_hns_ldid_to_exp_raid_reg0-15,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4},RW,0x0
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[63:60],Reserved,Reserved ‑,RO,-
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[59:48],ldid#{index*4+3}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+3} dependent,RW,Configuration dependent
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[47:44],Reserved,Reserved ‑,RO,-
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[43:32],ldid#{index*4+2}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+2} dependent,RW,Configuration dependent
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[31:28],Reserved,Reserved ‑,RO,-
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[27:16],ldid#{index*4+1}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+1} dependent,RW,Configuration dependent
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[15:12],Reserved,Reserved ‑,RO,-
Table 8-62: por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127 attributes,por_ccg_ra_rnf_ldid_to_ovrd_ldid_reg0-127,[11:0],ldid#{index*4}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4} dependent,RW,Configuration dependent
Table 8-63: por_ccg_ra_cml_port_aggr_grp0-31_addr_mask attributes,por_ccg_ra_cml_port_aggr_grp0-31_addr_mask,[63:52],Reserved,Reserved ‑,RO,-
Table 8-63: por_ccg_ra_cml_port_aggr_grp0-31_addr_mask attributes,por_ccg_ra_cml_port_aggr_grp0-31_addr_mask,[51:6],addr_mask#{index},Address mask to be applied before hashing,RW,0x3FFFFFFFFFFF
Table 8-63: por_ccg_ra_cml_port_aggr_grp0-31_addr_mask attributes,por_ccg_ra_cml_port_aggr_grp0-31_addr_mask,[5:0],Reserved,Reserved ‑,RO,-
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[63:59],Reserved,Reserved,RO,-
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[58:48],pag_tgtid#{index*5 + 4},Specifies the target ID #{index*5 + 4} for CPAG,RW,0b0
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[47],Reserved,Reserved,RO,-
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[46:36],pag_tgtid#{index*5 + 3},Specifies the target ID #{index*5 + 3} for CPAG,RW,0b0
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[35],Reserved,Reserved,RO,-
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[34:24],pag_tgtid#{index*5 + 2},Specifies the target ID {index*5 + 2} for CPAG,RW,0b0
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[23],Reserved,Reserved,RO,-
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[22:12],pag_tgtid#{index*5 + 1},Specifies the target ID {index*5 + 1} for CPAG,RW,0b0
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[11],Reserved,Reserved,RO,-
Table 8-64: por_ccg_ra_cml_port_aggr_grp_reg0-12 attributes,por_ccg_ra_cml_port_aggr_grp_reg0-12,[10:0],pag_tgtid#{index*5 + 0},Specifies the target ID {index*5 + 0} for CPAG,RW,0b0
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[63:52],Reserved,Reserved ‑,RO,-
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[51],cpag_valid#{index*5+4},"Valid programming for CPAG #{index*5 + 4}, Enabled by default (backward compatible)",RW,0b1
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[50:48],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG4#{index*5 + 4},-,RW,0b000
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[47:40],Reserved,Reserved ‑,RO,-
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[39],cpag_valid#{index*5+3},"Valid programming for CPAG #{index*5 + 3}, Enabled by default (backward compatible)",RW,0b1
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[38:36],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG3#{index*5 + 3},-,RW,0b000
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[35:28],Reserved,Reserved ‑,RO,-
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[27],cpag_valid#{index*5+2},"Valid programming for CPAG #{index*5 + 2}, Enabled by default (backward compatible)",RW,0b1
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[26:24],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG2#{index*5 + 2},-,RW,0b000
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[23:16],Reserved,Reserved ‑,RO,-
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[15],cpag_valid#{index*5+1},"Valid programming for CPAG #{index*5 + 1}, Enabled by default (backward compatible)",RW,0b1
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[14:12],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG1#{index*5 + 1},-,RW,0b000
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[11:4],Reserved,Reserved ‑,RO,-
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[3],cpag_valid#{index*5},"Valid programming for CPAG #{index*5}, Enabled by default (backward compatible)",RW,0b1
Table 8-65: por_ccg_ra_cml_port_aggr_ctrl_reg0-6 attributes,por_ccg_ra_cml_port_aggr_ctrl_reg0-6,[2:0],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG#{index*5 + 0},-,RW,0b000
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[63:60],Reserved,Reserved ‑,RO,-
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[59:48],ldid#{index*4+3}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+3} dependent,RW,Configuration dependent
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[47:44],Reserved,Reserved ‑,RO,-
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[43:32],ldid#{index*4+2}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+2} dependent,RW,Configuration dependent
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[31:28],Reserved,Reserved ‑,RO,-
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[27:16],ldid#{index*4+1}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+1} dependent,RW,Configuration dependent
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[15:12],Reserved,Reserved ‑,RO,-
Table 8-66: por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63 attributes,por_ccg_ra_ha_ldid_to_ovrd_ldid_reg0-63,[11:0],ldid#{index*4}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4} dependent,RW,Configuration dependent
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[63],capgen#{index*4 + 3}_valid,Specifies whether the look table entry for default LDID#{index*4} is valid;,RW,0x0
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[62:59],Reserved,Reserved,RO,-
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[58:48],nodeid_cpaid#{index*4 + 3}_exp_raid,Specifies the CPAGID if capgen#{index*4}_valid is 0b1 else specifies nodeid,RW,0x0
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[47],capgen#{index*4 + 2}_valid,Specifies whether the look table entry for default LDID#{index*4} is valid;,RW,0x0
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[46:43],Reserved,Reserved,RO,-
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[42:32],nodeid_cpaid#{index*4 + 2}_exp_raid,Specifies the CPAGID if capgen#{index*4}_valid is 0b1 else specifies nodeid,RW,0x0
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[31],capgen#{index*4 + 1}_valid,Specifies whether the look table entry for default LDID#{index*4} is valid;,RW,0x0
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[30:27],Reserved,Reserved,RO,-
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[26:16],nodeid_cpaid#{index*4 + 1}_exp_raid,Specifies the CPAGID if capgen#{index*4}_valid is 0b1 else specifies nodeid,RW,0x0
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[15],capgen#{index*4}_valid,Specifies whether the look table entry for default LDID#{index*4} is valid;,RW,0x0
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[14:11],Reserved,Reserved,RO,-
Table 8-67: por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63 attributes,por_ccg_ra_ha_ldid_to_exp_raid_cpagen_reg0-63,[10:0],nodeid_cpaid#{index*4}_exp_raid,Specifies the CPAGID if capgen#{index*4}_valid is 0b1 else specifies nodeid,RW,0x0
Table 8-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[63:36],Reserved,Reserved,RO,-
Table 8-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[35:32],pmu_occup1_id,PMU occupancy event selector ID,RW,0b0
Table 8-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[31:24],pmu_event3_id,CXRA PMU Event 3 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[23:16],pmu_event2_id,CXRA PMU Event 2 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[15:8],pmu_event1_id,CXRA PMU Event 1 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[7:0],pmu_event0_id,CXRA PMU Event 0 ID 0x00 No event 0x41 Request Tracker (RHT) occupancy count overflow 0x42 Snoop Tracker (SHT) occupancy count overflow 0x43 Read Data Buffer (RDB) occupancy count overflow 0x44 Write Data Buffer (WDB) occupancy count overflow 0x45 Snoop Sink Buffer (SSB) occupancy count overflow 0x46 CCIX RX broadcast snoops 0x47 CCIX TX request chain 0x48 CCIX TX request chain average length 0x49 CHI internal RSP stall on Port0 0x4A CHI internal DAT stall 0x4B CCIX REQ Protocol credit Link 0 stall 0x4C CCIX REQ Protocol credit Link 1 stall 0x4D CCIX REQ Protocol credit Link 2 stall 0x4E CCIX DAT Protocol credit Link 0 stall 0x4F CCIX DAT Protocol credit Link 1 stall 0x50 CCIX DAT Protocol credit Link 2 stall 0x51 CHI external RSP stall on Port0 0x52 CHI external DAT stall 0x53 CCIX MISC Protocol credit Link 0 stall,RW,0b0
Table 8-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[7:0],pmu_event0_id,CXRA PMU Event 0 ID 0x54 CCIX MISC Protocol credit Link 1 stall 0x55 CCIX MISC Protocol credit Link 2 stall 0x56 Request Tracker (RHT) allocations 0x57 Snoop Tracker (SHT) allocations 0x58 Read Data Buffer (RDB) allocations 0x59 Write Data Buffer (WDB) allocations 0x5A Snoop Sink Buffer (SSB) allocations 0x5B CHI internal RSP stall on Port1 0x5C CHI external RSP stall on Port1 0x5D CHI Write requests with all data bits set to 0. 0x5E CHI Read requests with all data bits set to 0.,RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[63:42],Reserved,Reserved ‑,RO,-
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[41:32],lnk0_num_snpcrds_fixed_count,"Controls the number of CCIX snoop credits assigned to Link 0 If this field along with link1, link2 fixed credit count is zero then the harware uses lnk0_num_snpcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_snpcrds_fixed_count should not exceed snoop_tracker_depth field which is in por_ccg_ra_unit_info. if the sum exceeds snoop_tracker_depth then it will cause fatal errors",RW,0x00
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[31:26],Reserved,Reserved ‑,RO,-
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[25],lnk0_send_pftgt_en,"When set, enables sending Prefetch Target (CHI) or MemSpecRd (CXL) over link 0.",RW,0b1
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[24],lnk0_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 0. Note This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode)",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[23],lnk0_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 0.",RW,0b1
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[22],lnk0_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 0.",RW,0b1
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[21:20],lnk0_cbusy_prop_ctl,"Controls the propagation of Cbusy field for CCIX Link 0. 0b00 Send RA Cbusy on all responses based on the limits programmed in por_ccg_ra_cbusy_limit_ctl 0b01 Pass through remote CBusy on late completion responses (CompData, Comp) 0b10 Greater of RA Cbusy or remote Cbusy. Applicable to responses where remote Cbusy can be sent NOTE This field is applicable SMP and CXL modes",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[19],lnk0_dis_rmt_devevent,"When set, disables propagation of remote Dev Event field for CCIX Link 0. NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[18],lnk0_dis_rmt_datasrc,"This field is deprecated from CHIG. When set, disables propagation of remote data source for CCIX Link 0. NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[17],lnk0_send_compack,"When set, sends CompAck for CCIX Link 0.",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[16],lnk0_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 0.",RW,0x0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[15],lnk0_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 0,RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[14],lnk0_spcl_cbkwr_crd_en,"When set, notifies RA to use special credits from HA to send CopyBack writes on CCIX Link 0 NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[13:12],lnk0_excl_resperr_value,Two bit value to override RespErr field of an exclusive response. Applicable only if lnk0_excl_resperr_ovrd bit is set. NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring,RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[11],lnk0_excl_resperr_ovrd,"When set, overrides the RespErr field of exclusive response with the lnk0_excl_resperr_value field NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[10],lnk0_excl_store_dwngrd,"When set, downgrades shareable exclusive store to shareable store when sending on CCIX Link 0 NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[9],lnk0_excl_load_dwngrd,"When set, downgrades shareable exclusive load to shareable load when sending on CCIX Link 0 NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[8],lnk0_dis_cpuevent_prop,"When set, disables the propagation of CPU Events on CCIX Link 0 NOTE This field is applicable only when SMP Mode enable is set.",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[7:4],lnk0_num_snpcrds,Controls the number of CCIX snoop credits assigned to Link 0 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[3],lnk0_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for CCIX Link 0,RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[2],lnk0_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 0b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 0b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent",RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[1],lnk0_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 0b0 Link Down request NOTE The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 0b1 Link Up request,RW,0b0
Table 8-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[0],lnk0_link_en,Enables CCIX Link 0 when set 0b0 Link is disabled 0b1 Link is enabled,RW,0b0
Table 8-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[63:5],Reserved,Reserved,RO,-
Table 8-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[4],lnk0_ot_early_comp,"Set, if there is an outstanding request for which early completion has been given for CCIX Link0",RO,0b0
Table 8-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[3],lnk0_ot_cbkwr,Provides status for outstanding CopyBack Write for CCIX Link0,RO,0b0
Table 8-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[2],lnk0_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for CCIX Link 0,RO,0b0
Table 8-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[1],lnk0_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 0b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 0b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear",RO,0b1
Table 8-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[0],lnk0_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 0b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops granting protocol credits and starts returning protocol credits to the remote agent when Link_ACK is clear 0b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE The local agent must clear Link_DN before setting Link_ACK.,RO,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[63:42],Reserved,Reserved ‑,RO,-
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[41:32],lnk1_num_snpcrds_fixed_count,"Controls the number of CCIX snoop credits assigned to Link 1 If this field along with link0, link2 fixed credit count is zero then the harware uses lnk1_num_snpcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_snpcrds_fixed_count should not exceed snoop_tracker_depth field which is in por_ccg_ra_unit_info. if the sum exceeds snoop_tracker_depth then it will cause fatal errors",RW,0x00
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[31:26],Reserved,Reserved ‑,RO,-
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[25],lnk1_send_pftgt_en,"When set, enables sending Prefetch Target (CHI) over link 1. Note This field is not-applicable in CXL mode for link1",RW,0b1
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[24],lnk1_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 1. Note This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode)",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[23],lnk1_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 1.",RW,0b1
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[22],lnk1_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 1.",RW,0b1
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[21:20],lnk1_cbusy_prop_ctl,"Controls the propagation of Cbusy field for CCIX Link 1. 0b00 Send RA Cbusy on all responses based on the limits programmed in por_ccg_ra_cbusy_limit_ctl 0b01 Pass through remote CBusy on late completion responses (CompData, Comp) 0b10 Greater of RA Cbusy or remote Cbusy. Applicable to responses where remote Cbusy can be sent NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[19],lnk1_dis_rmt_devevent,"When set, disables propagation of remote Dev Event field for CCIX Link 1. NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[18],lnk1_dis_rmt_datasrc,"When set, disables propagation of remote data source for CCIX Link 1. NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[17],lnk1_send_compack,"When set, sends CompAck for CCIX Link 1.",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[16],lnk1_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 1.",RW,0x0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[15],lnk1_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 1,RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[14],lnk1_spcl_cbkwr_crd_en,"When set, notifies RA to use special credits from HA to send CopyBack writes on CCIX Link 1 NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[13:12],lnk1_excl_resperr_value,Two bit value to override RespErr field of an exclusive response. Applicable only if lnk1_excl_resperr_ovrd bit is set. NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring,RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[11],lnk1_excl_resperr_ovrd,"When set, overrides the RespErr field of exclusive response with the lnk1_excl_resperr_value field NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[10],lnk1_excl_store_dwngrd,"When set, downgrades shareable exclusive store to shareable store when sending on CCIX Link 1 NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[9],lnk1_excl_load_dwngrd,"When set, downgrades shareable exclusive load to shareable load when sending on CCIX Link 1 NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[8],lnk1_dis_cpuevent_prop,"When set, disables the propagation of CPU Events on CCIX Link 1 NOTE This field is applicable only when SMP Mode enable parameter is set.",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[7:4],lnk1_num_snpcrds,Controls the number of CCIX snoop credits assigned to Link 1 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[3],lnk1_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for CCIX Link 1,RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[2],lnk1_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 0b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 0b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent",RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[1],lnk1_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 0b0 Link Down request NOTE The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 0b1 Link Up request,RW,0b0
Table 8-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[0],lnk1_link_en,Enables CCIX Link 1 when set 0b0 Link is disabled 0b1 Link is enabled,RW,0b0
Table 8-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[63:5],Reserved,Reserved,RO,-
Table 8-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[4],lnk1_ot_early_comp,"Set, if there is an outstanding request for which early completion has been given for CCIX Link1",RO,0b0
Table 8-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[3],lnk1_ot_cbkwr,Provides status for outstanding CopyBack Write for CCIX Link1,RO,0b0
Table 8-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[2],lnk1_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for CCIX Link 1,RO,0b0
Table 8-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[1],lnk1_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 0b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 0b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear",RO,0b1
Table 8-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[0],lnk1_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 0b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 0b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE The local agent must clear Link_DN before setting Link_ACK.,RO,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[63:42],Reserved,Reserved ‑,RO,-
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[41:32],lnk2_num_snpcrds_fixed_count,"Controls the number of CCIX snoop credits assigned to Link 2 If this field along with link0, link1 fixed credit count is zero then the harware uses lnk0_num_snpcrds field to assign percentage based credits. lnk0+lnk1+lnk2 num_snpcrds_fixed_count should not exceed snoop_tracker_depth field which is in por_ccg_ra_unit_info. if the sum exceeds snoop_tracker_depth then it will cause fatal errors",RW,0x00
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[31:26],Reserved,Reserved ‑,RO,-
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[25],lnk2_send_pftgt_en,"When set, enables sending Prefetch Target (CHI) over link 2. Note This field is not-applicable in CXL mode for link2",RW,0b1
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[24],lnk2_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 2. Note This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode)",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[23],lnk2_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 2.",RW,0b1
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[22],lnk2_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 2.",RW,0b1
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[21:20],lnk2_cbusy_prop_ctl,"Controls the propagation of Cbusy field for CCIX Link 2. 0b00 Send RA Cbusy on all responses based on the limits programmed in por_ccg_ra_cbusy_limit_ctl 0b01 Pass through remote CBusy on late completion responses (CompData, Comp) 0b10 Greater of RA Cbusy or remote Cbusy. Applicable to responses where remote Cbusy can be sent NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[19],lnk2_dis_rmt_devevent,"When set, disables propagation of remote Dev Event field for CCIX Link 2. NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[18],lnk2_dis_rmt_datasrc,"When set, disables propagation of remote data source for CCIX Link 2. NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[17],lnk2_send_compack,"When set, sends CompAck for CCIX Link 2.",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[16],lnk2_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 2.",RW,0x0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[15],lnk2_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 2,RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[14],lnk2_spcl_cbkwr_crd_en,"When set, notifies RA to use special credits from HA to send CopyBack writes on CCIX Link 2 NOTE This field is applicable only if the link programmed for SMP mode (index.e. SMP Mode enable bit is set)",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[13:12],lnk2_excl_resperr_value,Two bit value to override RespErr field of an exclusive response. Applicable only if lnk2_excl_resperr_ovrd bit is set. NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring,RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[11],lnk2_excl_resperr_ovrd,"When set, overrides the RespErr field of exclusive response with the lnk2_excl_resperr_value field NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[10],lnk2_excl_store_dwngrd,"When set, downgrades shareable exclusive store to shareable store when sending on CCIX Link 2 NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[9],lnk2_excl_load_dwngrd,"When set, downgrades shareable exclusive load to shareable load when sending on CCIX Link 2 NOTE This field is applicable only when SMP Mode enable bit is clear (index.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[8],lnk2_dis_cpuevent_prop,"When set, disables the propagation of CPU Events on CCIX Link 2 NOTE This field is applicable only when SMP Mode enable parameter is set.",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[7:4],lnk2_num_snpcrds,Controls the number of CCIX snoop credits assigned to Link 2 0x0 Total credits are equally divided across all links 0x1 25% of credits assigned 0x2 50% of credits assigned 0x3 75% of credits assigned 0x4 100% of credits assigned 0xF 0% of credits assigned,RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[3],lnk2_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for CCIX Link 2,RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[2],lnk2_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 0b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 0b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent",RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[1],lnk2_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 0b0 Link Down request NOTE The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 0b1 Link Up request,RW,0b0
Table 8-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[0],lnk2_link_en,Enables CCIX Link 2 when set 0b0 Link is disabled 0b1 Link is enabled,RW,0b0
Table 8-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[63:5],Reserved,Reserved,RO,-
Table 8-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[4],lnk2_ot_early_comp,"Set, if there is an outstanding request for which early completion has been given for CCIX Link2",RO,0b0
Table 8-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[3],lnk2_ot_cbkwr,Provides status for outstanding CopyBack Write for CCIX Link2,RO,0b0
Table 8-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[2],lnk2_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for CCIX Link 2,RO,0b0
Table 8-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[1],lnk2_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 0b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 0b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear",RO,0b1
Table 8-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[0],lnk2_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 0b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 0b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE The local agent must clear Link_DN before setting Link_ACK.,RO,0b0
Table 8-75: ccg_ra_c2c_non_caching_agent_id attributes,ccg_ra_c2c_non_caching_agent_id,[63:23],Reserved,Reserved ‑,RO,-
Table 8-75: ccg_ra_c2c_non_caching_agent_id attributes,ccg_ra_c2c_non_caching_agent_id,[22:16],non_ca_raid1,RAID for non Caching Agents dependent,RW,Configuration dependent
Table 8-75: ccg_ra_c2c_non_caching_agent_id attributes,ccg_ra_c2c_non_caching_agent_id,[15:7],Reserved,Reserved ‑,RO,-
Table 8-75: ccg_ra_c2c_non_caching_agent_id attributes,ccg_ra_c2c_non_caching_agent_id,[6:0],non_ca_raid0,RAID for non Caching Agents dependent,RW,Configuration dependent
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[63:30],Reserved,Reserved ‑,RO,-
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[29:28],cplt_dist_incr_limit,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b11
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[27:26],cplt_dist_incr_val,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b01
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[25:24],Reserved,Reserved ‑,RO,-
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[23:22],func_set_val,"If FUNCTIONAL_SET is set, then DataSource [7:6] = FUNCTIONAL_SET_VALUE",RW,0b00
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[21],Reserved,Reserved ‑,RO,-
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[20:18],cplt_type_set_val,"If CPLT_TYPE_SET is set, then DataSource [4:2] = CPLT_TYPE_SETVALUE",RW,0b010
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[17:16],cplt_dist_set_val,"If CPLT_DIST_SET is set, then DataSource [1:0] = CPLT_DIST_SETVALUE",RW,0b00
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[15:7],Reserved,Reserved ‑,RO,-
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[6],func_set,"FUNCTIONAL_SET is applicable at units where information is not available, either within or from downstream to drive on DataSource[7:6]",RW,0b0
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[5:3],Reserved,Reserved ‑,RO,-
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[2],cplt_type_set,CPLT_TYPE_SET is applicable at the source of data.,RW,0b0
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[1],cplt_dist_incr,CPLT_DIST_INCR is applicable at the below mentioned non-data sources.,RW,0b0
Table 8-76: por_ccg_ra_datasource_ctl_link0 attributes,por_ccg_ra_datasource_ctl_link0,[0],cplt_dist_set,CPLT_DIST_SET is applicable at the source of data.,RW,0b0
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[63:30],Reserved,Reserved ‑,RO,-
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[29:28],cplt_dist_incr_limit,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b11
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[27:26],cplt_dist_incr_val,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b01
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[25:24],Reserved,Reserved ‑,RO,-
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[23:22],func_set_val,"If FUNCTIONAL_SET is set, then DataSource [7:6] = FUNCTIONAL_SET_VALUE",RW,0b00
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[21],Reserved,Reserved ‑,RO,-
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[20:18],cplt_type_set_val,"If CPLT_TYPE_SET is set, then DataSource [4:2] = CPLT_TYPE_SETVALUE",RW,0b010
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[17:16],cplt_dist_set_val,"If CPLT_DIST_SET is set, then DataSource [1:0] = CPLT_DIST_SETVALUE",RW,0b00
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[15:7],Reserved,Reserved ‑,RO,-
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[6],func_set,"FUNCTIONAL_SET is applicable at units where information is not available, either within or from downstream to drive on DataSource[7:6]",RW,0b0
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[5:3],Reserved,Reserved ‑,RO,-
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[2],cplt_type_set,CPLT_TYPE_SET is applicable at the source of data.,RW,0b0
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[1],cplt_dist_incr,CPLT_DIST_INCR is applicable at the below mentioned non-data sources.,RW,0b0
Table 8-77: por_ccg_ra_datasource_ctl_link1 attributes,por_ccg_ra_datasource_ctl_link1,[0],cplt_dist_set,CPLT_DIST_SET is applicable at the source of data.,RW,0b0
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[63:30],Reserved,Reserved ‑,RO,-
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[29:28],cplt_dist_incr_limit,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b11
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[27:26],cplt_dist_incr_val,"If CPLT_DIST_INCR is set, increment the incoming Completer distance by programmed CPLT_DIST_INCRVALUE up to CPLT_DIST_INCRLIMIT",RW,0b01
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[25:24],Reserved,Reserved ‑,RO,-
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[23:22],func_set_val,"If FUNCTIONAL_SET is set, then DataSource [7:6] = FUNCTIONAL_SET_VALUE",RW,0b00
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[21],Reserved,Reserved ‑,RO,-
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[20:18],cplt_type_set_val,"If CPLT_TYPE_SET is set, then DataSource [4:2] = CPLT_TYPE_SETVALUE",RW,0b010
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[17:16],cplt_dist_set_val,"If CPLT_DIST_SET is set, then DataSource [1:0] = CPLT_DIST_SETVALUE",RW,0b00
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[15:7],Reserved,Reserved ‑,RO,-
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[6],func_set,"FUNCTIONAL_SET is applicable at units where information is not available, either within or from downstream to drive on DataSource[7:6]",RW,0b0
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[5:3],Reserved,Reserved ‑,RO,-
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[2],cplt_type_set,CPLT_TYPE_SET is applicable at the source of data.,RW,0b0
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[1],cplt_dist_incr,CPLT_DIST_INCR is applicable at the below mentioned non-data sources.,RW,0b0
Table 8-78: por_ccg_ra_datasource_ctl_link2 attributes,por_ccg_ra_datasource_ctl_link2,[0],cplt_dist_set,CPLT_DIST_SET is applicable at the source of data.,RW,0b0
Table 8-79: ra_rnsam_hashed_tgt_grp_cfg1_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg1_region0-31,[63],Reserved,Reserved ‑,RO,-
Table 8-79: ra_rnsam_hashed_tgt_grp_cfg1_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg1_region0-31,[62:56],htg_region#{index}_size,"Memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b0000000
Table 8-79: ra_rnsam_hashed_tgt_grp_cfg1_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg1_region0-31,[55:52],Reserved,Reserved ‑,RO,-
Table 8-79: ra_rnsam_hashed_tgt_grp_cfg1_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg1_region0-31,[51:16],htg_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-79: ra_rnsam_hashed_tgt_grp_cfg1_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg1_region0-31,[15:1],Reserved,Reserved ‑,RO,-
Table 8-79: ra_rnsam_hashed_tgt_grp_cfg1_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg1_region0-31,[0],htg_region#{index}_valid,Memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-80: ra_rnsam_hashed_tgt_grp_cfg2_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg2_region0-31,[63:52],Reserved,Reserved,RO,-
Table 8-80: ra_rnsam_hashed_tgt_grp_cfg2_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg2_region0-31,[51:16],region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-80: ra_rnsam_hashed_tgt_grp_cfg2_region0-31 attributes,ra_rnsam_hashed_tgt_grp_cfg2_region0-31,[15:0],Reserved,Reserved,RO,-
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[63],Reserved,Reserved ‑,RO,-
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[62:56],htg_scndry_region#{index}_size,"Secondary memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b00000
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[55:52],Reserved,Reserved ‑,RO,-
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[51:16],htg_scndry_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[15],Reserved,Reserved ‑,RO,-
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[14:5],htg_region#{index}_cacheid,Specifies the coherency domain associated to the HTG#{index},RW,0x0
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[4:1],Reserved,Reserved ‑,RO,-
Table 8-81: ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg1_reg0-31,[0],htg_scndry_region#{index}_valid,Secondary memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-82: ra_rnsam_hashed_target_grp_secondary_cfg2_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg2_reg0-31,[63:52],Reserved,Reserved ‑,RO,-
Table 8-82: ra_rnsam_hashed_target_grp_secondary_cfg2_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg2_reg0-31,[51:16],htg_scndry_region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0b00000000000000000000000000
Table 8-82: ra_rnsam_hashed_target_grp_secondary_cfg2_reg0-31 attributes,ra_rnsam_hashed_target_grp_secondary_cfg2_reg0-31,[15:0],Reserved,Reserved ‑,RO,-
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[63:29],Reserved,Reserved ‑,RO,-
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[28:25],htg_region#{index}_hier_cluster_mask,Hierarchical hashing Enable cluster masking to achieve different interleave granularity across clusters. 0b0000 64 byte interleave granularity across clusters 0b0110 4096 byte interleave granularity across clusters 0b1111 Cluster interleaving disabled others Reserved,RW,0b1111
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[24:22],Reserved,Reserved ‑,RO,-
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[21:16],htg_region#{index}_hier_hash_nodes,"Hierarchical hashing mode, define number of nodes in each cluster",RW,0x0
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[15:14],Reserved,Reserved ‑,RO,-
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[13:8],htg_region#{index}_hier_hash_clusters,"Hierarchical hashing mode, define number of clusters groups",RW,0x0
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[7:6],Reserved,Reserved ‑,RO,-
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[5:3],htg_region#{index}_hier_enable_address_striping,Hierarchical hashing configure number of address bits needs to shuttered (removed) at second hierarchy hash (LSB bit is based on cluster mask). 0b000 no address shuttering 0b001 one addr bit shuttered (2 clusters) 0b010 two addr bit shuttered (4 clusters) 0b011 three addr bit shuttered (8 clusters) 0b100 four addr bit shuttered (16 clusters) 0b101 five addr bit shuttered (32 clusters) 0b110 six addr bit shuttered (These are configured when the cachelines are > 64B interleaved and clusters are enabled) 0b111 seven addr bit shuttered others Reserved,RW,0b0
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[2],htg_region#{index}_hierarchical_hash_en,Hierarchical Hashing mode enable configure bit,RW,0b0
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[1],htg_region#{index}_nonpowerof2_hash_en,Non power of two Hashing mode enable cconfigure bit,RW,0b0
Table 8-83: ra_rnsam_hashed_target_grp_hash_cntl_reg0-31 attributes,ra_rnsam_hashed_target_grp_hash_cntl_reg0-31,[0],Reserved,Reserved ‑,RO,-
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[63:56],htg#{index*8 + 7}_num_hn,HN count for hashed target group 7,RW,0x00
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[55:48],htg#{index*8 + 6}_num_hn,HN count for hashed target group 6,RW,0x00
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[47:40],htg#{index*8 + 5}_num_hn,HN count for hashed target group 5,RW,0x00
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[39:32],htg#{index*8 + 4}_num_hn,HN count for hashed target group 4,RW,0x00
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[31:24],htg#{index*8 + 3}_num_hn,HN count for hashed target group 3,RW,0x00
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[23:16],htg#{index*8 + 2}_num_hn,HN count for hashed target group 2,RW,0x00
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[15:8],htg#{index*8 + 1}_num_hn,HN count for hashed target group 1,RW,0x00
Table 8-84: ra_rnsam_hashed_target_group_hn_count_reg0-3 attributes,ra_rnsam_hashed_target_group_hn_count_reg0-3,[7:0],htg#{index*8}_num_hn,HN count for hashed target group 0,RW,0x00
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[63:47],Reserved,Reserved ‑,RO,-
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[46:36],nodeid_#{index*4 + 3},HNF target node ID #{index*4 + 3},RW,0b00000000000
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[35],Reserved,Reserved ‑,RO,-
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[34:24],nodeid_#{index*4 + 2},HNF target node ID #{index*4 + 2},RW,0b00000000000
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[23],Reserved,Reserved ‑,RO,-
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[22:12],nodeid_#{index*4 + 1},HNF target node ID #{index*4 + 1},RW,0b00000000000
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[11],Reserved,Reserved ‑,RO,-
Table 8-85: ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31 attributes,ra_rnsam_hashed_target_grp_hnf_nodeid_reg0-31,[10:0],nodeid_#{index*4},HNF target node ID #{index*4},RW,0b00000000000
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[63:61],htg#{index*4 + 3}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[60:58],htg#{index*4 + 3}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[57:55],htg#{index*4 + 3}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[54:52],htg#{index*4 + 3}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[51],htg#{index*4 + 3}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4 + 3} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[50],Reserved,Reserved ‑,RO,-
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[49],htg#{index*4 + 3}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 3} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[48],htg#{index*4 + 3}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 3},RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[47:45],htg#{index*4 + 2}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[44:42],htg#{index*4 + 2}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[41:39],htg#{index*4 + 2}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[38:36],htg#{index*4 + 2}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[35],htg#{index*4 + 2}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4 + 2} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[34],Reserved,Reserved ‑,RO,-
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[33],htg#{index*4 + 2}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 2} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[32],htg#{index*4 + 2}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 2},RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[31:29],htg#{index*4 + 1}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[28:26],htg#{index*4 + 1}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[25:23],htg#{index*4 + 1}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[22:20],htg#{index*4 + 1}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[19],htg#{index*4 + 1}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4 + 1} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[18],Reserved,Reserved ‑,RO,-
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[17],htg#{index*4 + 1}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 1} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[16],htg#{index*4 + 1}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 1},RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[15:13],htg#{index*4}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[12:10],htg#{index*4}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[9:7],htg#{index*4}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[6:4],htg#{index*4}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[3],htg#{index*4}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[2],Reserved,Reserved ‑,RO,-
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[1],htg#{index*4}_hn_cal_type,Enables type of HN CAL for HTG #{index*4} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-86: ra_rnsam_hashed_target_grp_cal_mode_reg0-7 attributes,ra_rnsam_hashed_target_grp_cal_mode_reg0-7,[0],htg#{index*4}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4},RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[63:37],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[36:34],htg#{index}_hnf_hash_index6_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index6. 0b001 SMP hash index6 + 1. 0b010 SMP hash index6 + 2. 0b011 SMP hash index6 + 3. 0b100 SMP hash index6 + 4. 0b101 SMP hash index6 + 5. 0b110 SMP hash index6 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[33],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[32:30],htg#{index}_hnf_hash_index5_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index5. 0b001 SMP hash index5 + 1. 0b010 SMP hash index5 + 2. 0b011 SMP hash index5 + 3. 0b100 SMP hash index5 + 4. 0b101 SMP hash index5 + 5. 0b110 SMP hash index5 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[29],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[28:26],htg#{index}_hnf_hash_index4_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index4. 0b001 SMP hash index4 + 1. 0b010 SMP hash index4 + 2. 0b011 SMP hash index4 + 3. 0b100 SMP hash index4 + 4. 0b101 SMP hash index4 + 5. 0b110 SMP hash index4 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[25],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[24:22],htg#{index}_hnf_hash_index3_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index3. 0b001 SMP hash index3 + 1. 0b010 SMP hash index3 + 2. 0b011 SMP hash index3 + 3. 0b100 SMP hash index3 + 4. 0b101 SMP hash index3 + 5. 0b110 SMP hash index3 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[21],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[20:18],htg#{index}_hnf_hash_index2_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index2. 0b001 SMP hash index2 + 1. 0b010 SMP hash index2 + 2. 0b011 SMP hash index2 + 3. 0b100 SMP hash index2 + 4. 0b101 SMP hash index2 + 5. 0b110 SMP hash index2 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[17],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[16:14],htg#{index}_hnf_hash_index1_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index1. 0b001 SMP hash index1 + 1. 0b010 SMP hash index1 + 2. 0b011 SMP hash index1 + 3. 0b100 SMP hash index1 + 4. 0b101 SMP hash index1 + 5. 0b110 SMP hash index1 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[13],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[12:10],htg#{index}_hnf_hash_index0_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index0. 0b001 SMP hash index0 + 1. 0b010 SMP hash index0 + 2. 0b011 SMP hash index0 + 3. 0b100 SMP hash index0 + 4. 0b101 SMP hash index0 + 5. 0b110 SMP hash index0 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[9:8],Reserved,Reserved ‑,RO,-
Table 8-87: ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31 attributes,ra_rnsam_hashed_target_grp_compact_hash_ctrl0-31,[7:0],htg#{index}_hnf_base_index,base index to the HNF target ID table dependent,RW,Configuration dependent
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[63:47],Reserved,Reserved ‑,RO,-
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[46:36],nodeid_#{index*4 + 3},Misc target node ID #{index*4 + 3},RW,0b00000000000
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[35],Reserved,Reserved ‑,RO,-
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[34:24],nodeid_#{index*4 + 2},Misc target node ID #{index*4 + 2},RW,0b00000000000
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[23],Reserved,Reserved ‑,RO,-
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[22:12],nodeid_#{index*4 + 1},Misc target node ID #{index*4 + 1},RW,0b00000000000
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[11],Reserved,Reserved ‑,RO,-
Table 8-88: ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7 attributes,ra_rnsam_hashed_target_grp_misc_nodeid_reg0-7,[10:0],nodeid_#{index*4},Misc target node ID #{index*4},RW,0b00000000000
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[63:59],Reserved,Reserved ‑,RO,-
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[58:48],cam#{index*2+1}_physical_id,CAM structure HN target-id #{index*4+1},RW,0b00000000000
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[47:42],Reserved,Reserved ‑,RO,-
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[41:33],cam#{index*2+1}_logical_id,CAM structure HN logical-id #{index*4+1},RW,0b000000000
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[32],cam#{index*2+1}_valid,CAM structure valid #{index*4+1},RW,0b0
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[31:27],Reserved,Reserved ‑,RO,-
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[26:16],cam#{index*2}_physical_id,CAM structure HN target-id #{index*4},RW,0b00000000000
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[15:10],Reserved,Reserved ‑,RO,-
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[9:1],cam#{index*2}_logical_id,CAM structure HN logical-id #{index*4},RW,0b000000000
Table 8-89: ra_rnsam_hashed_tgt_override_cam_reg0-7 attributes,ra_rnsam_hashed_tgt_override_cam_reg0-7,[0],cam#{index*2}_valid,CAM structure valid #{index*4},RW,0b0
Table 8-90: ra_rnsam_hash_addr_mask_reg attributes,ra_rnsam_hash_addr_mask_reg,[63:52],Reserved,Reserved ‑,RO,-
Table 8-90: ra_rnsam_hash_addr_mask_reg attributes,ra_rnsam_hash_addr_mask_reg,[51:6],addr_mask,Address mask applied before hashing,RW,0x3FFFFFFFFFFF
Table 8-90: ra_rnsam_hash_addr_mask_reg attributes,ra_rnsam_hash_addr_mask_reg,[5:0],Reserved,Reserved ‑,RO,-
Table 8-91: ra_rnsam_region_cmp_addr_mask_reg attributes,ra_rnsam_region_cmp_addr_mask_reg,[63:52],Reserved,Reserved ‑,RO,-
Table 8-91: ra_rnsam_region_cmp_addr_mask_reg attributes,ra_rnsam_region_cmp_addr_mask_reg,[51:16],addr_mask,Address mask applied before memory region compare,RW,0xFFFFFFFFF
Table 8-91: ra_rnsam_region_cmp_addr_mask_reg attributes,ra_rnsam_region_cmp_addr_mask_reg,[15:0],Reserved,Reserved ‑,RO,-
Table 8-92: ra_rnsam_status attributes,ra_rnsam_status,[63:59],Reserved,Reserved ‑,RO,-
Table 8-92: ra_rnsam_status attributes,ra_rnsam_status,[58:48],default_nodeid,Default Node ID,RW,0x000
Table 8-92: ra_rnsam_status attributes,ra_rnsam_status,[47:1],Reserved,Reserved ‑,RO,-
Table 8-92: ra_rnsam_status attributes,ra_rnsam_status,[0],use_default_node,Indicates target ID selection mode 0b0 Enables RN SAM to hash address bits and generate target ID 0b1 Uses default target ID,RW,0b1
Table 8-93: ra_rnsam_sam_generic_regs0-7 attributes,ra_rnsam_sam_generic_regs0-7,[63:0],generic_regs#{index},Configuration register for the custom logic,RW,0x0
Table 8-95: por_ccla_node_info attributes,por_ccla_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-95: por_ccla_node_info attributes,por_ccla_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-95: por_ccla_node_info attributes,por_ccla_node_info,[31:16],node_id,Component CHI node ID,RO,0x00
Table 8-95: por_ccla_node_info attributes,por_ccla_node_info,[15:0],node_type,CMN node type identifier,RO,0x0105
Table 8-96: por_ccla_child_info attributes,por_ccla_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-96: por_ccla_child_info attributes,por_ccla_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-96: por_ccla_child_info attributes,por_ccla_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[63:8],Reserved,Reserved,RO,-
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[7],ras_secure_access_override,Allows Secure override of the RAS registers,RW,0b0
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[6],cxlerrinj_ctl,Allows Secure override of the CXL error injection registers,RW,0b0
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[5],ull_ctl,Allows Secure override of the upper link layer control registers,RW,0b0
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[4],cxllink_ctl,Allows Secure override of the CXL link layer registers,RW,0b0
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[3],portid_ctl,Allows Secure override of the LA Port ID registers,RW,0b0
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[2],linkid_ctl,Allows Secure override of the LA Link ID registers,RW,0b0
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[1],Reserved,Reserved,RO,-
Table 8-97: por_ccla_scr attributes,por_ccla_scr,[0],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[63:8],Reserved,Reserved,RO,-
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[7],ras_secure_access_override,Allows Root override of the RAS registers,RW,0b0
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[6],cxlerrinj_ctl,Allows Root override of the CXL error injection registers,RW,0b0
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[5],ull_ctl,Allows Root override of the upper link layer control registers,RW,0b0
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[4],cxllink_ctl,Allows Root override of the CXL link layer registers,RW,0b0
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[3],portid_ctl,Allows Root override of the LA Port ID registers,RW,0b0
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[2],linkid_ctl,Allows Root override of the LA Link ID registers,RW,0b0
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[1],Reserved,Reserved,RO,-
Table 8-98: por_ccla_rcr attributes,por_ccla_rcr,[0],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[63:47],Reserved,Reserved ‑,RO,-
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[46:42],ccg_type,CCG type,RO,0x0
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[41],rx_stl_ram_protection_mode,Protection mode on the RX_STL RAM 0 parity 1 ECC,RO,0x0
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[40],ccg_cxl_device_mode_en,ccg_cxl_device_mode_en dependent,RO,Configuration dependent
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[39:32],portfwd_dynamic_crds,Number of dynamic credits granted by this CCLA port for port forwarded traffic dependent,RO,Configuration dependent
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[31:24],portfwd_static_crds,Number of static credits granted by this CCLA port for port forwarded traffic dependent,RO,Configuration dependent
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[23],ccla_portfwd_en,Port forwarding is enabled at this CCLA port,RO,0x0
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[22:13],Reserved,Reserved ‑,RO,-
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[12:3],rx_stl_buffer_depth,Depth of CCL stalling channel RX buffer for CXS RSP with data messages,RO,0x0
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[2],rx_stl_ram_parity_gen,Option to generate parity bits for the RX STL buffer,RO,0x0
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[1],cxl_present,Option to generate CXL support over CXS,RO,0x0
Table 8-99: por_ccla_unit_info attributes,por_ccla_unit_info,[0],ccix_present,Option to generate CCIX support over CXS,RO,0x0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[63:48],Reserved,Reserved ‑,RO,-
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[47],la_cxl3_t1h_t3d_tx_hold_on_datacheck_err,"When set holds either CXL3 Type1 host or Type 3 device TX from sending CXS flits when datacheck has a parity error. When set, will halt TX (not restartable) so that the flit with datacheck error does not get sent on CXS. When clear this allows flits with datcheck error to be sent over TX",RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[46],la_cml_smp_tx_hold_on_datacheck_err,"When set holds CML_SMP TX from sending CXS flits when datacheck has a parity error. When set, will halt TX (not restartable) so that the flit with datacheck error does not get sent on CXS. When clear this allows flits with datcheck error to be sent over TX",RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[45],la_c2c_mode_en,When set enables CHI C2C mode,RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[44:40],ccg_gcid,Global Chip ID,RW,0b00000
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[39],ccg_gcid_en,enable indicating if CCG-RA needs to send global chip id (gcid) for non-caching agent request,RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[38:36],ccg_baseid,3-bit id that is unique within the connected physical ccix link. this will be send as LSB (3-bit) of SRCID while sending a packet accross ccix link,RW,0b000
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[35],txrsp_byp_tgtid_cam,Bypass the Tgtid CAM for finding the tx rsp port to be used.,RW,0x0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[34:27],linkend_arb_cnt,"The count for how long each linkend is selected during linkend arbitration. If linkend_arb_cnt=8, each linkend is active for 8 cycles before switching to the next linkend",RW,0x10
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[26:25],ha_cxl_type,Used to program CXL Type for HA 0b00 Reserved 0b01 Type1 0b10 Type2 0b11 Type3,RW,0b01
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[24:22],link2_weight,Determines weight of link2 in CCL linkend arbitration,RW,0b001
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[21:19],link1_weight,Determines weight of link1 in CCL linkend arbitration,RW,0b001
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[18:16],link0_weight,Determines weight of link0 in CCL linkend arbitration,RW,0b001
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[15:11],Reserved,Reserved ‑,RO,-
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[10],smp_link2_viral_prop_en,"When set, enables viral propagation on SMP link2",RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[9],smp_link1_viral_prop_en,"When set, enables viral propagation on SMP link1",RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[8],smp_link0_viral_prop_en,"When set, enables viral propagation on SMP link0",RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[7:6],Reserved,Reserved ‑,RO,-
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[5],cxl_cache_en,"Enable CXL .cache mode, by default is disabled",RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[4],cxl_mem_en,"Enable CXL .mem mode, by default is enabled",RW,0b1
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[3:2],cxl_type,Used to program CXL Type for RA 0b00 Reserved 0b01 Type1 0b10 Type2 0b11 Type3,RW,0b11
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[1],la_device_mode_en,"Enable the Device mode, by default set to Host mode",RW,0b0
Table 8-100: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[0],la_cxl_mode_en,When set enables CXL mode,RW,0b0
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[63:55],Reserved,Reserved ‑,RO,-
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[54],disable_cxl_dcd_lut_entry_v,"When set, ignores the entry valid information read from the DCD LUT. Applicable only in CXL Type3 Device mode with Dynamic Capacity Device support enabled",RW,0b1
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[53:52],sel_256b_flit_type,selects the Flit Type[1:0] in 256B flit header for CXL 3 and SMP 0b00 00b Physical Layer NOP or IDle flit or CXL.io NOP 0b01 01b CXL.io Payload flit 0b10 10b CXL.cachemem Payload flit or CXL.cachemen empty flit 0b11 11b ALMP arb/mux link anagement packet,RW,0b10
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[51],disable_hdm_decoder_cxl_reset,"When set, disables resetting HDM decoder registers on CXL reset",RW,0b0
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[50:48],lcrdgnt_cycle_count_th,"Maximum number of cycles that need to be elapsed since previous piggyback credits were sent, to send a link credit grant message 0b000 8 cycles 0b001 16 cycles 0b010 32 cycles 0b011 64 cycles",RW,0b001
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[47],Reserved,Reserved ‑,RO,-
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[46:44],crdgnt_cycle_count_th,"Maximum number of cycles that need to be elapsed since previous piggyback credits were sent, to send a protocol (Req, Dat, Snp..) credit grant message 0b000 8 cycles 0b001 16 cycles 0b010 32 cycles 0b011 64 cycles 0b100 128 cycles 0b101 256 cycles",RW,0b100
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[43],Reserved,Reserved ‑,RO,-
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[42:40],crdgnt_crd_count_th,"Maximum number of protocol credits (i.e. Req, Dat, Snp..) that need to be accumulated to send a credit grant message 0b000 4 cycles 0b001 8 cycles 0b010 16 credits 0b011 32 credits 0b100 64 credits 0b101 128 credits",RW,0b100
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[39:7],Reserved,Reserved ‑,RO,-
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[6],disable_cxl_mem_hdm_decode_err_report,"When set, disables cxl HDM decode errors reporting through CMN’s error reporting mechanism",RW,0b0
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[5],disable_cxl_mem_poison_err_report,"When set, disables cxl mem poison err reporting through CMN’s error reporting mechanism",RW,0b0
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[4],disable_cxl_cache_poison_err_report,"When set, disables cxl cache poison err reporting through CMN’s error reporting mechanism",RW,0b0
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[3],enable_cxl_regs_apb_access,"When set, Enables the APB access to the CXL registers and Disables the CMN access",RW,0b0
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[2],disable_viral_err_report,"When set, disables viral error reporting through CMN’s error reporting mechanism",RW,0b1
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[1],disable_byteen_parity_err,Disables CCLA RX RAM byte enable parity errors,RW,0b0
Table 8-101: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[0],cg_disable,Disables CCLA architectural clock gates,RW,0b0
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[63:62],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[61:59],WrReqDat_lru_update_cnt,Max consequtive WrReqDat Message class requests to pack before updating LRU order 0b000 Update LRU order after 1 WrReqDat Message packed 0b001 Update LRU order after 2 WrReqDat Message packed 0b010 Update LRU order after 3 WrReqDat Message packed 0b011 Update LRU order after 4 WrReqDat Message packed 0b100 Update LRU order after 5 WrReqDat Message packed 0b101 Update LRU order after 5 WrReqDat Message packed 0b110 Update LRU order after 7 WrReqDat Message packed 0b111 Update LRU order after 8 WrReqDat Message packed,RW,0x3
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[58],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[57:55],dat_lru_update_cnt,Max consequtive Dat Message class requests to pack before updating LRU order 0b000 Update LRU order after 1 Dat Message packed 0b001 Update LRU order after 2 Dat Message packed 0b010 Update LRU order after 3 Dat Message packed 0b011 Update LRU order after 4 Dat Message packed 0b100 Update LRU order after 5 Dat Message packed 0b101 Update LRU order after 5 Dat Message packed 0b110 Update LRU order after 7 Dat Message packed 0b111 Update LRU order after 8 Dat Message packed,RW,0x3
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[54:52],rsp_lru_update_cnt,Max consequtive Response Message class requests to pack before updating LRU order 0b000 Update LRU order after 1 Response Message packed 0b001 Update LRU order after 2 Response Message packed 0b010 Update LRU order after 3 Response Message packed 0b011 Update LRU order after 4 Response Message packed 0b100 Update LRU order after 5 Response Message packed 0b101 Update LRU order after 5 Response Message packed 0b110 Update LRU order after 7 Response Message packed 0b111 Update LRU order after 8 Response Message packed,RW,0x3
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[51],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[50:48],reqsnp_lru_update_cnt,Max consequtive Request/Snoop Message class requests to pack before updating LRU order 0b000 Update LRU order after 1 Request/Snoop Message packed 0b001 Update LRU order after 2 Request/Snoop Message packed 0b010 Update LRU order after 3 Request/Snoop Message packed 0b011 Update LRU order after 4 Request/Snoop Message packed 0b100 Update LRU order after 5 Request/Snoop Message packed 0b101 Update LRU order after 5 Request/Snoop Message packed 0b110 Update LRU order after 7 Request/Snoop Message packed 0b111 Update LRU order after 8 Request/Snoop Message packed,RW,0x3
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[47],misc_allow_force_reload,Allow reloading Misc Message class weights even when non-zero 0 Reload Misc Message class weights only when exhausted 1 Allow reloading Misc Message class weights even when non-zero in case all other message types have exhausted their weights,RW,0b1
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[46],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[45:40],misc_weights,Number of Misc Message class messages allowed,RW,0x8
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[39],WrReqDat_allow_force_reload,Allow reloading WrReqDat Message class weights even when non-zero 0 Reload WrReqDat Message class weights only when exhausted 1 Allow reloading WrReqDat Message class weights even when non-zero in case all other message types have exhausted their weights,RW,0b0
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[38],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[37:32],WrReqDat_weights,Number of WrReqDat Message class messages allowed,RW,0x32
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[31],dat_allow_force_reload,Allow reloading Dat Message class weights even when non-zero 0 Reload Dat Message class weights only when exhausted 1 Allow reloading Dat Message class weights even when non-zero in case all other message types have exhausted their weights,RW,0b0
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[30],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[29:24],dat_weights,Number of Dat Message class messages allowed,RW,0x32
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[23],rsp_allow_force_reload,Allow reloading Response Message class weights even when non-zero 0 Reload Response Message class weights only when exhausted 1 Allow reloading Response Message class weights even when non-zero in case all other message types have exhausted their weights,RW,0b0
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[22],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[21:16],rsp_weights,Number of Response Message class messages allowed,RW,0x32
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[15],reqsnp_allow_force_reload,Allow reloading Request/Snoop Message class weights even when non-zero 0 Reload Request/Snoop Message class weights only when exhausted 1 Allow reloading Request/Snoop Message class weights even when non-zero in case all other message types have exhausted their weights,RW,0b0
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[14],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[13:8],reqsnp_weights,Number of Request/Snoop Message class messages allowed,RW,0x32
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[7:2],Reserved,Reserved,RO,-
Table 8-102: por_ccla_c2c_packing_ctl attributes,por_ccla_c2c_packing_ctl,[1:0],update_on_grant,Controls when LRU arbitration order is updated 0b00 Update LRU order after Message Class weight exhausted 0b01 Update LRU order after every grant 0b10 Update LRU order after packing max_message limit 0b11 Reserved,RW,0b01
Table 8-103: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[63:6],Reserved,Reserved ‑,RO,-
Table 8-103: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[5:3],addrwidth,Address width supported 0b000 48b 0b001 52b 0b010 56b 0b011 60b 0b100 64b,RO,0b001
Table 8-103: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[2],cachelinesize,Cacheline size supported 0b0 64B 0b1 128B,RO,0b0
Table 8-103: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[1],partialcachestates,Partial cache states supported 0b0 False 0b1 True,RO,0b0
Table 8-103: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[0],nocompack,No CompAck supported 0b0 False 0b1 True,RO,0b1
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[63:35],Reserved,Reserved ‑,RO,-
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[34],cxslast,CXS LAST signal is supported,RO,0x0
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[33:32],Reserved,Reserved ‑,RO,-
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[31:30],cxsprotocoltype,CXS Protocol type signal is supported,RO,0x0
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[29:28],Reserved,Reserved ‑,RO,-
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[27:26],cxslinkcontrol,Set to Explicit Credit Return.,RO,0x00
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[25:24],Reserved,Reserved ‑,RO,-
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[23:22],cxsprcltypewidth,Width of CXS TX/RX control,RO,0x0
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[21:14],cxscntlwidth,Width of CXS TX/RX control dependent,RO,Configuration dependent
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[13:12],Reserved,Reserved ‑,RO,-
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[11:10],cxsdatacheck,CXS datacheck supported 0b00 None 0b01 Parity 0b10 SECDED,RO,0x0
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[9],cxserrorfullpkt,CXS error full packet supported 0b0 False 0b1 True,RO,0x0
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[8],cxscontinuousdata,CXS continuous data supported 0b0 False 0b1 True,RO,0x0
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[7:6],Reserved,Reserved ‑,RO,-
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[5:4],cxsmaxpktperflit,CXS maximum packets per flit supported 0b00 2 0b01 3 0b10 4,RO,0x0
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[3:2],Reserved,Reserved ‑,RO,-
Table 8-104: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[1:0],cxsdataflitwidth,CXS data flit width supported dependent 0b00 256b 0b01 512b 0b10 1024b,RO,Configuration dependent
Table 8-105: por_ccla_err_agent_id attributes,por_ccla_err_agent_id,[63:6],Reserved,Reserved,RO,-
Table 8-105: por_ccla_err_agent_id attributes,por_ccla_err_agent_id,[5:0],ccix_err_agent_id,CCIX Error AgentID,RW,0b0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[63:62],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[61:56],agent7_portid,Specifies the Port ID for Agent ID 7,RW,0x0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[55:54],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[53:48],agent6_portid,Specifies the Port ID for Agent ID 6,RW,0x0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[47:46],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[45:40],agent5_portid,Specifies the Port ID for Agent ID 5,RW,0x0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[39:38],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[37:32],agent4_portid,Specifies the Port ID for Agent ID 4,RW,0x0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[31:30],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[29:24],agent3_portid,Specifies the Port ID for Agent ID 3,RW,0x0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[23:22],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[21:16],agent2_portid,Specifies the Port ID for Agent ID 2,RW,0x0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[15:14],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[13:8],agent1_portid,Specifies the Port ID for Agent ID 1,RW,0x0
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[7:6],Reserved,Reserved,RO,-
Table 8-106: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[5:0],agent0_portid,Specifies the Port ID for Agent ID 0,RW,0x0
Table 8-107: por_ccla_agentid_to_portid_val attributes,por_ccla_agentid_to_portid_val,[63:8],Reserved,Reserved,RO,-
Table 8-107: por_ccla_agentid_to_portid_val attributes,por_ccla_agentid_to_portid_val,[7:0],valid,Specifies whether the Port ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63),RW,0x0
Table 8-108: por_ccla_portfwd_en attributes,por_ccla_portfwd_en,[63:0],port_fwd_en,"Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit when",RW,0b0
Table 8-109: por_ccla_ide_freq_factor attributes,por_ccla_ide_freq_factor,[63:2],Reserved,Reserved,RO,-
Table 8-109: por_ccla_ide_freq_factor attributes,por_ccla_ide_freq_factor,[1:0],freq_factor,Freq factor encodings. This field is used by ULL to determine the number of cycles it has to wait during,RW,0x0
Table 8-110: por_ccla_ull_idle_counter attributes,por_ccla_ull_idle_counter,[63:16],Reserved,Reserved ‑,RO,-
Table 8-110: por_ccla_ull_idle_counter attributes,por_ccla_ull_idle_counter,[15:0],ull_counter,ull counter,RW,0x20
Table 8-111: por_ccla_portfwd_status attributes,por_ccla_portfwd_status,[63:0],port_fwd_ack,"Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit",RO,0b0
Table 8-112: por_ccla_portfwd_req attributes,por_ccla_portfwd_req,[63:0],port_fwd_req,"Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit is used",RW,0b0
Table 8-113: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[63:9],Reserved,Reserved,RO,-
Table 8-113: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[8:7],linkid2_num_hops,Specifies the number of portforward hops for linkid2,RW,0b00
Table 8-113: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[6:5],Reserved,Reserved,RO,-
Table 8-113: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[4:3],linkid1_num_hops,Specifies the number of portforward hops for linkid1,RW,0b00
Table 8-113: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[2],Reserved,Reserved,RO,-
Table 8-113: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[1:0],linkid0_num_hops,Specifies the number of portforward hops for linkid0,RW,0b00
Table 8-114: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[63:50],Reserved,Reserved ‑,RO,-
Table 8-114: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[49:40],mem_data_credits,Credits to advertise for Mem Data channel at init,RW,0x0
Table 8-114: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[39:30],mem_req_rsp_credits,Credits to advertise for Mem Request or Response channel at init,RW,0x0
Table 8-114: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[29:20],cache_data_credits,Credits to advertise for Cache Data channel at init dependent,RW,Configuration dependent
Table 8-114: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[19:10],cache_rsp_credits,Credits to advertise for Cache Response channel at init,RW,0x0
Table 8-114: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[9:0],cache_req_credits,Credits to advertise for Cache Request channel at init,RW,0x100
Table 8-115: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[63:50],Reserved,Reserved,RO,-
Table 8-115: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits to be returned,RO,0b0
Table 8-115: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits to be returned,RO,0b0
Table 8-115: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits to be returned,RO,0b0
Table 8-115: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits to be returned,RO,0b0
Table 8-115: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits to be returned,RO,0b0
Table 8-116: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[63:50],Reserved,Reserved,RO,-
Table 8-116: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits for TX,RO,0b0
Table 8-116: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits for TX,RO,0b0
Table 8-116: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits for TX,RO,0b0
Table 8-116: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits for TX,RO,0b0
Table 8-116: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits for TX,RO,0b0
Table 8-117: por_ccla_cxl_security_policy attributes,por_ccla_cxl_security_policy,[63:2],Reserved,Reserved,RO,-
Table 8-117: por_ccla_cxl_security_policy attributes,por_ccla_cxl_security_policy,[1:0],Device_Trust_Level,0 –> Trusted CXL Device. At this setting a CXL Device will be able to get access on CXL.cache for both host-attached and device attached memory ranges. The Host can still protect security sensitive memory regions. ’1 –> Trusted for Device Attached Memory Range Only. At this setting a CXL Device will be able to get access on CXL.cache for device attached memory ranges only. Requests on CXL.cache for host-attached memory ranges will be aborted by the Host. ’2 –> Untrusted CXL Device. At this setting all requests on CXL.cache will be aborted by the Host. Please note that these settings only apply to requests on CXL.cache. The device can still source requests on CXL.io regardless of these settings. Protection on CXL.io will be implemented using IOMMU based page tables. Default value of this field is 2.,RW,0x2
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[31:21],Reserved,Reserved,RO,-
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[20],MemData_NXM_Capable,"If set, the component supports MemData-NXM opcode. If cleared, the component does not support MemData-NXM opcode. All 256B Flit mode- capable components shall set this bit to 1.",RO,0b1
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[19:16],UIO_Capabale_decoder_count,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x0
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[15:14],Reserved,Reserved,RO,-
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[13],UIO_Capable,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x0
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[12],Interleave_capability_16,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x1
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[11],Interleave_capability_3_6_12_way,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x1
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[10],Poison_On_Decode_Err,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x1
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[9],Interleave_Support_14,If set the component supports interleaving based on Address bit 14 Address bit 13 and Address bit 12. Root ports and switches shall always set this bit indicating support for interleaving based on Address bits 14-12.,RO,0x0
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[8],Interleave_Support_11,If set the component supports interleaving based on Address bit 11 Address bit 10 Address bit 9 and Address bit 8. Root Ports and Upstream Switch Ports shall always set this bit indicating support for interleaving based on Address bit 11-8.,RO,0x0
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[7:4],Target_Count,The number of target ports each decoder supports (applicable to Upstream Switch Port and Root Port only). Maximum of 8. 1 1 target port 2 2 target ports 4 4 target ports 8 8 target ports All other values are reserved,RO,0x1
Table 8-118: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[3:0],Decoder_Count,Reports the number of memory address decoders implemented by the component. 0 1 Decoder 1 2 Decoders 2 4 Decoders 36 Decoders 48 Decoders 510 Decoders All other values are reserved,RO,0x4
Table 8-119: por_ccla_cxl_hdm_decoder_global_control attributes,por_ccla_cxl_hdm_decoder_global_control,[31:2],Reserved,Reserved,RO,-
Table 8-119: por_ccla_cxl_hdm_decoder_global_control attributes,por_ccla_cxl_hdm_decoder_global_control,[1],HDM_Decoder_Enable,This bit is only applicable to CXL.mem devices and shall return 0 on Root Ports and Upstream Switch Ports. When this bit is set device shall use HDM decoders to decode CXL.mem transactions and not use HDM Base registers in DVSEC ID 0. Root Ports and Upstream Switch Ports always use HDM Decoders to decode CXL.mem transactions.,RW,0x0
Table 8-119: por_ccla_cxl_hdm_decoder_global_control attributes,por_ccla_cxl_hdm_decoder_global_control,[0],Poison_On_Decode_Err,This bit is RO and is hard-wired to 0 if Poison On Decode Error Capability=0. If set the component returns poison on read access to addresses that are not positively decoded by the component. If clear the component returns all 1s data without a poison under such scenarios.,RW,0x0
Table 8-120: por_ccla_cxl_hdm_decoder_0-7_base_low attributes,por_ccla_cxl_hdm_decoder_0-7_base_low,[31:28],Memory_Base_Low_#{index},Corresponds to bits 31:28 of the base of the address range managed by decoder 0,RWL,0x0
Table 8-120: por_ccla_cxl_hdm_decoder_0-7_base_low attributes,por_ccla_cxl_hdm_decoder_0-7_base_low,[27:0],Reserved,Reserved,RO,-
Table 8-121: por_ccla_cxl_hdm_decoder_0-7_base_high attributes,por_ccla_cxl_hdm_decoder_0-7_base_high,[31:0],Memory_Base_High_#{index},Corresponds to bits 63:32 of the base of the address range managed by decoder 0.,RWL,0x0
Table 8-122: por_ccla_cxl_hdm_decoder_0-7_size_low attributes,por_ccla_cxl_hdm_decoder_0-7_size_low,[31:28],Memory_Size_Low_#{index},Corresponds to bits 31:28 of the size of the address range managed by decoder 0,RWL,0x0
Table 8-122: por_ccla_cxl_hdm_decoder_0-7_size_low attributes,por_ccla_cxl_hdm_decoder_0-7_size_low,[27:0],Reserved,Reserved,RO,-
Table 8-123: por_ccla_cxl_hdm_decoder_0-7_size_high attributes,por_ccla_cxl_hdm_decoder_0-7_size_high,[31:0],Memory_Size_High_#{index},Corresponds to bits 63:32 of the size of address range managed by decoder 0.,RWL,0x0
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[31:13],Reserved,Reserved,RO,-
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[12],Target_Device_Type_#{index},0 Target is a CXL Type 2 Device 1 Target is a CXL Type 3 Device,RWL,0x0
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[11],Err_Not_Committed_#{index},Indicates the decode programming had an error and decoder is not active.,RWL,0x0
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[10],Committed_#{index},Indicates the decoder is active,RWL,0x0
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[9],Commit_#{index},Software sets this to 1 to commit this decoder,RWL,0x0
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[8],Lock_On_Commit_#{index},If set all RWL fields in Decoder 0 registers will become read only when Committed changes to 1.,RWL,0x0
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[7:4],Interleave_Ways_#{index},The number of targets across which this memory range is interleaved. 0 1 way 1 2 way 2 4 way 3 8 way Others All reserved,RWL,0x0
Table 8-124: por_ccla_cxl_hdm_decoder_0-7_control attributes,por_ccla_cxl_hdm_decoder_0-7_control,[3:0],Interleave_granularity_#{index},The number of consecutive bytes that are assigned to each target in the Target List. 0 256 Bytes 1 512 Bytes 2 1024 Bytes (1KB) 3 2048 Bytes (2KB) 4 4096 Bytes (4KB) 5 8192 Bytes (8KB) 4 16384 Bytes (16KB),RWL,0x0
Table 8-125: por_ccla_cxl_hdm_decoder_0-7_dpa_skip_low attributes,por_ccla_cxl_hdm_decoder_0-7_dpa_skip_low,[31:28],DPA_Skip_Low_#{index},Corresponds to bits 31:28 of the DPA Skip length which when non-zero specifies a length of DPA space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this decoder.,RWL,0x0
Table 8-125: por_ccla_cxl_hdm_decoder_0-7_dpa_skip_low attributes,por_ccla_cxl_hdm_decoder_0-7_dpa_skip_low,[27:0],Reserved,Reserved,RO,-
Table 8-126: por_ccla_cxl_hdm_decoder_0-7_dpa_skip_high attributes,por_ccla_cxl_hdm_decoder_0-7_dpa_skip_high,[63:32],Reserved,Reserved,RO,-
Table 8-126: por_ccla_cxl_hdm_decoder_0-7_dpa_skip_high attributes,por_ccla_cxl_hdm_decoder_0-7_dpa_skip_high,[31:0],DPA_Skip_High_#{index},Corresponds to bits 63:32 of the DPA Skip length which when non-zero specifies a length of DPA space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this decoder.,RWL,0x0
Table 8-127: por_ccla_cxl_dcd_region_base_address_low0-7 attributes,por_ccla_cxl_dcd_region_base_address_low0-7,[31:28],DCD_Region_Base_Address_Low_#{index},Corresponds to bits 31:28 of the DCD Region base address,RW,0x0
Table 8-127: por_ccla_cxl_dcd_region_base_address_low0-7 attributes,por_ccla_cxl_dcd_region_base_address_low0-7,[27:0],Reserved,Reserved,RO,-
Table 8-128: por_ccla_cxl_dcd_region_base_address_high0-7 attributes,por_ccla_cxl_dcd_region_base_address_high0-7,[31:0],DCD_Region_Base_Address_High_#{index},Corresponds to bits 63:32 of the DCD Region base address,RW,0x0
Table 8-129: por_ccla_cxl_dcd_region_max_address_low0-7 attributes,por_ccla_cxl_dcd_region_max_address_low0-7,[31:28],DCD_Region_Max_Address_Low_#{index},Corresponds to bits 31:28 of the DCD Region Max address,RW,0x0
Table 8-129: por_ccla_cxl_dcd_region_max_address_low0-7 attributes,por_ccla_cxl_dcd_region_max_address_low0-7,[27:0],Reserved,Reserved,RO,-
Table 8-130: por_ccla_cxl_dcd_region_max_address_high0-7 attributes,por_ccla_cxl_dcd_region_max_address_high0-7,[31:0],DCD_Region_Max_Address_High_#{index},Corresponds to bits 63:32 of the DCD Region Max address,RW,0x0
Table 8-131: por_ccla_cxl_dcd_region_lut_control0-7 attributes,por_ccla_cxl_dcd_region_lut_control0-7,[31:25],Reserved,Reserved,RO,-
Table 8-131: por_ccla_cxl_dcd_region_lut_control0-7 attributes,por_ccla_cxl_dcd_region_lut_control0-7,[24],DCD_Region_Enable_#{index},"When set, enables DCD region",RW,0x0
Table 8-131: por_ccla_cxl_dcd_region_lut_control0-7 attributes,por_ccla_cxl_dcd_region_lut_control0-7,[23:20],DCD_Region_LU_Num_bits_#{index},Corresponds to number of DPA address bits to use for look-up in LUT for Region #{index} Minumum value for number of address LU bits is 8-bits which corresponds to 256 chunks per region Maximum value for number of address LU bits is 13-bits which corresponds to 8K chunks per region. All other values reserved,RW,0x8
Table 8-131: por_ccla_cxl_dcd_region_lut_control0-7 attributes,por_ccla_cxl_dcd_region_lut_control0-7,[19:16],DCD_Region_LU_Start_bit_#{index},"Corresponds to DPA address bit where address to look-up in LUT starts for Region #{index} 0b0000 DPA bit 26, corresponds to 64MB chunk size for region 0b0001 DPA bit 27, corresponds to 128MB chunk size for region 0b0010 DPA bit 28, corresponds to 256MB chunk size for region 0b0011 DPA bit 29, corresponds to 512MB chunk size for region 0b0100 DPA bit 30, corresponds to 1GB chunk size for region 0b0101 DPA bit 31, corresponds to 2GB chunk size for region 0b0110 DPA bit 32, corresponds to 4GB chunk size for region 0b0111 DPA bit 33, corresponds to 8GB chunk size for region All other values reserved",RW,0x0
Table 8-131: por_ccla_cxl_dcd_region_lut_control0-7 attributes,por_ccla_cxl_dcd_region_lut_control0-7,[15:14],Reserved,Reserved,RO,-
Table 8-131: por_ccla_cxl_dcd_region_lut_control0-7 attributes,por_ccla_cxl_dcd_region_lut_control0-7,[13:0],DCD_Region_LUT_Base_#{index},Corresponds to base address for DCD Region #{index} in the LUT,RW,0x0
Table 8-132: por_ccla_cxl_dcd_write_intf attributes,por_ccla_cxl_dcd_write_intf,[31],DCD_LUT_Entry_Valid,LUT Entry valid. Set this bit to indicate that the LUT entry is now ready to use. Clear this bit to invalidate LUT entry,WO,0x0
Table 8-132: por_ccla_cxl_dcd_write_intf attributes,por_ccla_cxl_dcd_write_intf,[30:16],DCD_LUT_Write_Data,"Data that will be written to the LUT. Based on number of entries in the region being accessed, any unused most significant bits for this field must be set to zero",WO,0x0
Table 8-132: por_ccla_cxl_dcd_write_intf attributes,por_ccla_cxl_dcd_write_intf,[15],Reserved,Reserved,RO,-
Table 8-132: por_ccla_cxl_dcd_write_intf attributes,por_ccla_cxl_dcd_write_intf,[14:0],DCD_LUT_Write_Address,Corresponds to LUT entry to write. Number of entries is limited by CCG_HA_DCD_LUT_DEPTH_PARAM,WO,0x0
Table 8-133: por_ccla_cxl_dcd_read_intf attributes,por_ccla_cxl_dcd_read_intf,[31],DCD_LUT_Entry_Valid,LUT Entry status,RW,0x0
Table 8-133: por_ccla_cxl_dcd_read_intf attributes,por_ccla_cxl_dcd_read_intf,[30:16],DCD_LUT_Read_Data,Data read from the LUT. Data is loaded from LUT and will be valid after a write is performed to program the read address. Returns zero in Host mode,RW,0x0
Table 8-133: por_ccla_cxl_dcd_read_intf attributes,por_ccla_cxl_dcd_read_intf,[15],Reserved,Reserved,RO,-
Table 8-133: por_ccla_cxl_dcd_read_intf attributes,por_ccla_cxl_dcd_read_intf,[14:0],DCD_LUT_Read_Address,"Corresponds to LUT entry to read. Number of entries is limited by CCG_HA_DCD_LUT_DEPTH_PARAM. On reads, returns the last address programmed in this field. Returns zero in Host mode",RW,0x0
Table 8-134: por_ccla_snoop_filter_group_id attributes,por_ccla_snoop_filter_group_id,[31:16],Reserved,Reserved,RO,-
Table 8-134: por_ccla_snoop_filter_group_id attributes,por_ccla_snoop_filter_group_id,[15:0],Group_ID,Uniquely identifies a snoop filter instance that is used to track CXL.cache devices below this Port. All,RW,0x0
Table 8-135: por_ccla_snoop_filter_effective_size attributes,por_ccla_snoop_filter_effective_size,[31:0],Capacity,Effective Snoop Filter Capacity representing the size of cache that can be effectively tracked by the Snoop,RW,0x0
Table 8-136: por_ccla_dvsec_cxl_range_1_base_high attributes,por_ccla_dvsec_cxl_range_1_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 1 base in the host address space. Locked by,RWL,0x0
Table 8-137: por_ccla_dvsec_cxl_range_1_base_low attributes,por_ccla_dvsec_cxl_range_1_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 1 base in the host address space. Locked by,RWL,0x0
Table 8-137: por_ccla_dvsec_cxl_range_1_base_low attributes,por_ccla_dvsec_cxl_range_1_base_low,[27:0],Reserved,Reserved,RO,-
Table 8-138: por_ccla_dvsec_cxl_range_2_base_high attributes,por_ccla_dvsec_cxl_range_2_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 2 base in the host address space. Locked by,RWL,0x0
Table 8-139: por_ccla_dvsec_cxl_range_2_base_low attributes,por_ccla_dvsec_cxl_range_2_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 2 base in the host address space. Locked by,RWL,0x0
Table 8-139: por_ccla_dvsec_cxl_range_2_base_low attributes,por_ccla_dvsec_cxl_range_2_base_low,[27:0],Reserved,Reserved,RO,-
Table 8-140: por_ccla_dvsec_cxl_range_1_size_high attributes,por_ccla_dvsec_cxl_range_1_size_high,[31:0],Memory_Size_High,Corresponds to bits 63:32 of CXL Range 1 memory size.,RW,0x0
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[31:28],Memory_Size_Low,Corresponds to bits 31:28 of CXL Range 1 memory size.,RW,0x0
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[27:16],Reserved,Reserved,RO,-
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[15:13],Memory_Active_Timeout,All other - Reserved,RW,0x1
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[12:8],Desired_Interleave,all other settings are reserved.,RW,0x3
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[7:5],Media_Class,CXL 2.0 and future CXL.mem devices shall set this field to 010.,RW,0x2
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[4:2],Media_Type,other encodings are reserved. CXL 2.0 and future CXL.mem devices shall set this field to 010.,RW,0x2
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[1],Memory_Active,"When set, indicates that the CXL Range 1 memory is fully initialized and available for software use. Must be set within Range 1. Memory_Active_Timeout of deassertion of reset to CXL device if CXL.mem HwInit Mode=1.",RW,0x0
Table 8-141: por_ccla_dvsec_cxl_range_1_size_low attributes,por_ccla_dvsec_cxl_range_1_size_low,[0],Memory_Info_Valid,"When set, indicates that the CXL Range 1 Size high and Size Low registers are valid. Must be set within 1 second of deassertion of reset to CXL device.",RW,0x0
Table 8-142: por_ccla_dvsec_cxl_range_2_size_high attributes,por_ccla_dvsec_cxl_range_2_size_high,[31:0],Memory_Size_High,Corresponds to bits 63:32 of CXL Range 2 memory size.,RW,0x0
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[31:28],Memory_Size_Low,Corresponds to bits 31:28 of CXL range 2 memory size.,RW,0x0
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[27:16],Reserved,Reserved,RO,-
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[15:13],Memory_Active_Timeout,All other - Reserved,RW,0x1
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[12:8],Desired_Interleave,all other settings are reserved.,RW,0x3
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[7:5],Media_Class,CXL 2.0 and future CXL.mem devices shall set this field to 010.,RW,0x2
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[4:2],Media_Type,Other encodings are reserved. CXL 2.0 and future CXL.mem devices shall set this field to 010.,RW,0x2
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[1],Memory_Active,"When set, indicates that the CXL range 2 memory is fully initialized and available for software use. Must be set within range 2. Memory_Active_Timeout of deassertion of reset to CXL device if CXL.mem HwInit Mode=1.",RW,0x0
Table 8-143: por_ccla_dvsec_cxl_range_2_size_low attributes,por_ccla_dvsec_cxl_range_2_size_low,[0],Memory_Info_Valid,"When set, indicates that the CXL range 2 Size high and Size Low registers are valid. Must be set within 1 second of deassertion of reset to CXL device.",RW,0x0
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[31:15],Reserved,Reserved,RO,-
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[14],Viral_Enable,When set enables Viral handling in the CXL device. Locked by CONFIG_LOCK. If 0 the CXL device may ignore the viral that it receives,RWL,0x0
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[13:12],Reserved,Reserved,RO,-
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[11],Cache_Clean_Eviction,Performance hint to the device. Locked by CONFIG_LOCK. 0 Indicates clean evictions from device caches are needed for best performance 1 Indicates clean evictions from device caches are NOT needed for best performance,RWL,0x0
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[10:8],Cache_SF_Granularity,Performance hint to the device. Locked by CONFIG_LOCK. 000 Indicates 64B granular tracking on the Host 001 Indicates 128B granular tracking on the Host 010 Indicates 256B granular tracking on the Host 011 Indicates 512B granular tracking on the Host 100 Indicates 1KB granular tracking on the Host 101 Indicates 2KB granular tracking on the Host 110 Indicates 4KB granular tracking on the Host 111 Reserved,RWL,0x0
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[7:3],Cache_SF_Coverage,Performance hint to the device. Locked by CONFIG_LOCK. 0x00 Indicates no Snoop Filter coverage on the Host For all other values of N Indicates Snoop Filter coverage on the Host of 2^(N+15d) Bytes.,RWL,0x0
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK.,RWL,0x0
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[1],IO_Enable,When set enables CXL.io protocol operation when in Flex Bus.CXL mode.,RWL,0x1
Table 8-144: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK.,RWL,0x0
Table 8-145: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[31:4],Reserved,Reserved,RO,-
Table 8-145: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[3],CXL_Reset_Mem_Clr_Enable,When set and CXL Reset Mem Clr Capable returns 1 Device shall clear or randomize volatile HDM ranges as part of the CXL Reset operation. When CXL Reset Mem Clr Capable is clear this bit is ignored and volatile HDM ranges may or may not be cleared or randomized during CXL Reset.,RW,0x0
Table 8-145: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[2],Initiate_CXL_Reset,When set to 1 device shall initiate CXL Reset as defined in Section 9.7. This bit always returns the value of 0 when read by the software. A write of 0 is ignored.,RW,0x0
Table 8-145: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[1],Initiate_Cache_Write_Back,When set to 1 device shall write back all modified lines in the local cache and invalidate all lines. The device shall send CacheFlushed message to host as required by CXL.Cache protocol to indicate it does not hold any modified lines.,RW,0x0
Table 8-145: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[0],Disable_Caching,When set to 1 device shall no longer cache new modified lines in its local cache. Device shall continue to correctly respond to CXL.cache transactions.,RW,0x0
Table 8-146: por_ccla_dvsec_cxl_lock attributes,por_ccla_dvsec_cxl_lock,[31:1],Reserved,Reserved,RO,-
Table 8-146: por_ccla_dvsec_cxl_lock attributes,por_ccla_dvsec_cxl_lock,[0],CONFIG_LOCK,When set all register fields in the PCIe DVSEC for CXL Devices Capability with RWL attribute,RW,0x0
Table 8-147: por_ccla_ras_err_en attributes,por_ccla_ras_err_en,[31:6],Reserved,Reserved,RO,-
Table 8-147: por_ccla_ras_err_en attributes,por_ccla_ras_err_en,[5],nde_cmp_enable,"If set, report non data error over CXL",RW,0x0
Table 8-147: por_ccla_ras_err_en attributes,por_ccla_ras_err_en,[4],txn_timeout_enable,"If set, report transaction timeout error over CXL",RW,0x0
Table 8-147: por_ccla_ras_err_en attributes,por_ccla_ras_err_en,[3],pdb_de_enable,"If set, report passive data buffer deferred error over CXL",RW,0x0
Table 8-147: por_ccla_ras_err_en attributes,por_ccla_ras_err_en,[2],pdb_ue_enable,"If set, report passive data buffer uncorrectable error over CXL",RW,0x0
Table 8-147: por_ccla_ras_err_en attributes,por_ccla_ras_err_en,[1],wdb_de_enable,"If set, report write data buffer deferred error over CXL",RW,0x0
Table 8-147: por_ccla_ras_err_en attributes,por_ccla_ras_err_en,[0],wdb_ue_enable,"If set, report write data buffer uncorrectable error over CXL",RW,0x0
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[31:7],Reserved,Reserved,RO,-
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[6],hdm_decoder_lut_parity_err_enable,"If set, report hdm decoder lut parity error over CXL",RW,0x0
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[5],hdm_decode_err_enable,"If set, report hdm decode error over CXL",RW,0x0
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[4],datack_parity_err_enable,"If set, report data check parity error over CXL",RW,0x0
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[3],nde_cmp_enable,"If set, report non data error over CXL",RW,0x0
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[2],txn_timeout_enable,"If set, report transaction timeout error over CXL",RW,0x0
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[1],pdb_ue_enable,"If set, report passive data buffer uncorrectable error over CXL",RW,0x0
Table 8-148: por_ccla_ras_viral_en attributes,por_ccla_ras_viral_en,[0],wdb_ue_enable,"If set, report write data buffer uncorrectable error over CXL",RW,0x0
Table 8-149: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[31:7],Reserved,Reserved,RO,-
Table 8-149: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[6],CXL_Multi_Logical_Device_Enable,When set enable Multi-Logical Device operation when in Flex Bus.CXL mode,RW,0x0
Table 8-149: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[5],CXL2p0_Enable,When set enable CXL2.0 protocol operation when in Flex Bus.CXL mode.,RW,0x0
Table 8-149: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[4:3],Reserved,Reserved,RO,-
Table 8-149: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode.,RW,0x0
Table 8-149: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[1],Reserved,Reserved,RO,-
Table 8-149: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode.,RW,0x0
Table 8-150: por_ccla_err_capabilities_control attributes,por_ccla_err_capabilities_control,[31:14],Reserved,Reserved,RO,-
Table 8-150: por_ccla_err_capabilities_control attributes,por_ccla_err_capabilities_control,[13],Poison_Enabled,If this bit is 0 CXL 1.1 Upstream Ports CXL 1.1 Downstream Ports and CXL 2.0 Root Port shall,RW,0x0
Table 8-150: por_ccla_err_capabilities_control attributes,por_ccla_err_capabilities_control,[12:0],Reserved,Reserved,RO,-
Table 8-151: por_ccla_IDE_key_refresh_time_control attributes,por_ccla_IDE_key_refresh_time_control,[31:0],Tx_Key_Refresh_Time,Minimum number of flits transmitter needs to block transmission of protocol flits after IDE.Start has sent. Used when switching keys.,RW,0x0
Table 8-152: por_ccla_IDE_truncation_transmit_delay_control attributes,por_ccla_IDE_truncation_transmit_delay_control,[31:8],Reserved,Reserved,RO,-
Table 8-152: por_ccla_IDE_truncation_transmit_delay_control attributes,por_ccla_IDE_truncation_transmit_delay_control,[7:0],Tx_truncation_transmit_delay,This parameter feeds into the computation of minimum number of IDE idle flits Transmitter needs send after sending a truncated MAC flit.,RW,0x0
Table 8-153: por_ccla_IDE_outbound_state attributes,por_ccla_IDE_outbound_state,[31:3],Reserved,Reserved,RO,-
Table 8-153: por_ccla_IDE_outbound_state attributes,por_ccla_IDE_outbound_state,[2:0],ide_outbound_state,Represents status of the outbound state machine in ULL.,RO,0x0
Table 8-154: por_ccla_IDE_inbound_state attributes,por_ccla_IDE_inbound_state,[31:2],Reserved,Reserved,RO,-
Table 8-154: por_ccla_IDE_inbound_state attributes,por_ccla_IDE_inbound_state,[1:0],ide_inbound_state,Represents status of the inbound state machine in ULL.,RO,0x0
Table 8-155: por_ccla_ll_to_ull_msg attributes,por_ccla_ll_to_ull_msg,[63:0],msg_payload,Contains 64 bits of message sent from ll to ull,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[31:27],rsvdp4,Reserved,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[26],iso_interrupt_enable,When Set this bit enables the generation of an interrupt to indicate that isolation has been triggered.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[25],iso_err_cor_enable,When Set this bit enables the sending of an ERR_COR Message to indicate isolation has been triggered.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[24:20],rsvdp3,Reserved,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[19],cxl_cache_iso_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.cache enters isolation mode.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[18],cxl_cache_iso_enable,This field allows System Software to enable CXL.cache isolation actions.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[17],cxl_mem_iso_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.mem enters isollation mode.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[16],cxl_mem_iso_enable,This field allows System Software to enable CXL.mem isolation actions. If this field is set isolation actions will be triggered if either a CXL.mem Transaction Timeout is detected or if the CXL link went down.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[15:13],rsvdp2,Reserved,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[12],cxl_cache_txn_timeout_enable,-,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[11:8],cxl_cache_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.cache.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[7:5],rsvdp1,Reserved,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[4],cxl_mem_txn_timeout_enable,When Set this bit enables CXL.mem Transaction Timeout mechanism.,RW,0x0
Table 8-156: por_ccla_cxl_timeout_iso_ctl attributes,por_ccla_cxl_timeout_iso_ctl,[3:0],cxl_mem_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.mem.,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[63:32],Reserved,Reserved,RO,-
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[31:27],iso_interrupt_message_number,This field indicates which MSI/MSI-X vector is used for the interruptmessage generated in association with the CXL Timeout and isolation Capability structure.,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[26],iso_interrupt_supported,This field indicates support for signaling interrupt when isolation is triggered.,RW,0x1
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[25],iso_err_cor_supported,"If Set, this bit indicates that the Root Port supports the ability to signal with ERR_COR when isolation is triggered.",RW,0x1
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[24:20],rsvdp3,Reserved,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[19],cxl_cache_iso_linkdown_supported,This field indicates support for triggering Link-Down on the CXL Root Port if CXL.cache enters isolation mode.,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[18],cxl_cache_iso_supported,This field indicates support for isolation on CXL.cache.,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[17],cxl_mem_iso_linkdown_supported,This field indicates support for triggering Link-Down on the CXL port if CXL.mem enters isolation mode.,RW,0x1
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[16],cxl_mem_iso_supported,This field indicates support for isolation on CXL.mem.,RW,0x1
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[15:13],rsvdp2,Reserved,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[12],cxl_cache_txn_timeout_supported,-,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[11:8],cxl_cache_txn_timeout_range,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Range for CXL.cache.,RW,0x1
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[7:5],rsvdp1,Reserved,RW,0x0
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[4],cxl_mem_txn_timeout_supported,When Set indicates support for CXL.mem Transaction Timeout mechanism.,RW,0x1
Table 8-157: por_ccla_cxl_timeout_iso_capability attributes,por_ccla_cxl_timeout_iso_capability,[3:0],cxl_mem_txn_timeout_range,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout ranges for CXL.mem.,RW,0x1
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[63:15],Reserved,Reserved,RO,-
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[14],cxl_rp_busy,"When either the CXL.mem isolation Status bit or the CXL.cache isolation Status bit is Set and this bit is Set, the Root Port is busy with internal activity that must complete before software is permitted to Clear the CXL.mem isolation Status bit and the CXL.cache isolation Status bit.",RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[13],cxl_cache_iso_linkdown_status,This field indicates that isolation Mode for CXL.cache was triggered due to link down.,RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[12],cxl_cache_iso_status,This field indicates that isolation mode for CXL.cachewas triggered.,RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[11:10],rsvdp3,Reserved,RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[9],cxl_mem_iso_linkdown_status,This field indicates that isolation Mode for CXL.mem was triggered due to link down,RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[8],cxl_mem_iso_status,This field indicates that isolation mode for CXL.mem was triggered.,RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[7:5],rsvdp2,Reserved,RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[4],cxl_cache_txn_timeout,"When Set, this indicates that a CXL.cache transaction timed out.",RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[3:1],rsvdp1,Reserved,RW,0x0
Table 8-158: por_ccla_cxl_timeout_iso_status attributes,por_ccla_cxl_timeout_iso_status,[0],cxl_mem_txn_timeout,"When Set, this indicates that a CXL.mem transaction timed out.",RW,0x0
Table 8-159: por_ccla_timeout_base_value_cycles attributes,por_ccla_timeout_base_value_cycles,[31:0],timeout_base_value_cycles,Contains number of cycles that represent 25us at a given design freqency.,RW,0xC350
Table 8-160: por_ccla_CXL_Cache_ID_Decoder_Capability attributes,por_ccla_CXL_Cache_ID_Decoder_Capability,[31:1],Reserved,Reserved,RO,-
Table 8-160: por_ccla_CXL_Cache_ID_Decoder_Capability attributes,por_ccla_CXL_Cache_ID_Decoder_Capability,[0],Explicit_Cache_ID_Decoder_Commit_Required,"If 1, indicates that the software must set Cache ID Decoder Commit bit anytime a new CXL.cache device is enabled anywhere below this port. If 1, the Cache ID Decoder Commit bit, the Cache ID Decoder Committed bit, the Cache ID Decoder Commit timeout Scale field, the Cache ID Decoder Commit Timeout Base field, and Cache ID Decoder Error Not Committed bit are implemented. Cache ID Decoder Commit operation may be used by a component to update its internal structures or perform consistency checks.",RW,0x0
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[31:26],Reserved,Reserved,RO,-
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[25:24],Trust_Level,Trust Level assigned to the directly connected device when Assign Cache ID=1. 00b = See Table 8-26 01b = Reserved 10b = See Table 8-26 11b = Reserved The reset default is 10b.,RW,0x0
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[23:20],Reserved,Reserved,RO,-
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[19:16],Local_Cache_ID,"If Assign Cache ID Enable=1, the Port assigns this Cache ID to the directly connected CXL.cache device regardless of whether it is using HDM-D flows or HDM-DB flows. The reset default is 0h.",RW,0x0
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[15:12],Reserved,Reserved,RO,-
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[11:8],HDM_D_Type_2_Device_Cache_ID,"If HDM-D Type 2 Device Present=1, this field represents the Cache ID that has been assigned to the Type 2 device below this Downstream Port that is using HDM-D flows. This field may be used by the port to identify a Type 2 device that is using HDM-D flows and must not be used for assigning Cache ID. The reset default is 0h.",RW,0x0
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[7:4],Reserved,Reserved,RO,-
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[3],Cache_ID_Decoder_Commit,"If Explicit Cache ID Decoder Commit Required=1. software must cause this RW 0x0 bit to transition from 0 to 1 to commit the Cache ID assignment change to this Cache ID Decoder instance. The default value of this field is 0. This bit must be the Explicit Cache ID Decoder Commit Required bit is set; otherwise, it is permitted to be hardwired to 0 and the Cache ID Decoder update does not require an explicit commit. Software must not set this bit unless the Explicit Cache ID Decoder Commit Required bit is set. if",RW,-
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[2],HDM_D_Type_2_Device_Present,1 indicates there is a Type 2 Device below this Downstream Port that is using HDM-D flows. The reset default is 0.,RW,0x0
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[1],Assign_Cache_ID,1 indicates this Downstream Port is connected directly to a CXL.cache Device and assigns a cache ID=Local Cache ID to it. The reset default is 0.,RW,0x0
Table 8-161: por_ccla_CXL_Cache_ID_Decoder_Control attributes,por_ccla_CXL_Cache_ID_Decoder_Control,[0],Forward_Cache_ID,1 indicates the Port forwards CXL.cache messages in both directions. The reset default is 0.,RW,0x0
Table 8-162: por_ccla_CXL_Cache_ID_Decoder_Status attributes,por_ccla_CXL_Cache_ID_Decoder_Status,[31:16],Reserved,Reserved,RO,-
Table 8-162: por_ccla_CXL_Cache_ID_Decoder_Status attributes,por_ccla_CXL_Cache_ID_Decoder_Status,[15:12],Cache_ID_Decoder_Commit_Timeout_Base,"This field determines the Cache ID Decoder Commit timeout. The timeout duration is calculated by multiplying the Timeout Base with the Timeout Scale. Failure to set either the Cache ID Decoder Committed bit or the Cache ID Decoder Error Not Committed bit within the timeout value is treated as equivalent to commit error. In case of a timeout, the software must clear the Cache ID Decoder Commit bit to 0 prior to setting it to 1 again. This field is reserved if Explicit Cache ID Decoder Commit Required=0.",RW,0x0
Table 8-162: por_ccla_CXL_Cache_ID_Decoder_Status attributes,por_ccla_CXL_Cache_ID_Decoder_Status,[11:8],Cache_ID_Decoder_Commit_Timeout_Scale,This field specifies the time scale associated with Cache ID Decoder Commit Timeout. 0000b = 1 us 0001b = 10 us 0010b = 100 us 0011b = 1 ms 0100b = 10 ms 0101b = 100 ms 0110b = 1 second 0111b = 10 seconds All other encodings are reserved This field is reserved if Explicit Cache ID Decoder Commit Required=0.,RW,0x0
Table 8-162: por_ccla_CXL_Cache_ID_Decoder_Status attributes,por_ccla_CXL_Cache_ID_Decoder_Status,[7:2],Reserved,Reserved,RO,-
Table 8-162: por_ccla_CXL_Cache_ID_Decoder_Status attributes,por_ccla_CXL_Cache_ID_Decoder_Status,[1],Cache_ID_Decoder_Error_Not_Committed,"When set to 1, it indicates that the last write that caused the Cache ID Decoder Commit bit to transition from 0 to 1 was processed by the component, but resulted in an error. This bit is cleared when the software causes the Cache ID Decoder Commit bit to transition from 1 to 0. This bit is reserved if Explicit Cache ID Decoder Commit Required=0.",RW,0x0
Table 8-162: por_ccla_CXL_Cache_ID_Decoder_Status attributes,por_ccla_CXL_Cache_ID_Decoder_Status,[0],Cache_ID_Decoder_Committed,"When set to 1, it indicates that the last write that caused the Cache ID Decoder Commit bit to transition from 0 to 1 was successfully processed by the component. This bit is cleared when the software causes the Cache ID Decoder Commit bit to transition from 1 to 0. This bit is reserved if Explicit Cache ID Decoder Commit Required=0.",RW,0x0
Table 8-163: por_ccla_root_port_n_security_policy attributes,por_ccla_root_port_n_security_policy,[63:2],Reserved,Reserved,RO,-
Table 8-163: por_ccla_root_port_n_security_policy attributes,por_ccla_root_port_n_security_policy,[1:0],Trust_Level,Trust Level for the CXL.cache Device below Root Port n,RW,0x2
Table 8-164: por_ccla_root_port_n_id attributes,por_ccla_root_port_n_id,[63:8],Reserved,Reserved,RO,-
Table 8-164: por_ccla_root_port_n_id attributes,por_ccla_root_port_n_id,[7:0],Port_Identifier,Port Identifier of the Root Port n,RW,0x0
Table 8-165: por_ccla_cxl_link_layer_defeature attributes,por_ccla_cxl_link_layer_defeature,[63:1],Reserved,Reserved,RO,-
Table 8-165: por_ccla_cxl_link_layer_defeature attributes,por_ccla_cxl_link_layer_defeature,[0],disable_mdh,Write 1 to disable MDH. Software needs to ensure it programs this value consistently on the UP & DP.,RW,0b0
Table 8-166: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[63:6],Reserved,Reserved,RO,-
Table 8-166: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[5],send_c2c_link_sts,send c2c link status llinit,RW,0b0
Table 8-166: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[4],cxl_reset_done,System software indication to communicate CXL reset done. HW de-asserts the CXL reset only after the de-assertion of rh_busy status and software cxl_reset_done handshake Read to this registers is always zero,RW,0b0
Table 8-166: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[3:2],ull_flit_format,Used to enable 256 byte flits when in ULL-to_ULL mode. Format be set on both sides of the link on the same write as ‘send_vd_init’ 0b00 68B Legacy Flit format 0b01 Reserved 0b10 128B Latency Optimized Flit format 0b11 256B Flit format,RW,0b00
Table 8-166: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[1],ull_to_ull_en,"Used to enable ULL-to_ULL mode. Must be set on both sides of the link before ‘send_vd_init’ is set on either side 0b0 When clear, ull-to-ull mode is disabled. 0b1 When set, ull-to-ull mode is enabled.",RW,0b0
Table 8-166: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[0],send_vd_init,"Used to send VD Init message. Must only be used for direct ULL to ULL connection. Must be used along with Tx ULL state (tx_ull_state) status bit 0b0 When clear and tx_ull_state is in run_state, sends VD.De-activate flit. 0b1 When set and tx_ull_state is in stop state, sends VD.Activate flit.",RW,0b0
Table 8-167: por_ccla_ull_status attributes,por_ccla_ull_status,[63:6],Reserved,Reserved,RO,-
Table 8-167: por_ccla_ull_status attributes,por_ccla_ull_status,[5],cxl_reset_status,Reflects CXL reset status. 0b0 CXL reset de-asserted 0b1 CXL reset asserted,RO,0b0
Table 8-167: por_ccla_ull_status attributes,por_ccla_ull_status,[4],ull_outbound_viral_state,Indicates ULL is in Viral state originated in the ULL. 0b0 ULL is not in Viral state 0b1 ULL is in Viral state,RO,0b0
Table 8-167: por_ccla_ull_status attributes,por_ccla_ull_status,[3],ull_inbound_viral_state,Indicates ULL is in Viral state from the Inbound CXS Flit. 0b0 ULL is not in Viral state 0b1 ULL is in Viral state,RO,0b0
Table 8-167: por_ccla_ull_status attributes,por_ccla_ull_status,[2],rh_busy_state,Reflects the CCRH transaction pending state . 0b0 RH (HA/RA) are in IDLE state 0b1 RH (HA/RA) are in Busy state,RO,0b0
Table 8-167: por_ccla_ull_status attributes,por_ccla_ull_status,[1],rx_ull_state,Reflects the Rx ULL state . 0b0 Rx ULL is in Stop state 0b1 Rx ULL is in Run state,RO,0b0
Table 8-167: por_ccla_ull_status attributes,por_ccla_ull_status,[0],tx_ull_state,Reflects the Tx ULL state . 0b0 Tx ULL is in Stop state 0b1 Tx ULL is in Run state,RO,0b0
Table 8-168: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[63:3],Reserved,Reserved,RO,-
Table 8-168: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[2],MemPoisonInjectionStart,"Software writes 0x1 to this bit to trigger a single poison injection on a CXL.mem message in the Tx direction. Hardware must override the poison field in the data header slot ofthe corresponding message (DRS if device, RwD if Host). This bit is required only if CXL.mem protocol issupported.",RW,0b0
Table 8-168: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[1],Reserved,Reserved,RO,-
Table 8-168: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[0],CachePoisonInjectionStart,"Software writes 0x1 to this bit to trigger a single poison injection on a CXL.cache message in the Tx direction. Hardware must override the poison field in the data header slot ofthe corresponding message (D2H if device, H2D if Host). This bit is required only if CXL.cache protocol issupported.",RW,0b0
Table 8-169: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[63:4],Reserved,Reserved,RO,-
Table 8-169: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[3],MemPoisonInjectionBusy,Hardware loads 1 to this bit when the Start bit is written. Hardware must clear this bit to indicate that it has indeed finished poisoning a packet. Software is permitted to poll on this bit to find out when hardware has finished poison injection. This bit is required only if CXL.mem protocol issupported.,RO,0b0
Table 8-169: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[2],Reserved,Reserved,RO,-
Table 8-169: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[1],CachePoisonInjectionBusy,Hardware loads 1 to this bit when the Start bit is written. Hardware must clear this bit to indicate that it has indeed finished poisoning a packet. Software is permitted to poll on this bit to find out when hardware has finished poison injection. This bit is required only if CXL.cache protocol issupported.,RO,0b0
Table 8-169: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[0],Reserved,Reserved,RO,-
Table 8-170: por_ccla_cxl_viral_prop_en attributes,por_ccla_cxl_viral_prop_en,[63:0],viral_prop_en,"Bit vector, where each bit represents logical ID of a CML gateway block present on CMN. Each bit",RW,0b0
Table 8-171: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[63:32],Reserved,Reserved,RO,-
Table 8-171: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[31:24],pmu_event3_id,CCLA PMU Event 3 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-171: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[23:16],pmu_event2_id,CCLA PMU Event 2 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-171: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[15:8],pmu_event1_id,CCLA PMU Event 1 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-171: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[7:0],pmu_event0_id,CCLA PMU Event 0 ID 0x00 No event 0x21 LA_RX_CXS: number of RX CXS beats 0x22 LA_TX_CXS: number of TX CXS beats 0x23 LA_RX_CXS_AVG_SIZE: average size of RX CXS beats 0x24 LA_TX_CXS_AVG_SIZE: average size of TX CXS beats 0x25 LA_TX_CXS_LCRD_BACKPRESSURE: CXS backpressue due to lack of CXS credits 0x26 LA_LINK_CRDBUF_OCC: CCLA RX RAM buffer occupany 0x27 LA_LINK_CRDBUF_ALLOC: CCLA RX RAM buffer allocation 0x28 PFWD RCVR CXS beats 0x29 PFWD SNDR NUM FLITS 0x2A PFWD SNDR Number of message stalls due to static credits 0x2B PFWD SNDR Number of message stalls due to dynamic credits,RW,0b0
Table 8-172: por_ccla_c2c_port_register_offset_header attributes,por_ccla_c2c_port_register_offset_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-172: por_ccla_c2c_port_register_offset_header attributes,por_ccla_c2c_port_register_offset_header,[31:16],length,Length in bytes of this register block.,RO,0x20
Table 8-172: por_ccla_c2c_port_register_offset_header attributes,por_ccla_c2c_port_register_offset_header,[15:0],version,Version of the Port Register Offset register block.,RO,0x0
Table 8-173: por_ccla_c2c_port_register_offset_table_0 attributes,por_ccla_c2c_port_register_offset_table_0,[63],port_ingress_id_routetable_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-173: por_ccla_c2c_port_register_offset_table_0 attributes,por_ccla_c2c_port_register_offset_table_0,[62:52],rsvd2,rsvd2,RO,0x0
Table 8-173: por_ccla_c2c_port_register_offset_table_0 attributes,por_ccla_c2c_port_register_offset_table_0,[51:32],port_ingress_idroute_table_offset,Offset from the Port Registers Base for this register block.,RO,0x2060
Table 8-173: por_ccla_c2c_port_register_offset_table_0 attributes,por_ccla_c2c_port_register_offset_table_0,[31],portid_capabilities_and_control_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-173: por_ccla_c2c_port_register_offset_table_0 attributes,por_ccla_c2c_port_register_offset_table_0,[30:20],rsvd,rsvd,RO,0x0
Table 8-173: por_ccla_c2c_port_register_offset_table_0 attributes,por_ccla_c2c_port_register_offset_table_0,[19:0],port_id_capabilities_and_control_offset,Offset from the Port Capabilities Registers Base for this register block.,RO,0x2020
Table 8-174: por_ccla_c2c_port_register_offset_table_1 attributes,por_ccla_c2c_port_register_offset_table_1,[63],port_logical_links_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-174: por_ccla_c2c_port_register_offset_table_1 attributes,por_ccla_c2c_port_register_offset_table_1,[62:52],rsvd2,rsvd,RO,0x0
Table 8-174: por_ccla_c2c_port_register_offset_table_1 attributes,por_ccla_c2c_port_register_offset_table_1,[51:32],port_logical_links_offset,Offset from the Port Registers Base for this register block.,RO,0x2200
Table 8-174: por_ccla_c2c_port_register_offset_table_1 attributes,por_ccla_c2c_port_register_offset_table_1,[31],port_egress_id_routetable_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-174: por_ccla_c2c_port_register_offset_table_1 attributes,por_ccla_c2c_port_register_offset_table_1,[30:20],rsvd,rsvd,RO,0x0
Table 8-174: por_ccla_c2c_port_register_offset_table_1 attributes,por_ccla_c2c_port_register_offset_table_1,[19:0],port_egress_idroute_table_offset,Offset from the Port Registers Base for this register block.,RO,0x20B0
Table 8-175: por_ccla_c2c_port_capabilities_and_control_header attributes,por_ccla_c2c_port_capabilities_and_control_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-175: por_ccla_c2c_port_capabilities_and_control_header attributes,por_ccla_c2c_port_capabilities_and_control_header,[31:16],length,Length in bytes of this register block.,RO,0x40
Table 8-175: por_ccla_c2c_port_capabilities_and_control_header attributes,por_ccla_c2c_port_capabilities_and_control_header,[15:0],version,Version value is 0h for this version of the spec.,RO,0x0
Table 8-176: por_ccla_c2c_port_capabilities_1 attributes,por_ccla_c2c_port_capabilities_1,[63:32],Reserved,Reserved ‑,RO,-
Table 8-176: por_ccla_c2c_port_capabilities_1 attributes,por_ccla_c2c_port_capabilities_1,[31:16],NumCrdtMisc,Number of Misc Credits for this Port.,RO,0x40
Table 8-176: por_ccla_c2c_port_capabilities_1 attributes,por_ccla_c2c_port_capabilities_1,[15:4],Reserved,Reserved ‑,RO,-
Table 8-176: por_ccla_c2c_port_capabilities_1 attributes,por_ccla_c2c_port_capabilities_1,[3:0],NumLinkEnds,Number of Link Ends for this Port. Value is 0 when the Port is disconnected.,RO,0x1
Table 8-177: por_ccla_c2c_port_capabilities_2 attributes,por_ccla_c2c_port_capabilities_2,[63:48],NumCrdtSNP,Number is Snoop Credits capable.,RO,0x40
Table 8-177: por_ccla_c2c_port_capabilities_2 attributes,por_ccla_c2c_port_capabilities_2,[47:32],NumCrdtRSP,Number is Rsp Credits capable.,RO,0x40
Table 8-177: por_ccla_c2c_port_capabilities_2 attributes,por_ccla_c2c_port_capabilities_2,[31:16],Reserved,Reserved ‑,RO,-
Table 8-177: por_ccla_c2c_port_capabilities_2 attributes,por_ccla_c2c_port_capabilities_2,[15:0],NumCrdtREQ,Number is Request Credits capable.,RO,0x0
Table 8-178: por_ccla_c2c_port_control_and_status attributes,por_ccla_c2c_port_control_and_status,[63:32],Reserved,Reserved,RO,-
Table 8-178: por_ccla_c2c_port_control_and_status attributes,por_ccla_c2c_port_control_and_status,[31],Valid,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-178: por_ccla_c2c_port_control_and_status attributes,por_ccla_c2c_port_control_and_status,[30:20],rsvd2,Rsvd,RW,0x0
Table 8-178: por_ccla_c2c_port_control_and_status attributes,por_ccla_c2c_port_control_and_status,[19:16],LinkState,Link State for the Physical Link. Bit definitions 0 :Active 1 Disconnected 7:2 Reserved,RW,0x2
Table 8-178: por_ccla_c2c_port_control_and_status attributes,por_ccla_c2c_port_control_and_status,[15:12],rsvd,Rsvd,RW,0x0
Table 8-178: por_ccla_c2c_port_control_and_status attributes,por_ccla_c2c_port_control_and_status,[11:8],NumLinkEnds,Number of Link Ends in this Port,RW,0x1
Table 8-178: por_ccla_c2c_port_control_and_status attributes,por_ccla_c2c_port_control_and_status,[7:0],PortID,Port ID for this port,RW,0x0
Table 8-179: por_ccla_c2c_port_ingressid_route_table_header attributes,por_ccla_c2c_port_ingressid_route_table_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-179: por_ccla_c2c_port_ingressid_route_table_header attributes,por_ccla_c2c_port_ingressid_route_table_header,[31:16],Length,Length in bytes of this register block.,RO,0x48
Table 8-179: por_ccla_c2c_port_ingressid_route_table_header attributes,por_ccla_c2c_port_ingressid_route_table_header,[15:0],Version,Version of the Port ID Route Table register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-180: por_ccla_c2c_port_ingressid_route_table_capabilities attributes,por_ccla_c2c_port_ingressid_route_table_capabilities,[63:11],Reserved,Reserved,RO,-
Table 8-180: por_ccla_c2c_port_ingressid_route_table_capabilities attributes,por_ccla_c2c_port_ingressid_route_table_capabilities,[10:0],NumPortIDRouteEntries,NumPortIdRouteEntries - Number of Route Id Entries supported. Valid values are 0 - 2^NumChipIDBits.,RO,0x0
Table 8-181: por_ccla_c2c_port_ingressid_route_table_control_and_status attributes,por_ccla_c2c_port_ingressid_route_table_control_and_status,[63:36],Reserved,Reserved,RO,-
Table 8-181: por_ccla_c2c_port_ingressid_route_table_control_and_status attributes,por_ccla_c2c_port_ingressid_route_table_control_and_status,[35:32],CommitStatus,"Status of address decoder commit. Bit definitions: 0 Committed - Value of 1 indicated commit is complete 1 Error - commit failed to complete 2-3 Reserved After a commit, the Committed and/or Error bit remain set until the Commit bit is cleared. Clearing the Commit bit will cause all bits in this field to be cleared.",RW,0x0
Table 8-181: por_ccla_c2c_port_ingressid_route_table_control_and_status attributes,por_ccla_c2c_port_ingressid_route_table_control_and_status,[31],res2,Reserved,RW,0x0
Table 8-181: por_ccla_c2c_port_ingressid_route_table_control_and_status attributes,por_ccla_c2c_port_ingressid_route_table_control_and_status,[30],LockOnCommit,"Lock the programming of the route table when committed Default Values: 0 - No Lock on Commit 1 - Lock On Commit When Lock On Commit is enabled, once the committed,all the route tablesare read only until reset",RW,0x0
Table 8-181: por_ccla_c2c_port_ingressid_route_table_control_and_status attributes,por_ccla_c2c_port_ingressid_route_table_control_and_status,[29],Commit,Commit the updates to the address decoder. Commit bit will remain set until cleared by software. This bit must be cleared to initiate a subsequent commit.,RW,0x0
Table 8-181: por_ccla_c2c_port_ingressid_route_table_control_and_status attributes,por_ccla_c2c_port_ingressid_route_table_control_and_status,[28:11],Reserved,Reserved,RW,0x0
Table 8-181: por_ccla_c2c_port_ingressid_route_table_control_and_status attributes,por_ccla_c2c_port_ingressid_route_table_control_and_status,[10:0],NumPortIDRouteEntries,Number of Route ID Entries enabled. Valid values are 0 - 2^NumChipIDBits.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[63:56],Target_3,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[55:52],Rsvd_3,Reserved,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[51:50],Loglink_3,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[49],TgtType_3,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[48],Valid_3,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[47:40],Target_2,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[39:36],Rsvd_2,Reserved,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[35:34],Loglink_2,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[33],TgtType_2,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[32],Valid_2,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[31:24],Target_1,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[23:20],Rsvd_1,Reserved,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[19:18],Loglink_1,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[17],TgtType_1,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[16],Valid_1,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[15:8],Target_0,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[7:4],Rsvd_0,Reserved,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[3:2],Loglink_0,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[1],TgtType_0,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-182: por_ccla_c2c_port_ingressid_route_entry_0 attributes,por_ccla_c2c_port_ingressid_route_entry_0,[0],Valid_0,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-183: por_ccla_c2c_port_egressid_route_table_header attributes,por_ccla_c2c_port_egressid_route_table_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-183: por_ccla_c2c_port_egressid_route_table_header attributes,por_ccla_c2c_port_egressid_route_table_header,[31:16],Length,Length in bytes of this register block.,RO,0x48
Table 8-183: por_ccla_c2c_port_egressid_route_table_header attributes,por_ccla_c2c_port_egressid_route_table_header,[15:0],Version,Version of the Port ID Route Table register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-184: por_ccla_c2c_port_egressid_route_table_capabilities attributes,por_ccla_c2c_port_egressid_route_table_capabilities,[63:11],Reserved,Reserved,RO,-
Table 8-184: por_ccla_c2c_port_egressid_route_table_capabilities attributes,por_ccla_c2c_port_egressid_route_table_capabilities,[10:0],NumPortIDRouteEntries,NumPortIdRouteEntries - Number of Route Id Entries supported. Valid values are 0 - 2^NumChipIDBits.,RO,0x0
Table 8-185: por_ccla_c2c_port_egressid_route_table_control_and_status attributes,por_ccla_c2c_port_egressid_route_table_control_and_status,[63:36],Reserved,Reserved,RO,-
Table 8-185: por_ccla_c2c_port_egressid_route_table_control_and_status attributes,por_ccla_c2c_port_egressid_route_table_control_and_status,[35:32],CommitStatus,"Status of Route Table Commit Bit Definitions: 0 - Committed - Status of Commit 1 - Error - Commit failed 2-3 - ReservedOnce a commit is completed, to complete a subsequent Commit, the committed status must be cleared with a write of 1 to the Committed bit",RW,0x0
Table 8-185: por_ccla_c2c_port_egressid_route_table_control_and_status attributes,por_ccla_c2c_port_egressid_route_table_control_and_status,[31],res2,res2,RW,0x0
Table 8-185: por_ccla_c2c_port_egressid_route_table_control_and_status attributes,por_ccla_c2c_port_egressid_route_table_control_and_status,[30],LockOnCommit,"Lock the programming of the route table when committed Default Values: 0 - No Lock on Commit 1 - Lock On Commit When Lock On Commit is enabled, once the committed, all the route tablesare read only until reset",RW,0x0
Table 8-185: por_ccla_c2c_port_egressid_route_table_control_and_status attributes,por_ccla_c2c_port_egressid_route_table_control_and_status,[29],Commit,Commit the updates to the decoder. Commit bit will remain set until Commit status -> Committed bit is cleared,RW,0x0
Table 8-185: por_ccla_c2c_port_egressid_route_table_control_and_status attributes,por_ccla_c2c_port_egressid_route_table_control_and_status,[28:11],Reserved,Reserved,RW,0x0
Table 8-185: por_ccla_c2c_port_egressid_route_table_control_and_status attributes,por_ccla_c2c_port_egressid_route_table_control_and_status,[10:0],NumPortIDRouteEntries,Number of Route ID Entries enabled. Valid values are 0 - 2^NumChipIDBits.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[63:56],Target_3,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[55:52],Rsvd_3,Reserved,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[51:50],Loglink_3,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[49],TgtType_3,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[48],Valid_3,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[47:40],Target_2,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[39:36],Rsvd_2,Reserved,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[35:34],Loglink_2,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[33],TgtType_2,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[32],Valid_2,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[31:24],Target_1,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[23:20],Rsvd_1,Reserved,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[19:18],Loglink_1,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[17],TgtType_1,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[16],Valid_1,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[15:8],Target_0,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[7:4],Rsvd_0,Reserved,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[3:2],Loglink_0,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[1],TgtType_0,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-186: por_ccla_c2c_port_egressid_route_entry_0 attributes,por_ccla_c2c_port_egressid_route_entry_0,[0],Valid_0,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-187: por_ccla_c2c_logical_linkend_common_header attributes,por_ccla_c2c_logical_linkend_common_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-187: por_ccla_c2c_logical_linkend_common_header attributes,por_ccla_c2c_logical_linkend_common_header,[31:16],Length,Length in bytes of this register block.,RO,0x40
Table 8-187: por_ccla_c2c_logical_linkend_common_header attributes,por_ccla_c2c_logical_linkend_common_header,[15:0],Version,Version of the Logical Link End register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-188: por_ccla_c2c_logical_linkend_offset_register attributes,por_ccla_c2c_logical_linkend_offset_register,[63],Valid_1,Indicates this register has been programmed and is valid.,RO,0x0
Table 8-188: por_ccla_c2c_logical_linkend_offset_register attributes,por_ccla_c2c_logical_linkend_offset_register,[62:52],Reserved,Reserved ‑,RO,-
Table 8-188: por_ccla_c2c_logical_linkend_offset_register attributes,por_ccla_c2c_logical_linkend_offset_register,[51:32],RegisterOffset_1,Offset from the Port Registers Base for this register block.,RO,0x0
Table 8-188: por_ccla_c2c_logical_linkend_offset_register attributes,por_ccla_c2c_logical_linkend_offset_register,[31],Valid_0,Indicates this register has been programmed and is valid.,RO,0x1
Table 8-188: por_ccla_c2c_logical_linkend_offset_register attributes,por_ccla_c2c_logical_linkend_offset_register,[30:20],Reserved,Reserved ‑,RO,-
Table 8-188: por_ccla_c2c_logical_linkend_offset_register attributes,por_ccla_c2c_logical_linkend_offset_register,[19:0],RegisterOffset_0,Offset from the Port Registers Base for this register block.,RO,0x2240
Table 8-189: por_ccla_c2c_logical_linkend_0-0_header attributes,por_ccla_c2c_logical_linkend_0-0_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-189: por_ccla_c2c_logical_linkend_0-0_header attributes,por_ccla_c2c_logical_linkend_0-0_header,[31:16],Length,Length in bytes of this register block.,RO,0x180
Table 8-189: por_ccla_c2c_logical_linkend_0-0_header attributes,por_ccla_c2c_logical_linkend_0-0_header,[15:0],Version,Version of the Logical Link End register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[63:50],Reserved,Reserved,RO,-
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[49:48],DVMState,DVM State for the Logical Link. Field values: 0 DVMDisabled 1 DVMConnect 2 DVMEnabled 3 DVMDisconnect,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[47:46],res4,Reserved,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[45:44],CohState,Coherency State for the Logical Link. Field values: 0 CohDisabled 1 CohConnect 2 CohEnabled 3 CohDisconnect,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[43:42],res3,Reserved,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[41:40],ActivationState,• Activity State for the Logical Link. Field values: 0 STOP 1 ACTIVATE 2 RUN 3 DEACTIVATE,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[39:32],InitState,Initialization State for the Logical Link. Bit definitions: 0 LinkStatusRcvd 1 RemoteActive 2 PropNegComplete 7:3 Reserved,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[31:18],Rsvd2,Reserved,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[17:16],DVMTrigger,DVM Trigger,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[15:14],Reserved6,Reserved,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[13:12],CohTrigger,Coherency Trigger,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[11:10],Reserved5,Reserved,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[9:8],ActTRigger,Activation Trigger,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[7:2],Reserved,Reserved,RW,0x0
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[1],PE,Property Exchange Enable Bit Values: 0 LogicalLinkEndEnd is disabled or not valid. 1 LogicalLinkEndEnd is enabled.,RW,0x1
Table 8-190: por_ccla_c2c_logical_linkend_0-0_control_and_status attributes,por_ccla_c2c_logical_linkend_0-0_control_and_status,[0],LLE,LLE - LogicalLinkEndEnabled Bit Values: 0 LogicalLinkEndEnd is disabled or not valid. 1 LogicalLinkEndEnd is enabled.,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[63],RxV,Rx RP Map Valid. Bit Values: 0: Rx RP Map is not valid 1: Rx RP Map is valid,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[62:56],Reserved2,Reserved,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[55:53],RxRPMT7,Value indicates on-chip RP mapped to C2C RP 7,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[52:50],RxRPMT6,Value indicates on-chip RP mapped to C2C RP 6,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[49:47],RxRPMT5,Value indicates on-chip RP mapped to C2C RP 5,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[46:44],RxRPMT4,Value indicates on-chip RP mapped to C2C RP 4,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[43:41],RxRPMT3,Value indicates on-chip RP mapped to C2C RP 3,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[40:38],RxRPMT2,Value indicates on-chip RP mapped to C2C RP 2,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[37:35],RxRPMT1,Value indicates on-chip RP mapped to C2C RP 1,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[34:32],RxRPMT0,Value indicates on-chip RP mapped to C2C RP 0,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[31],TxV,Tx RP Map Valid. Bit Values: 0: Tx RP Map is not valid 1: Tx RP Map is valid,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[30:24],Reserved,Reserved,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[23:21],TxRPMT7,Value indicates C2C RP mapped to on-chip RP 7,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[20:18],TxRPMT6,Value indicates C2C RP mapped to on-chip RP 6,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[17:15],TxRPMT5,Value indicates C2C RP mapped to on-chip RP 5,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[14:12],TxRPMT4,Value indicates C2C RP mapped to on-chip RP 4,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[11:9],TxRPMT3,Value indicates C2C RP mapped to on-chip RP 3,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[8:6],TxRPMT2,Value indicates C2C RP mapped to on-chip RP 2,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[5:3],TxRPMT1,Value indicates C2C RP mapped to on-chip RP 1,RW,0x0
Table 8-191: por_ccla_c2c_logical_linkend_0-0_map_table attributes,por_ccla_c2c_logical_linkend_0-0_map_table,[2:0],TxRPMT0,Value indicates C2C RP mapped to on-chip RP 0,RW,0x0
Table 8-192: por_ccla_c2c_linkproperties_supported_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_supported_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-192: por_ccla_c2c_linkproperties_supported_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_supported_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RO,0b00
Table 8-192: por_ccla_c2c_linkproperties_supported_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_supported_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface: Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RO,0b0010
Table 8-192: por_ccla_c2c_linkproperties_supported_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_supported_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions: Bit 0: FormatX 0 Not supported 1 Supported Bit 1: FormatY 0 Not supported 1 Supported Bits 2: & 3 Reserved,RO,0b0001
Table 8-192: por_ccla_c2c_linkproperties_supported_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_supported_uniform1_0-0,[11:8],Version,0b0000: A Others: Reserved,RO,0b0000
Table 8-192: por_ccla_c2c_linkproperties_supported_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_supported_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RO,0b0000
Table 8-192: por_ccla_c2c_linkproperties_supported_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_supported_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RO,0b0000
Table 8-193: por_ccla_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-193: por_ccla_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RW,0b00
Table 8-193: por_ccla_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RW,0b0010
Table 8-193: por_ccla_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions Bit 0 FormatX 0 Not supported 1 Supported Bit 1 FormatY 0 Not supported 1 Supported Bits 2 & 3 Reserved,RW,0b0001
Table 8-193: por_ccla_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_uniform1_0-0,[11:8],Version,0b0000 A Others Reserved,RW,0b0000
Table 8-193: por_ccla_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RW,0b0000
Table 8-193: por_ccla_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RW,0b0000
Table 8-194: por_ccla_c2c_linkproperties_informed_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_informed_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-194: por_ccla_c2c_linkproperties_informed_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_informed_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RO,0b00
Table 8-194: por_ccla_c2c_linkproperties_informed_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_informed_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface: Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RO,0b0010
Table 8-194: por_ccla_c2c_linkproperties_informed_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_informed_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions: Bit 0 FormatX 0 Not supported 1 Supported Bit 1 FormatY 0 Not supported 1 Supported Bits 2 & 3 Reserved,RO,0b0001
Table 8-194: por_ccla_c2c_linkproperties_informed_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_informed_uniform1_0-0,[11:8],Version,0b0000: A Others: Reserved,RO,0b0000
Table 8-194: por_ccla_c2c_linkproperties_informed_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_informed_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RO,0b0000
Table 8-194: por_ccla_c2c_linkproperties_informed_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_informed_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RO,0b0000
Table 8-195: por_ccla_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-195: por_ccla_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RO,0b00
Table 8-195: por_ccla_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface: Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RO,0b0010
Table 8-195: por_ccla_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions: Bit 0 FormatX 0 Not supported 1 Supported Bit 1 FormatY 0 Not supported 1 Supported Bits 2 & 3 Reserved,RO,0b0001
Table 8-195: por_ccla_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_uniform1_0-0,[11:8],Version,0b0000: A Others: Reserved,RO,0b0000
Table 8-195: por_ccla_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RO,0b0000
Table 8-195: por_ccla_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RO,0b0000
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RO,0b0000
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RO,0b00
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RO,0b0001
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RO,0b0000
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RO,Configuration dependent
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RO,Configuration dependent
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RO,Configuration dependent
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RO,Configuration dependent
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00: False MTE not supported. 0b01: Reduced MTE transaction support. 0b10: Full MTE transaction support. 0b11: Reserved,RO,0b00
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00: False Persist CMO transactions not supported. 0b01: True Persist CMO transactions supported. Others: Reserved,RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RO,0b00
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RO,0b00
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RO,0b01
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[7:4],Reserved,Reserved,RO,0x0
Table 8-196: por_ccla_c2c_linkproperties_supported_rx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RO,0b0001
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RW,0b0000
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RW,0b00
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-197: por_ccla_c2c_linkproperties_advertised_rx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RO,0b0000
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RO,0b0001
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RO,0b0000
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RO,0b0001
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RO,0b00
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[7:4],Reserved,Reserved,RO,0x0
Table 8-198: por_ccla_c2c_linkproperties_informed_rx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RO,0b0000
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RO,0b0000
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RO,0b0001
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RO,0b0000
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RO,0b0001
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RO,0b00
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[7:4],Reserved,Reserved,RO,0x0
Table 8-199: por_ccla_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RO,0b0000
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RO,0b00
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RO,0b00
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RO,0b0001
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the transmitter chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RO,0b0000
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the transmitter chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RO,Configuration dependent
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the transmitter chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RO,Configuration dependent
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the transmitter chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RO,Configuration dependent
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the transmitter chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RO,Configuration dependent
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a transmitter: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a transmitter: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a transmitter: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a transmitter: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RO,0b00
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a transmitter: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a transmitter: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RO,0b00
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a transmitter: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a transmitter: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a transmitter: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RO,0b00
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a transmitter: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush by the interface as a transmitter for Immediate write or Atomics: 0b00 False Will not send Immediate writes or Atomics using WritePush. 0b01 True Can send Immediate or Atomics using WritePush. Others Reserved,RO,0b01
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[7:4],Reserved,Reserved,RO,0x0
Table 8-200: por_ccla_c2c_linkproperties_supported_tx1_0-0 attributes,por_ccla_c2c_linkproperties_supported_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a transmitter on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RO,0b0001
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RW,0b00
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RW,0b00
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the transmitter chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the transmitter chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the transmitter chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the transmitter chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the transmitter chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a transmitter: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a transmitter: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a transmitter: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a transmitter: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a transmitter: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a transmitter: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a transmitter: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a transmitter: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a transmitter: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a transmitter: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush by the interface as a transmitter for Immediate write or Atomics: 0b00 False Will not send Immediate writes or Atomics using WritePush. 0b01 True Can send Immediate or Atomics using WritePush. Others Reserved,RW,0b01
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-201: por_ccla_c2c_linkproperties_advertised_tx1_0-0 attributes,por_ccla_c2c_linkproperties_advertised_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a transmitter on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RO,0b0001
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the transmitter chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RO,0b0000
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the transmitter chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RO,0b0001
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the transmitter chip: 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the transmitter chip: 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the transmitter chip: 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a transmitter: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a transmitter: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a transmitter: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a transmitter: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a transmitter: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a transmitter: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a transmitter: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a transmitter: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a transmitter: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a transmitter: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush by the interface as a transmitter for Immediate write or Atomics: 0b00 False Will not send Immediate writes or Atomics using WritePush. 0b01 True Can send Immediate or Atomics using WritePush. Others Reserved,RO,0b00
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[7:4],Reserved,Reserved,RO,0x0
Table 8-202: por_ccla_c2c_linkproperties_informed_tx1_0-0 attributes,por_ccla_c2c_linkproperties_informed_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a transmitter on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RO,0b0000
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RO,0b0001
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the transmitter chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RO,0b0000
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the transmitter chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RO,0b0001
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the transmitter chip: 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the transmitter chip: 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the transmitter chip: 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a transmitter: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a transmitter: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a transmitter: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a transmitter: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a transmitter: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a transmitter: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a transmitter: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a transmitter: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a transmitter: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a transmitter: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush by the interface as a transmitter for Immediate write or Atomics: 0b00 False Will not send Immediate writes or Atomics using WritePush. 0b01 True Can send Immediate or Atomics using WritePush. Others Reserved,RO,0b00
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[7:4],Reserved,Reserved,RO,0x0
Table 8-203: por_ccla_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_ccla_c2c_linkproperties_negotiated_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a transmitter on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RO,0b0000
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[63:58],Reserved,Reserved ‑,RO,-
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[57:48],NumCrdtMisc,Max Number of Misc Credits allocated to this link end.,RW,0x0
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[47:44],Reserved3,Reserved,RW,0x0
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[43:32],NumCrdtDAT,Max Number of Data Credits allocated to this link end. dependent,RW,Configuration dependent
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[31:26],Reserved2,Reserved,RW,0x0
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[25:16],NumCrdtSNP,Max Number of Snoop Credits allocated to this link end. dependent,RW,Configuration dependent
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[15:10],Reserved,Reserved,RW,0x0
Table 8-204: por_ccla_c2c_logical_linkend_0-0_mc_credit1 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit1,[9:0],NumCrdtRSP,Max Number of Response Credits allocated to this link end. Num Crdt RSP[15:10],RW,0x100
Table 8-205: por_ccla_c2c_logical_linkend_0-0_mc_credit2 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit2,[63:13],Reserved,Reserved ‑,RO,-
Table 8-205: por_ccla_c2c_logical_linkend_0-0_mc_credit2 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit2,[12:0],NumCrdtREQ,Number of Total Request Credits allocated to this link end. Num Crdt REQ[15:13],RW,Configuration dependent
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[63:54],Reserved,Reserved,RO,-
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[53:48],NumCrdtRP3,Number REQ MC credits allocated to RP3. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[47:38],Reserved3,Reserved,RW,0x0
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[37:32],NumCrdtRP2,Number REQ MC credits allocated to RP2. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[31:22],Reserved2,Reserved,RW,0x0
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[21:16],NumCrdtRP1,Number REQ MC credits allocated to RP1. NumCrdtRP0[15:6] are reserved.,RW,0x1
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[15:6],Reserved,Reserved,RW,0x0
Table 8-206: por_ccla_c2c_logical_linkend_0-0_mc_credit3 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit3,[5:0],NumCrdtRP0,Number REQ MC credits allocated to RP0. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[63:54],Reserved,Reserved,RO,-
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[53:48],NumCrdtRP3,Number REQ MC credits allocated to RP3. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[47:38],Reserved3,Reserved,RW,0x0
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[37:32],NumCrdtRP2,Number REQ MC credits allocated to RP2. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[31:22],Reserved2,Reserved,RW,0x0
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[21:16],NumCrdtRP1,Number REQ MC credits allocated to RP1. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[15:6],Reserved,Reserved,RW,0x0
Table 8-207: por_ccla_c2c_logical_linkend_0-0_mc_credit4 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit4,[5:0],NumCrdtRP0,Number REQ MC credits allocated to RP0. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[63:58],Reserved,Reserved ‑,RO,-
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[57:48],NumCrdtDataDP1,Number REQ MC credits allocated to Data DP1. NumCrdtRP0[15:6] are,RW,0x1
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[47:42],Reserved3,Reserved,RW,0x0
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[41:32],NumCrdtDataDP0,Number REQ MC credits allocated to RP2. NumCrdtRP0[15:6] are reserved.,RW,0x1
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[31:26],Reserved2,Reserved,RW,0x0
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[25:16],NumCrdtDataSH,Number DAT MC credits allocated to Shared. NumCrdtRP0[15:6] are reserved. dependent,RW,Configuration dependent
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[15:10],Reserved,Reserved,RW,0x0
Table 8-208: por_ccla_c2c_logical_linkend_0-0_mc_credit5 attributes,por_ccla_c2c_logical_linkend_0-0_mc_credit5,[9:0],NumCrdtReqSH,Number REQ MC credits allocated to Shared. NumCrdtRP0[15:6] are reserved. dependent,RW,Configuration dependent
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[63:55],Reserved,Reserved ‑,RO,-
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[52],DE,Deferred Error recording,RO,0b1
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[51:50],Reserved,Reserved ‑,RO,-
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[48:32],Reserved,Reserved ‑,RO,-
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[31],FRX,Feature Register extension.,RO,0b1
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[30:22],Reserved,Reserved ‑,RO,-
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b10
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[15],RP,Repeat counter (valid only when por_ccla_errfr.CEC != 0b000.),RO,0b0
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[14:12],CEC,Standard corrected error counter,RO,0b000
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b00
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[3:2],Reserved,Reserved ‑,RO,-
Table 8-209: por_ccla_errfr attributes,por_ccla_errfr,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[63:11],Reserved,Reserved,RO,-
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_ccla_errfr.DUI,RW,0b0
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[9],Reserved,Reserved,RO,-
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_ccla_errfr.CFI,RW,0b0
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[7:4],Reserved,Reserved,RO,-
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in por_ccla_errfr.FI,RW,0b0
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_ccla_errfr.UI,RW,0b0
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[1],Reserved,Reserved,RO,-
Table 8-210: por_ccla_errctlr attributes,por_ccla_errctlr,[0],ED,Enables error detection as specified in por_ccla_errfr.ED,RW,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[63:32],Reserved,Reserved,RO,-
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[31],AV,Address register valid,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[30],V,Status register valid,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[29],UE,Uncorrected errors,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[28],ER,Error Reported,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[26],MV,por_ccla_errmisc<01> valid,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[25:24],CE,Corrected errors,W1C,0b00
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[23],DE,Deferred errors,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[22],PN,Poison,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[19:16],Reserved,Reserved,RO,-
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-211: por_ccla_errstatus attributes,por_ccla_errstatus,[7:0],SERR,0x00,W1C,0b0
Table 8-212: por_ccla_erraddr attributes,por_ccla_erraddr,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-212: por_ccla_erraddr attributes,por_ccla_erraddr,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-212: por_ccla_erraddr attributes,por_ccla_erraddr,[61:60],Reserved,Reserved,RO,-
Table 8-212: por_ccla_erraddr attributes,por_ccla_erraddr,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-212: por_ccla_erraddr attributes,por_ccla_erraddr,[58:52],Reserved,Reserved,RO,-
Table 8-212: por_ccla_erraddr attributes,por_ccla_erraddr,[51:0],ADDR,Transaction address,RW,0b0
Table 8-213: por_ccla_errmisc1 attributes,por_ccla_errmisc1,[63:57],Reserved,Reserved ‑,RO,-
Table 8-213: por_ccla_errmisc1 attributes,por_ccla_errmisc1,[56:48],ERRSET,RAM entry set address for parity error,RW,0b0
Table 8-213: por_ccla_errmisc1 attributes,por_ccla_errmisc1,[47:20],Reserved,Reserved ‑,RO,-
Table 8-213: por_ccla_errmisc1 attributes,por_ccla_errmisc1,[19:4],SRCID,Error source ID,RW,0b0
Table 8-213: por_ccla_errmisc1 attributes,por_ccla_errmisc1,[3:0],ERRSRC,Source of the parity error 0b0000 Read data buffer 0 0b0001 Read data buffer 1 0b0010 Write data buffer 0 0b0011 Write data buffer 1 0b0100 Passive Buffer 0b0101 CCLA Data RAM 0b0110 PortFwd Data RAM 0b0111 CXL Viral 0b1000 CXL.Mem Poison 0b1001 CXL.Cache Poison 0b1010 CHI NDE (CXL.MEM mode) 0b1011 Transaction timeout (CXL.MEM mode) 0b1100 HDM decoder error 0b1101 RA Transaction timeout 0b1110 HA HDM LUT Parity or ECC double bit 0b1111 Internal Datacheck error,RW,0b000
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[63:30],Reserved,Reserved,RO,-
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[28],NA,No access required.,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[27:13],Reserved,Reserved,RO,-
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[11],AV,Address syndrome.,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[10],PN,Poison flag,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[9],ER,Error reported flag,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[8],Reserved,Reserved,RO,-
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[7:6],CE,Corrected Error generation.,RO,0b00
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[5],DE,Deferred error generation.,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[4:3],Reserved,Reserved,RO,-
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[1],Reserved,Reserved,RO,-
Table 8-214: por_ccla_errpfgf attributes,por_ccla_errpfgf,[0],OF,Overflow flag.,RO,0b1
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[63:32],Reserved,Reserved,RO,-
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[30:13],Reserved,Reserved,RO,-
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[11],AV,Address syndrome.,RW,0b0
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[10],PN,Poison flag,RW,0b0
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[9],ER,Error reported flag,RW,0b0
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[8],Reserved,Reserved,RO,-
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[5],DE,Deferred error generation.,RW,0b0
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[4:3],Reserved,Reserved,RO,-
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[1],Reserved,Reserved,RO,-
Table 8-215: por_ccla_errpfgctl attributes,por_ccla_errpfgctl,[0],OF,Overflow flag.,RW,0b0
Table 8-216: por_ccla_errpfgcdn attributes,por_ccla_errpfgcdn,[63:32],Reserved,Reserved,RO,-
Table 8-216: por_ccla_errpfgcdn attributes,por_ccla_errpfgcdn,[31:0],CDN,Countdown value,RW,0b0
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[63:55],Reserved,Reserved ‑,RO,-
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[52],DE,Deferred Error recording,RO,0b1
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[51:50],Reserved,Reserved ‑,RO,-
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[48:32],Reserved,Reserved ‑,RO,-
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[31],FRX,Feature Register extension.,RO,0b1
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[30:22],Reserved,Reserved ‑,RO,-
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b10
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[15],RP,Repeat counter (valid only when por_ccla_errfr_NS.CEC != 0b000.),RO,0b0
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[14:12],CEC,Standard corrected error counter,RO,0b000
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b00
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[3:2],Reserved,Reserved ‑,RO,-
Table 8-217: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[63:11],Reserved,Reserved,RO,-
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_ccla_errfr_NS.DUI,RW,0b0
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[9],Reserved,Reserved,RO,-
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_ccla_errfr_NS.CFI,RW,0b0
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in por_ccla_errfr_NS.FI,RW,0b0
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_ccla_errfr_NS.UI,RW,0b0
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[1],Reserved,Reserved,RO,-
Table 8-218: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[0],ED,Enables error detection as specified in por_ccla_errfr_NS.ED,RW,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[31],AV,Address register valid,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[30],V,Status register valid,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[29],UE,Uncorrected errors,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[28],ER,Error Reported,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[26],MV,por_ccla_errmisc_NS<01> valid,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[25:24],CE,Corrected errors,W1C,0b00
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[23],DE,Deferred errors,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[22],PN,Poison,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[19:16],Reserved,Reserved,RO,-
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-219: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[7:0],SERR,0x00 No error,W1C,0b0
Table 8-220: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-220: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-220: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[61:60],Reserved,Reserved,RO,-
Table 8-220: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-220: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[58:52],Reserved,Reserved,RO,-
Table 8-220: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[51:0],ADDR,Transaction address,RW,0b0
Table 8-221: por_ccla_errmisc1_NS attributes,por_ccla_errmisc1_NS,[63:57],Reserved,Reserved ‑,RO,-
Table 8-221: por_ccla_errmisc1_NS attributes,por_ccla_errmisc1_NS,[56:48],ERRSET,RAM entry set address for parity error,RW,0b0
Table 8-221: por_ccla_errmisc1_NS attributes,por_ccla_errmisc1_NS,[47:20],Reserved,Reserved ‑,RO,-
Table 8-221: por_ccla_errmisc1_NS attributes,por_ccla_errmisc1_NS,[19:4],SRCID,Error source ID,RW,0b0
Table 8-221: por_ccla_errmisc1_NS attributes,por_ccla_errmisc1_NS,[3:0],ERRSRC,Source of the parity error 0b0000 Read data buffer 0 0b0001 Read data buffer 1 0b0010 Write data buffer 0 0b0011 Write data buffer 1 0b0100 Passive Buffer 0b0101 CCLA Data RAM 0b0110 PortFwd Data RAM 0b0111 CXL Viral 0b1000 CXL.Mem Poison 0b1001 CXL.Cache Poison 0b1010 CHI NDE (CXL.MEM mode) 0b1011 Transaction timeout (CXL.MEM mode) 0b1100 HDM decoder error 0b1101 RA Transaction timeout,RW,0b000
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[63:30],Reserved,Reserved,RO,-
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[28],NA,No access required.,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[27:13],Reserved,Reserved,RO,-
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[11],AV,Address syndrome.,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[10],PN,Poison flag,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[9],ER,Error reported flag,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[8],Reserved,Reserved,RO,-
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[7:6],CE,Corrected Error generation.,RO,0b00
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[5],DE,Deferred error generation.,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[4:3],Reserved,Reserved,RO,-
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[1],Reserved,Reserved,RO,-
Table 8-222: por_ccla_errpfgf_NS attributes,por_ccla_errpfgf_NS,[0],OF,Overflow flag.,RO,0b1
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[63:32],Reserved,Reserved,RO,-
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[30:13],Reserved,Reserved,RO,-
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[11],AV,Address syndrome.,RW,0b0
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[10],PN,Poison flag,RW,0b0
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[9],ER,Error reported flag,RW,0b0
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[8],Reserved,Reserved,RO,-
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[5],DE,Deferred error generation.,RW,0b0
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[4:3],Reserved,Reserved,RO,-
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[1],Reserved,Reserved,RO,-
Table 8-223: por_ccla_errpfgctl_NS attributes,por_ccla_errpfgctl_NS,[0],OF,Overflow flag.,RW,0b0
Table 8-224: por_ccla_errpfgcdn_NS attributes,por_ccla_errpfgcdn_NS,[63:32],Reserved,Reserved,RO,-
Table 8-224: por_ccla_errpfgcdn_NS attributes,por_ccla_errpfgcdn_NS,[31:0],CDN,Countdown value,RW,0b0
Table 8-225: por_ccla_errcapctl attributes,por_ccla_errcapctl,[63:2],Reserved,Reserved,RO,-
Table 8-225: por_ccla_errcapctl attributes,por_ccla_errcapctl,[1],secure_capture_control,Secure Capture Control 0b0 Transaction with secure PAS captured in root error record 0b1 Transaction with secure PAS captured in non-secure error record,RW,0b0
Table 8-225: por_ccla_errcapctl attributes,por_ccla_errcapctl,[0],realm_capture_control,Realm Capture Control 0b0 Transaction with realm PAS captured in root error record 0b1 Transaction with realm PAS captured in non-secure error record,RW,0b0
Table 8-226: por_ccla_errgsr attributes,por_ccla_errgsr,[63:2],Reserved,Reserved,RO,-
Table 8-226: por_ccla_errgsr attributes,por_ccla_errgsr,[1:0],status,"Read-only copy of {ERR<n>STATUS_NS.V, ERR<n>STATUS.V}",RO,0b0
Table 8-227: por_ccla_erriidr attributes,por_ccla_erriidr,[63:32],Reserved,Reserved,RO,-
Table 8-227: por_ccla_erriidr attributes,por_ccla_erriidr,[31:20],productID,Product Part number,RO,0x0
Table 8-227: por_ccla_erriidr attributes,por_ccla_erriidr,[19:16],variant,Component major revision,RO,0x0
Table 8-227: por_ccla_erriidr attributes,por_ccla_erriidr,[15:12],revision,Component minor revision,RO,0x0
Table 8-227: por_ccla_erriidr attributes,por_ccla_erriidr,[11:8],implementer_h,Implementer[10:7],RO,0x4
Table 8-227: por_ccla_erriidr attributes,por_ccla_erriidr,[7],Reserved,Reserved,RO,-
Table 8-227: por_ccla_erriidr attributes,por_ccla_erriidr,[6:0],implementer_l,Implementer[6:0],RO,0x3B
Table 8-228: por_ccla_errdevaff attributes,por_ccla_errdevaff,[63:0],devaff,Device affinity register,RO,0b0
Table 8-229: por_ccla_errdevarch attributes,por_ccla_errdevarch,[63:53],architect,Architect,RO,0x23B
Table 8-229: por_ccla_errdevarch attributes,por_ccla_errdevarch,[52],present,Present,RO,0b1
Table 8-229: por_ccla_errdevarch attributes,por_ccla_errdevarch,[51:48],archrevision,Architecture revision,RO,0b1
Table 8-229: por_ccla_errdevarch attributes,por_ccla_errdevarch,[47:44],archver,Architecture Version,RO,0x0
Table 8-229: por_ccla_errdevarch attributes,por_ccla_errdevarch,[43:32],archpart,Architecture Part,RO,0xA00
Table 8-229: por_ccla_errdevarch attributes,por_ccla_errdevarch,[31:0],Reserved,Reserved ‑,RO,-
Table 8-230: por_ccla_errdevid attributes,por_ccla_errdevid,[63:16],Reserved,Reserved,RO,-
Table 8-230: por_ccla_errdevid attributes,por_ccla_errdevid,[15:0],num,Number of error records,RO,0x2
Table 8-231: por_ccla_errpidr45 attributes,por_ccla_errpidr45,[63:8],Reserved,Reserved,RO,-
Table 8-231: por_ccla_errpidr45 attributes,por_ccla_errpidr45,[7:4],size,Size of the RAS component. 0x0 means 4K block,RO,0x0
Table 8-231: por_ccla_errpidr45 attributes,por_ccla_errpidr45,[3:0],des_2,Designer bit[10:7],RO,0x4
Table 8-232: por_ccla_errpidr01 attributes,por_ccla_errpidr01,[63:40],Reserved,Reserved,RO,-
Table 8-232: por_ccla_errpidr01 attributes,por_ccla_errpidr01,[39:36],des_0,Designer bit[3:0],RO,0xb
Table 8-232: por_ccla_errpidr01 attributes,por_ccla_errpidr01,[35:32],part_1,Product ID Part 1,RO,0x0
Table 8-232: por_ccla_errpidr01 attributes,por_ccla_errpidr01,[31:8],Reserved,Reserved,RO,-
Table 8-232: por_ccla_errpidr01 attributes,por_ccla_errpidr01,[7:0],part_0,Product ID Part 0,RO,0x0
Table 8-233: por_ccla_errpidr23 attributes,por_ccla_errpidr23,[63:4],Reserved,Reserved,RO,-
Table 8-233: por_ccla_errpidr23 attributes,por_ccla_errpidr23,[3],jedec,JEDEC-assigned JEP106 implementer code is used.,RO,0b1
Table 8-233: por_ccla_errpidr23 attributes,por_ccla_errpidr23,[2:0],des_1,Designer bit[6:4],RO,0x3
Table 8-234: por_ccla_errcidr01 attributes,por_ccla_errcidr01,[63:40],Reserved,Reserved,RO,-
Table 8-234: por_ccla_errcidr01 attributes,por_ccla_errcidr01,[39:36],comp_class,Component Class,RO,0xF
Table 8-234: por_ccla_errcidr01 attributes,por_ccla_errcidr01,[35:32],prmbl_1,PRMBL_1,RO,0x0
Table 8-234: por_ccla_errcidr01 attributes,por_ccla_errcidr01,[31:8],Reserved,Reserved,RO,-
Table 8-234: por_ccla_errcidr01 attributes,por_ccla_errcidr01,[7:0],prmbl_0,PRMBL_0,RO,0xD
Table 8-235: por_ccla_errcidr23 attributes,por_ccla_errcidr23,[63:40],Reserved,Reserved,RO,-
Table 8-235: por_ccla_errcidr23 attributes,por_ccla_errcidr23,[39:32],prmbl_3,PRMBL_3,RO,0xB1
Table 8-235: por_ccla_errcidr23 attributes,por_ccla_errcidr23,[31:8],Reserved,Reserved,RO,-
Table 8-235: por_ccla_errcidr23 attributes,por_ccla_errcidr23,[7:0],prmbl_2,PRMBL_2,RO,0x5
Table 8-236: por_ccg_multi_mesh_chn_ctrl attributes,por_ccg_multi_mesh_chn_ctrl,[63:1],Reserved,Reserved,RO,-
Table 8-236: por_ccg_multi_mesh_chn_ctrl attributes,por_ccg_multi_mesh_chn_ctrl,[0],multi_mesh_chn_sel_programmed,Indicates that multi CHI VC channel configured for all the targets specified in the channel select registers.,RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[63],multi_mesh_chn_sel_reg_#{index}_valid,Indicates that multi mesh CHI VC channel configured for the targets specified in this register.,RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[62],Reserved,Reserved,RO,-
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[61:60],cal_dev_chn_map_sel_#{(4*index)+3},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[59:49],tgtid_#{(4*index)+3},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[48],mesh_channel_sel_#{(4*index)+3},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[47:46],Reserved,Reserved,RO,-
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[45:44],cal_dev_chn_map_sel_#{(4*index)+2},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[43:33],tgtid_#{(4*index)+2},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[32],mesh_channel_sel_#{(4*index)+2},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[31:30],Reserved,Reserved,RO,-
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[29:28],cal_dev_chn_map_sel_#{(4*index)+1},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[27:17],tgtid_#{(4*index)+1},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[16],mesh_channel_sel_#{(4*index)+1},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[15:14],Reserved,Reserved,RO,-
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[13:12],cal_dev_chn_map_sel_#{4*index},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[11:1],tgtid_#{4*index},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-237: por_ccg_multi_mesh_chn_sel_0-15 attributes,por_ccg_multi_mesh_chn_sel_0-15,[0],mesh_channel_sel_#{4*index},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-239: por_cfgm_node_info attributes,por_cfgm_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-239: por_cfgm_node_info attributes,por_cfgm_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-239: por_cfgm_node_info attributes,por_cfgm_node_info,[31:16],node_id,Component CHI node ID,RO,0x00
Table 8-239: por_cfgm_node_info attributes,por_cfgm_node_info,[15:0],node_type,CMN node type identifier,RO,0x0002
Table 8-240: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[63:40],Reserved,Reserved ‑,RO,-
Table 8-240: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[39:32],periph_id_1,Peripheral ID 1,RO,0b10110100
Table 8-240: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[31:8],Reserved,Reserved ‑,RO,-
Table 8-240: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[7:0],periph_id_0,Peripheral ID 0,RO,0x3E
Table 8-241: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[63:40],Reserved,Reserved ‑,RO,-
Table 8-241: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[39:32],periph_id_3,Peripheral ID 3,RO,0b0
Table 8-241: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[31:8],Reserved,Reserved ‑,RO,-
Table 8-241: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[7:0],periph_id_2,Peripheral ID 2[7:4] indicates revision:,RO,0x3B
Table 8-242: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[63:40],Reserved,Reserved ‑,RO,-
Table 8-242: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[39:32],periph_id_5,Peripheral ID 5,RO,0b0
Table 8-242: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[31:8],Reserved,Reserved ‑,RO,-
Table 8-242: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[7:0],periph_id_4,Peripheral ID 4,RO,0b11000100
Table 8-243: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[63:40],Reserved,Reserved,RO,-
Table 8-243: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[39:32],periph_id_7,Peripheral ID 7,RO,0b0
Table 8-243: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[31:8],Reserved,Reserved,RO,-
Table 8-243: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[7:0],periph_id_6,Peripheral ID 6,RO,0b0
Table 8-244: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[63:40],Reserved,Reserved ‑,RO,-
Table 8-244: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[39:32],component_id_1,Component ID 1,RO,0b11110000
Table 8-244: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[31:8],Reserved,Reserved ‑,RO,-
Table 8-244: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[7:0],component_id_0,Component ID 0,RO,0b00001101
Table 8-245: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[63:40],Reserved,Reserved ‑,RO,-
Table 8-245: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[39:32],component_id_3,Component ID 3,RO,0b10110001
Table 8-245: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[31:8],Reserved,Reserved ‑,RO,-
Table 8-245: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[7:0],component_id_2,Component ID 2,RO,0b00000101
Table 8-246: por_cfgm_child_info attributes,por_cfgm_child_info,[63:32],Reserved,Reserved ‑,RO,-
Table 8-246: por_cfgm_child_info attributes,por_cfgm_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x100
Table 8-246: por_cfgm_child_info attributes,por_cfgm_child_info,[15:0],child_count,Number of child nodes; used in discovery process dependent,RO,Configuration dependent
Table 8-247: por_cfgm_secure_access attributes,por_cfgm_secure_access,[63:2],Reserved,Reserved,RO,-
Table 8-247: por_cfgm_secure_access attributes,por_cfgm_secure_access,[1:0],configure_secure_access,Secure access mode 0b00 Default operation 0b01 Allows non-secure access to secure registers 0b10 Allows secure access only to any configuration register regardless of its security status 0b11 Undefined behavior,RW,0b0
Table 8-248: por_cfgm_rcr attributes,por_cfgm_rcr,[63:3],Reserved,Reserved,RO,-
Table 8-248: por_cfgm_rcr attributes,por_cfgm_rcr,[2],mpam,Allows Root override of the MPAM registers,RW,0b0
Table 8-248: por_cfgm_rcr attributes,por_cfgm_rcr,[1],ppu,Allows Root override of the PPU registers,RW,0b0
Table 8-248: por_cfgm_rcr attributes,por_cfgm_rcr,[0],ras,Allows Root override of the RAS registers,RW,0b0
Table 8-249: por_cfgm_scr attributes,por_cfgm_scr,[63:3],Reserved,Reserved,RO,-
Table 8-249: por_cfgm_scr attributes,por_cfgm_scr,[2],mpam,Allows Secure override of the MPAM registers,RW,0b0
Table 8-249: por_cfgm_scr attributes,por_cfgm_scr,[1],ppu,Allows Secure override of the PPU registers,RW,0b0
Table 8-249: por_cfgm_scr attributes,por_cfgm_scr,[0],ras,Allows Secure override of the RAS registers,RW,0b0
Table 8-250: por_cfgm_ras_mode attributes,por_cfgm_ras_mode,[63:1],Reserved,Reserved,RO,-
Table 8-250: por_cfgm_ras_mode attributes,por_cfgm_ras_mode,[0],ras_2_0_en,RAS 2.0 enable,RW,0b0
Table 8-251: por_errfr_0-671%56_sra_0-671/56 attributes,por_errfr_0-671%56_sra_0-671/56,[63:4],Reserved,Reserved,RO,-
Table 8-251: por_errfr_0-671%56_sra_0-671/56 attributes,por_errfr_0-671%56_sra_0-671/56,[3:2],ERT,Error record type 0b01 Error record <n> is a proxy for a RAS agent.,RO,0b01
Table 8-251: por_errfr_0-671%56_sra_0-671/56 attributes,por_errfr_0-671%56_sra_0-671/56,[1:0],ED,Error reporting and logging control 0b11 Error record <n> is not a true error record.,RO,0b11
Table 8-252: por_errstatus_0-671%56_sra_0-671/56 attributes,por_errstatus_0-671%56_sra_0-671/56,[63:31],Reserved,Reserved,RO,-
Table 8-252: por_errstatus_0-671%56_sra_0-671/56 attributes,por_errstatus_0-671%56_sra_0-671/56,[30],V,RAS agent sticky valid status. 0b0 RAS agent error status has not been asserted. 0b1 RAS agent error status asserted.,W1C,0b0
Table 8-252: por_errstatus_0-671%56_sra_0-671/56 attributes,por_errstatus_0-671%56_sra_0-671/56,[29],ERI,Error Recovery Interrupt sticky status. 0b0 RAS agent error recovery interrupt has not been asserted. 0b1 RAS agent error recovery interrupt asserted.,W1C,0b0
Table 8-252: por_errstatus_0-671%56_sra_0-671/56 attributes,por_errstatus_0-671%56_sra_0-671/56,[28:25],Reserved,Reserved,RO,-
Table 8-252: por_errstatus_0-671%56_sra_0-671/56 attributes,por_errstatus_0-671%56_sra_0-671/56,[24],FHI,Fault Handling Interrupt sticky status. 0b0 RAS agent fault handling interrupt has not been asserted. 0b1 RAS agent fault handling interrupt asserted.,W1C,0b0
Table 8-252: por_errstatus_0-671%56_sra_0-671/56 attributes,por_errstatus_0-671%56_sra_0-671/56,[23:0],Reserved,Reserved,RO,-
Table 8-253: por_errgsr_sra_0-11 attributes,por_errgsr_sra_0-11,[63:56],Reserved,Reserved,RO,-
Table 8-253: por_errgsr_sra_0-11 attributes,por_errgsr_sra_0-11,[55:0],status,Read-only copy of ERRSTATUS_<N>.V,RO,0b0
Table 8-254: por_erriidr_sra_0-11 attributes,por_erriidr_sra_0-11,[63:32],Reserved,Reserved,RO,-
Table 8-254: por_erriidr_sra_0-11 attributes,por_erriidr_sra_0-11,[31:20],productID,Product Part number,RO,0x0
Table 8-254: por_erriidr_sra_0-11 attributes,por_erriidr_sra_0-11,[19:16],variant,Component major revision,RO,0x0
Table 8-254: por_erriidr_sra_0-11 attributes,por_erriidr_sra_0-11,[15:12],revision,Component minor revision,RO,0x0
Table 8-254: por_erriidr_sra_0-11 attributes,por_erriidr_sra_0-11,[11:8],implementer_h,Implementer[10:7],RO,0x4
Table 8-254: por_erriidr_sra_0-11 attributes,por_erriidr_sra_0-11,[7],Reserved,Reserved,RO,-
Table 8-254: por_erriidr_sra_0-11 attributes,por_erriidr_sra_0-11,[6:0],implementer_l,Implementer[6:0],RO,0x3B
Table 8-255: por_errdevaff_sra_0-11 attributes,por_errdevaff_sra_0-11,[63:0],devaff,Device affinity register,RO,0b0
Table 8-256: por_errdevarch_sra_0-11 attributes,por_errdevarch_sra_0-11,[63:53],architect,Architect,RO,0x23B
Table 8-256: por_errdevarch_sra_0-11 attributes,por_errdevarch_sra_0-11,[52],present,Present,RO,0b1
Table 8-256: por_errdevarch_sra_0-11 attributes,por_errdevarch_sra_0-11,[51:48],archrevision,Architecture revision,RO,0b1
Table 8-256: por_errdevarch_sra_0-11 attributes,por_errdevarch_sra_0-11,[47:44],archver,Architecture Version,RO,0x0
Table 8-256: por_errdevarch_sra_0-11 attributes,por_errdevarch_sra_0-11,[43:32],archpart,Architecture Part,RO,0xA00
Table 8-256: por_errdevarch_sra_0-11 attributes,por_errdevarch_sra_0-11,[31:0],Reserved,Reserved ‑,RO,-
Table 8-257: por_errdevid_sra_0-11 attributes,por_errdevid_sra_0-11,[63:16],Reserved,Reserved,RO,-
Table 8-257: por_errdevid_sra_0-11 attributes,por_errdevid_sra_0-11,[15:0],num,Number of error records,RO,0x2
Table 8-258: por_errpidr45_sra_0-11 attributes,por_errpidr45_sra_0-11,[63:8],Reserved,Reserved,RO,-
Table 8-258: por_errpidr45_sra_0-11 attributes,por_errpidr45_sra_0-11,[7:4],size,Size of the RAS component. 0x0 means 4K block,RO,0x0
Table 8-258: por_errpidr45_sra_0-11 attributes,por_errpidr45_sra_0-11,[3:0],des_2,Designer bit[10:7],RO,0x4
Table 8-259: por_errpidr01_sra_0-11 attributes,por_errpidr01_sra_0-11,[63:40],Reserved,Reserved,RO,-
Table 8-259: por_errpidr01_sra_0-11 attributes,por_errpidr01_sra_0-11,[39:36],des_0,Designer bit[3:0],RO,0xb
Table 8-259: por_errpidr01_sra_0-11 attributes,por_errpidr01_sra_0-11,[35:32],part_1,Product ID Part 1,RO,0x0
Table 8-259: por_errpidr01_sra_0-11 attributes,por_errpidr01_sra_0-11,[31:8],Reserved,Reserved,RO,-
Table 8-259: por_errpidr01_sra_0-11 attributes,por_errpidr01_sra_0-11,[7:0],part_0,Product ID Part 0,RO,0x0
Table 8-260: por_errpidr23_sra_0-11 attributes,por_errpidr23_sra_0-11,[63:4],Reserved,Reserved,RO,-
Table 8-260: por_errpidr23_sra_0-11 attributes,por_errpidr23_sra_0-11,[3],jedec,JEDEC-assigned JEP106 implementer code is used.,RO,0b1
Table 8-260: por_errpidr23_sra_0-11 attributes,por_errpidr23_sra_0-11,[2:0],des_1,Designer bit[6:4],RO,0x3
Table 8-261: por_errcidr01_sra_0-11 attributes,por_errcidr01_sra_0-11,[63:40],Reserved,Reserved,RO,-
Table 8-261: por_errcidr01_sra_0-11 attributes,por_errcidr01_sra_0-11,[39:36],comp_class,Component Class,RO,0xF
Table 8-261: por_errcidr01_sra_0-11 attributes,por_errcidr01_sra_0-11,[35:32],prmbl_1,PRMBL_1,RO,0x0
Table 8-261: por_errcidr01_sra_0-11 attributes,por_errcidr01_sra_0-11,[31:8],Reserved,Reserved,RO,-
Table 8-261: por_errcidr01_sra_0-11 attributes,por_errcidr01_sra_0-11,[7:0],prmbl_0,PRMBL_0,RO,0xD
Table 8-262: por_errcidr23_sra_0-11 attributes,por_errcidr23_sra_0-11,[63:40],Reserved,Reserved,RO,-
Table 8-262: por_errcidr23_sra_0-11 attributes,por_errcidr23_sra_0-11,[39:32],prmbl_3,PRMBL_3,RO,0xB1
Table 8-262: por_errcidr23_sra_0-11 attributes,por_errcidr23_sra_0-11,[31:8],Reserved,Reserved,RO,-
Table 8-262: por_errcidr23_sra_0-11 attributes,por_errcidr23_sra_0-11,[7:0],prmbl_2,PRMBL_2,RO,0x5
Table 8-263: por_info_global attributes,por_info_global,[63:60],Reserved,Reserved ‑,RO,-
Table 8-263: por_info_global attributes,por_info_global,[59],mxp_multiple_dtm_en,Multiple DTMs feature enable. This is used if number of device ports on the XP is > 2 dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[58:56],chix_ver,CHIX Version Parameter: 2 -> CHIB 3 -> CHIC 4 -> CHID 5 -> CHIE,RO,0x4
Table 8-263: por_info_global attributes,por_info_global,[55],portfwd_en,CCIX Port to Port Forwarding feature enable dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[54:50],xy_override_cnt,Number of Src-Tgt pairs whose XY route path can be overriden dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[49],mpam_en,MPAM enable dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[48],r2_enable,CMN R2 feature enable,RO,0x0
Table 8-263: por_info_global attributes,por_info_global,[47],meta_data_en,Meta Data Preservation mode enable,RO,0x0
Table 8-263: por_info_global attributes,por_info_global,[46:45],Reserved,Reserved ‑,RO,-
Table 8-263: por_info_global attributes,por_info_global,[44],device_iso_enable,Disables smxp device ports dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[43:36],rnsam_num_add_hashed_tgt,"Number of additional hashed target ID’s supported by the RN SAM, beyond the local HNF count dependent",RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[35:26],num_remote_rnf,Number of remote RN-F devices in the system when the CML feature is enabled dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[25],flit_parity_en,Indicates whether parity checking is enabled in the transport layer on all flits sent on the interconnect dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[24],datacheck_en,Indicates whether datacheck feature is enabled for CHI DAT flit dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[23:16],physical_address_width,Physical address width dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[15:8],chi_req_addr_width,REQ address width dependent,RO,Configuration dependent
Table 8-263: por_info_global attributes,por_info_global,[7:0],chi_req_rsvdc_width,RSVDC field width in CHI REQ flit dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[63:58],Reserved,Reserved ‑,RO,-
Table 8-264: por_info_global_1 attributes,por_info_global_1,[57],mxp_rnf_ccs_rsl_en,Add register slice on output of CCS for interface to MXP and CAL RN- F dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[56:55],dmc_size,DMC address space dependent 0b00 1MB; 0b01 4MB; 0b10 16MB; 0b11 64MB.,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[54:53],dsu_size,DSU address space. dependent 0b00 1MB; 0b01 4MB; 0b10 16MB; 0b11 64MB.,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[52:51],mxp_axu_size,MXP AXU address space. dependent 0b00 1MB; 0b01 4MB; 0b10 16MB; 0b11 64MB.,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[50:45],num_excl_chips,Number of SMP chips doing exclusives dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[44:37],max_excl_all_chips,Maximum of the number of RNFs doing exclusives across all chips dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[36:35],pub_num_rp,Enable IO HUB mesh dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[34],iohub_enable,Enable IO HUB mesh dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[33:32],chi_mecid_width,Width of CHI MECID field dependent 0b00 Disabled 0b01 12 bits 0b10 16 bits,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[31],chi_mpam_12_1_support,"CHI-G MPAM support property dependent 0b0 MPAM_9_1 mode (PARTID width is 9 bits, PMG width is 1 bit) 0b1 MPAM_12_1 mode (PARTID width is 12 bits, PMG width is 1 bit)",RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[30],mxp_axu_enable,MXP AXU interface Enable dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[29],rnsam_compact_hn_tables_enable,RNSAM Compact HN Tables Enable dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[28],mxp_dat_wh_route_enable,Worm Hole Routing Enable for MXP DAT channel dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[27],rsvdc_strongnc_enable,RSVDC StrongNC Mode Enable dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[26],mcs_pub_rsl_enable,Register Slice enable for MCS PUB outputs dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[25],chi_mte_enable,CHI MTE Feature Enable dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[24:22],rxbuf_num_entries_mcs,RX Buffer Entries at upload interface of MCSX/MCSY dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[21:19],rsvdc_pbha_width,RSVDC PBHA Field Width,RO,0x2
Table 8-264: por_info_global_1 attributes,por_info_global_1,[18],rsvdc_pbha_en,RSVDC PBHA Mode Enable,RO,0x0
Table 8-264: por_info_global_1 attributes,por_info_global_1,[17:15],rsvdc_lb_width,RSVDC Loop Back Field Width dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[14],rsvdc_lb_en,RSVDC Loop Back Mode Enable,RO,0x0
Table 8-264: por_info_global_1 attributes,por_info_global_1,[13],pbha_en,PBHA Mode Enable,RO,0x0
Table 8-264: por_info_global_1 attributes,por_info_global_1,[12],mesh2x_def_sel,Default ping-pong scheme selection for TGTID Lookup in 2xMESH dependent,RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[11:9],rsp_vc_num,"Number of additional RSP channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[8:6],dat_vc_num,"Number of additional DAT channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[5:3],snp_vc_num,"Number of additional SNP channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 8-264: por_info_global_1 attributes,por_info_global_1,[2:0],req_vc_num,"Number of additional REQ channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 8-265: por_ppu_qactive_hyst attributes,por_ppu_qactive_hyst,[63:16],Reserved,Reserved ‑,RO,-
Table 8-265: por_ppu_qactive_hyst attributes,por_ppu_qactive_hyst,[15:0],hnf_ppu_qact_hyst,QACTIVE hysteresis,RW,0x10
Table 8-266: por_ppu_int_enable0-15 attributes,por_ppu_int_enable0-15,[63:0],hnf_ppu_enable#{index},Interrupt mask,RW,0b0
Table 8-267: por_ppu_int_status0-15 attributes,por_ppu_int_status0-15,[63:0],hnf_ppu_status#{index},Interrupt status,W1C,0b0
Table 8-268: por_mpam_s_err_int_status0-15 attributes,por_mpam_s_err_int_status0-15,[63:0],hnf_mpam_s_err_int_status#{index},MPAM S Interrupt status,W1C,0b0
Table 8-269: por_mpam_ns_err_int_status0-15 attributes,por_mpam_ns_err_int_status0-15,[63:0],hnf_mpam_ns_err_int_status#{index},MPAM NS Interrupt status,W1C,0b0
Table 8-270: por_mpam_rt_err_int_status0-15 attributes,por_mpam_rt_err_int_status0-15,[63:0],hnf_mpam_rt_err_int_status#{index},MPAM RT Interrupt status,W1C,0b0
Table 8-271: por_mpam_rl_err_int_status0-15 attributes,por_mpam_rl_err_int_status0-15,[63:0],hnf_mpam_rl_err_int_status#{index},MPAM RL Interrupt status,W1C,0b0
Table 8-272: por_cfgm_child_pointer_0-255 attributes,por_cfgm_child_pointer_0-255,[63:32],Reserved,Reserved,RO,-
Table 8-272: por_cfgm_child_pointer_0-255 attributes,por_cfgm_child_pointer_0-255,[31:0],relative_address,Bit 31: External or internal child node 0b1 Indicates child pointer points to a configuration node that is external to CMN 0b0 Indicates child pointer points to a configuration node that is internal to CMN Bits [30]: Set to 0b0 Bits [29:0]: Child node address offset relative to PERIPHBASE,RO,0b0
Table 8-274: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[63:50],Reserved,Reserved ‑,RO,-
Table 8-274: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[49:40],mem_data_credits,Credits to advertise for Mem Data channel at init dependent,RW,Configuration dependent
Table 8-274: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[39:30],mem_req_rsp_credits,Credits to advertise for Mem Request or Response channel at init dependent,RW,Configuration dependent
Table 8-274: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[29:20],cache_data_credits,Credits to advertise for Cache Data channel at init,RW,0x100
Table 8-274: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[19:10],cache_rsp_credits,Credits to advertise for Cache Response channel at init,RW,0x0
Table 8-274: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[9:0],cache_req_credits,Credits to advertise for Cache Request channel at init dependent,RW,Configuration dependent
Table 8-275: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[63:50],Reserved,Reserved,RO,-
Table 8-275: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits to be returned,RO,0b0
Table 8-275: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits to be returned,RO,0b0
Table 8-275: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits to be returned,RO,0b0
Table 8-275: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits to be returned,RO,0b0
Table 8-275: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits to be returned,RO,0b0
Table 8-276: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[63:50],Reserved,Reserved,RO,-
Table 8-276: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits for TX,RO,0b0
Table 8-276: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits for TX,RO,0b0
Table 8-276: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits for TX,RO,0b0
Table 8-276: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits for TX,RO,0b0
Table 8-276: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits for TX,RO,0b0
Table 8-277: por_cxlapb_cxl_security_policy attributes,por_cxlapb_cxl_security_policy,[63:2],Reserved,Reserved,RO,-
Table 8-277: por_cxlapb_cxl_security_policy attributes,por_cxlapb_cxl_security_policy,[1:0],Device_Trust_Level,0 –> Trusted CXL Device. At this setting a CXL Device will be able to get access on CXL.cache for both host-attached and device attached memory ranges. The Host can still protect security sensitive memory regions. ’1 –> Trusted for Device Attached Memory Range Only. At this setting a CXL Device will be able to get access on CXL.cache for device attached memory ranges only. Requests on CXL.cache for host-attached memory ranges will be aborted by the Host. ’2 –> Untrusted CXL Device. At this setting all requests on CXL.cache will be aborted by the Host. Please note that these settings only apply to requests on CXL.cache. The device can still source requests on CXL.io regardless of these settings. Protection on CXL.io will be implemented using IOMMU based page tables. Default value of this field is 2.,RW,0x2
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[31:21],Reserved,Reserved,RO,-
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[20],MemData_NXM_Capable,"If set, the component supports MemData-NXM opcode. If cleared, the component does not support MemData-NXM opcode. All 256B Flit mode- capable components shall set this bit to 1.",RO,0b1
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[19:16],UIO_Capabale_decoder_count,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x0
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[15:14],Reserved,Reserved,RO,-
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[13],UIO_Capable,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x0
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[12],Interleave_capability_16,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x1
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[11],Interleave_capability_3_6_12_way,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x1
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[10],Poison_On_Decode_Err,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios.,RO,0x1
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[9],Interleave_Support_14,If set the component supports interleaving based on Address bit 14 Address bit 13 and Address bit 12. Root ports and switches shall always set this bit indicating support for interleaving based on Address bits 14-12.,RO,0x0
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[8],Interleave_Support_11,If set the component supports interleaving based on Address bit 11 Address bit 10 Address bit 9 and Address bit 8. Root Ports and Upstream Switch Ports shall always set this bit indicating support for interleaving based on Address bit 11-8.,RO,0x0
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[7:4],Target_Count,"The number of target ports each decoder supports (applicable to Upstream Switch Port and Root Port only). Maximum of 8. 1: 1 target port, 2: 2 target ports, 4: 4 target ports, 8: 8 target ports, All other values are reserved",RO,0x1
Table 8-278: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[3:0],Decoder_Count,"Reports the number of memory address decoders implemented by the component. 0: 1 Decoder, 1: 2 Decoders, 2: 4 Decoders, 3: 6 Decoders, 4: 8 Decoders, 5: 10 Decoders, All other values are reserved",RO,0x4
Table 8-279: por_cxlapb_cxl_hdm_decoder_global_control attributes,por_cxlapb_cxl_hdm_decoder_global_control,[31:2],Reserved,Reserved,RO,-
Table 8-279: por_cxlapb_cxl_hdm_decoder_global_control attributes,por_cxlapb_cxl_hdm_decoder_global_control,[1],HDM_Decoder_Enable,This bit is only applicable to CXL.mem devices and shall return 0 on Root Ports and Upstream Switch Ports. When this bit is set device shall use HDM decoders to decode CXL.mem transactions and not use HDM Base registers in DVSEC ID 0. Root Ports and Upstream Switch Ports always use HDM Decoders to decode CXL.mem transactions.,RW,0x0
Table 8-279: por_cxlapb_cxl_hdm_decoder_global_control attributes,por_cxlapb_cxl_hdm_decoder_global_control,[0],Poison_On_Decode_Err,This bit is RO and is hard-wired to 0 if Poison On Decode Error Capability=0. If set the component returns poison on read access to addresses that are not positively decoded by the component. If clear the component returns all 1s data without a poison under such scenarios.,RW,0x0
Table 8-280: por_cxlapb_cxl_hdm_decoder_0-7_base_low attributes,por_cxlapb_cxl_hdm_decoder_0-7_base_low,[31:28],Memory_Base_Low_#{index},Corresponds to bits 31:28 of the base of the address range managed by decoder 0,RWL,0x0
Table 8-280: por_cxlapb_cxl_hdm_decoder_0-7_base_low attributes,por_cxlapb_cxl_hdm_decoder_0-7_base_low,[27:0],Reserved,Reserved,RO,-
Table 8-281: por_cxlapb_cxl_hdm_decoder_0-7_base_high attributes,por_cxlapb_cxl_hdm_decoder_0-7_base_high,[31:0],Memory_Base_High_#{index},Corresponds to bits 63:32 of the base of the address range managed by decoder 0.,RWL,0x0
Table 8-282: por_cxlapb_cxl_hdm_decoder_0-7_size_low attributes,por_cxlapb_cxl_hdm_decoder_0-7_size_low,[31:28],Memory_Size_Low_#{index},Corresponds to bits 31:28 of the size of the address range managed by decoder 0,RWL,0x0
Table 8-282: por_cxlapb_cxl_hdm_decoder_0-7_size_low attributes,por_cxlapb_cxl_hdm_decoder_0-7_size_low,[27:0],Reserved,Reserved,RO,-
Table 8-283: por_cxlapb_cxl_hdm_decoder_0-7_size_high attributes,por_cxlapb_cxl_hdm_decoder_0-7_size_high,[31:0],Memory_Size_High_#{index},Corresponds to bits 63:32 of the size of address range managed by decoder 0.,RWL,0x0
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[31:13],Reserved,Reserved,RO,-
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[12],Target_Device_Type_#{index},0 Target is a CXL Type 2 Device 1 Target is a CXL Type 3 Device,RWL,0x0
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[11],Err_Not_Committed_#{index},Indicates the decode programming had an error and decoder is not active.,RWL,0x0
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[10],Committed_#{index},Indicates the decoder is active,RWL,0x0
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[9],Commit_#{index},Software sets this to 1 to commit this decoder,RWL,0x0
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[8],Lock_On_Commit_#{index},If set all RWL fields in Decoder 0 registers will become read only when Committed changes to 1.,RWL,0x0
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[7:4],Interleave_Ways_#{index},The number of targets across which this memory range is interleaved. 0 1 way 1 2 way 2 4 way 3 8 way Others All reserved,RWL,0x0
Table 8-284: por_cxlapb_cxl_hdm_decoder_0-7_control attributes,por_cxlapb_cxl_hdm_decoder_0-7_control,[3:0],Interleave_granularity_#{index},The number of consecutive bytes that are assigned to each target in the Target List. 0 256 Bytes 1 512 Bytes 2 1024 Bytes (1KB) 3 2048 Bytes (2KB) 4 4096 Bytes (4KB) 5 8192 Bytes (8KB) 4 16384 Bytes (16KB),RWL,0x0
Table 8-285: por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_low attributes,por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_low,[31:28],DPA_Skip_Low_#{index},Corresponds to bits 31:28 of the DPA Skip length which when non-zero specifies a length of DPA space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this decoder.,RWL,0x0
Table 8-285: por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_low attributes,por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_low,[27:0],Reserved,Reserved,RO,-
Table 8-286: por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_high attributes,por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_high,[63:32],Reserved,Reserved,RO,-
Table 8-286: por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_high attributes,por_cxlapb_cxl_hdm_decoder_0-7_dpa_skip_high,[31:0],DPA_Skip_High_#{index},Corresponds to bits 63:32 of the DPA Skip length which when non-zero specifies a length of DPA space that is skipped unmapped by any decoder prior to the HPA to DPA mapping provided by this decoder.,RWL,0x0
Table 8-287: por_cxlapb_snoop_filter_group_id attributes,por_cxlapb_snoop_filter_group_id,[31:16],Reserved,Reserved,RO,-
Table 8-287: por_cxlapb_snoop_filter_group_id attributes,por_cxlapb_snoop_filter_group_id,[15:0],Group_ID,Uniquely identifies a snoop filter instance that is used to track CXL.cache devices below this Port. All,RO,0x0
Table 8-288: por_cxlapb_snoop_filter_effective_size attributes,por_cxlapb_snoop_filter_effective_size,[31:0],Capacity,Effective Snoop Filter Capacity representing the size of cache that can be effectively tracked by the Snoop,RO,0x0
Table 8-289: por_cxlapb_dvsec_cxl_range_1_base_high attributes,por_cxlapb_dvsec_cxl_range_1_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 1 base in the host address space. Locked by,RWL,0x0
Table 8-290: por_cxlapb_dvsec_cxl_range_1_base_low attributes,por_cxlapb_dvsec_cxl_range_1_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 1 base in the host address space. Locked by,RWL,0x0
Table 8-290: por_cxlapb_dvsec_cxl_range_1_base_low attributes,por_cxlapb_dvsec_cxl_range_1_base_low,[27:0],Reserved,Reserved,RO,-
Table 8-291: por_cxlapb_dvsec_cxl_range_2_base_high attributes,por_cxlapb_dvsec_cxl_range_2_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 2 base in the host address space. Locked by,RWL,0x0
Table 8-292: por_cxlapb_dvsec_cxl_range_2_base_low attributes,por_cxlapb_dvsec_cxl_range_2_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 2 base in the host address space. Locked by,RWL,0x0
Table 8-292: por_cxlapb_dvsec_cxl_range_2_base_low attributes,por_cxlapb_dvsec_cxl_range_2_base_low,[27:0],Reserved,Reserved,RO,-
Table 8-293: por_cxlapb_dvsec_cxl_range_1_size_high attributes,por_cxlapb_dvsec_cxl_range_1_size_high,[31:0],Memory_Size_High,Corresponds to bits 63:32 of CXL Range 1 memory size.,RO,0x0
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[31:28],Memory_Size_Low,Corresponds to bits 31:28 of CXL Range 1 memory size.,RO,0x0
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[27:16],Reserved,Reserved,RO,-
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[15:13],Memory_Active_Timeout,All other - Reserved,RO,0x1
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[12:8],Desired_Interleave,all other settings are reserved.,RO,0x3
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[7:5],Media_Class,CXL 2.0 and future CXL.mem devices shall set this field to 010.,RO,0x2
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[4:2],Media_Type,Other encodings are reserved. CXL 2.0 and future CXL.mem devices shall set this field to 010.,RO,0x2
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[1],Memory_Active,"When set, indicates that the CXL Range 1 memory is fully initialized and available for software use. Must be set within Range 1. Memory_Active_Timeout of deassertion of reset to CXL device if CXL.mem HwInit Mode=1.",RO,0x0
Table 8-294: por_cxlapb_dvsec_cxl_range_1_size_low attributes,por_cxlapb_dvsec_cxl_range_1_size_low,[0],Memory_Info_Valid,"When set, indicates that the CXL Range 1 Size high and Size Low registers are valid. Must be set within 1 second of deassertion of reset to CXL device.",RO,0x0
Table 8-295: por_cxlapb_dvsec_cxl_range_2_size_high attributes,por_cxlapb_dvsec_cxl_range_2_size_high,[31:0],Memory_Size_High,Corresponds to bits 63:32 of CXL Range 2 memory size.,RO,0x0
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[31:28],Memory_Size_Low,Corresponds to bits 31:28 of CXL range 2 memory size.,RO,0x0
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[27:16],Reserved,Reserved,RO,-
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[15:13],Memory_Active_Timeout,All other - Reserved,RO,0x1
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[12:8],Desired_Interleave,all other settings are reserved.,RO,0x3
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[7:5],Media_Class,CXL 2.0 and future CXL.mem devices shall set this field to 010.,RO,0x2
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[4:2],Media_Type,Other encodings are reserved. CXL 2.0 and future CXL.mem devices shall set this field to 010.,RO,0x2
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[1],Memory_Active,"When set, indicates that the CXL range 2 memory is fully initialized and available for software use. Must be set within range 2. Memory_Active_Timeout of deassertion of reset to CXL device if CXL.mem HwInit Mode=1.",RO,0x0
Table 8-296: por_cxlapb_dvsec_cxl_range_2_size_low attributes,por_cxlapb_dvsec_cxl_range_2_size_low,[0],Memory_Info_Valid,"When set, indicates that the CXL range 2 Size high and Size Low registers are valid. Must be set within 1 second of deassertion of reset to CXL device.",RO,0x0
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[31:15],Reserved,Reserved,RO,-
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[14],Viral_Enable,When set enables Viral handling in the CXL device. Locked by CONFIG_LOCK. If 0 the CXL device may ignore the viral that it receives,RWL,0x0
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[13:12],Reserved,Reserved,RO,-
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[11],Cache_Clean_Eviction,Performance hint to the device. Locked by CONFIG_LOCK. 0 Indicates clean evictions from device caches are needed for best performance 1 Indicates clean evictions from device caches are NOT needed for best performance,RWL,0x0
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[10:8],Cache_SF_Granularity,Performance hint to the device. Locked by CONFIG_LOCK. 000 Indicates 64B granular tracking on the Host 001 Indicates 128B granular tracking on the Host 010 Indicates 256B granular tracking on the Host 011 Indicates 512B granular tracking on the Host 100 Indicates 1KB granular tracking on the Host 101 Indicates 2KB granular tracking on the Host 110 Indicates 4KB granular tracking on the Host 111 Reserved,RWL,0x0
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[7:3],Cache_SF_Coverage,Performance hint to the device. Locked by CONFIG_LOCK. 0x00 Indicates no Snoop Filter coverage on the Host For all other values of N Indicates Snoop Filter coverage on the Host of 2^(N+15d) Bytes.,RWL,0x0
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK.,RWL,0x0
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[1],IO_Enable,When set enables CXL.io protocol operation when in Flex Bus.CXL mode.,RWL,0x1
Table 8-297: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK.,RWL,0x0
Table 8-298: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[31:4],Reserved,Reserved,RO,-
Table 8-298: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[3],CXL_Reset_Mem_Clr_Enable,When set and CXL Reset Mem Clr Capable returns 1 Device shall clear or randomize volatile HDM ranges as part of the CXL Reset operation. When CXL Reset Mem Clr Capable is clear this bit is ignored and volatile HDM ranges may or may not be cleared or randomized during CXL Reset.,RW,0x0
Table 8-298: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[2],Initiate_CXL_Reset,When set to 1 device shall initiate CXL Reset. This bit always returns the value of 0 when read by the software. A write of 0 is ignored.,RW,0x0
Table 8-298: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[1],Initiate_Cache_Write_Back,When set to 1 device shall write back all modified lines in the local cache and invalidate all lines. The device shall send CacheFlushed message to host as required by CXL.Cache protocol to indicate it does not hold any modified lines.,RW,0x0
Table 8-298: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[0],Disable_Caching,When set to 1 device shall no longer cache new modified lines in its local cache. Device shall continue to correctly respond to CXL.cache transactions.,RW,0x0
Table 8-299: por_cxlapb_dvsec_cxl_lock attributes,por_cxlapb_dvsec_cxl_lock,[31:1],Reserved,Reserved,RO,-
Table 8-299: por_cxlapb_dvsec_cxl_lock attributes,por_cxlapb_dvsec_cxl_lock,[0],CONFIG_LOCK,When set all register fields in the PCIe DVSEC for CXL Devices Capability with RWL attribute,RW,0x0
Table 8-300: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[31:7],Reserved,Reserved,RO,-
Table 8-300: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[6],CXL_Multi_Logical_Device_Enable,When set enable Multi-Logical Device operation when in Flex Bus.CXL mode,RW,0x0
Table 8-300: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[5],CXL2p0_Enable,When set enable CXL2.0 protocol operation when in Flex Bus.CXL mode.,RW,0x0
Table 8-300: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[4:3],Reserved,Reserved,RO,-
Table 8-300: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode.,RW,0x0
Table 8-300: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[1],Reserved,Reserved,RO,-
Table 8-300: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode.,RW,0x0
Table 8-301: por_cxlapb_err_capabilities_control attributes,por_cxlapb_err_capabilities_control,[31:14],Reserved,Reserved,RO,-
Table 8-301: por_cxlapb_err_capabilities_control attributes,por_cxlapb_err_capabilities_control,[13],Poison_Enabled,If this bit is 0 CXL 1.1 Upstream Ports CXL 1.1 Downstream Ports and CXL 2.0 Root Port shall,RW,0x0
Table 8-301: por_cxlapb_err_capabilities_control attributes,por_cxlapb_err_capabilities_control,[12:0],Reserved,Reserved,RO,-
Table 8-302: por_cxlapb_IDE_key_refresh_time_control attributes,por_cxlapb_IDE_key_refresh_time_control,[31:0],Tx_Key_Refresh_Time,Minimum number of flits transmitter needs to block transmission of protocol flits after IDE.Start has sent. Used when switching keys.,RW,0x0
Table 8-303: por_cxlapb_IDE_truncation_transmit_delay_control attributes,por_cxlapb_IDE_truncation_transmit_delay_control,[31:8],Reserved,Reserved,RO,-
Table 8-303: por_cxlapb_IDE_truncation_transmit_delay_control attributes,por_cxlapb_IDE_truncation_transmit_delay_control,[7:0],Tx_truncation_transmit_delay,This parameter feeds into the computation of minimum number of IDE idle flits Transmitter needs send after sending a truncated MAC flit.,RW,0x0
Table 8-304: por_cxlapb_ll_to_ull_msg attributes,por_cxlapb_ll_to_ull_msg,[63:0],msg_payload,Contains 64 bits of message sent from ll to ull,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[31:27],rsvdp4,Reserved,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[26],iso_interrupt_enable,When Set this bit enables the generation of an interrupt to indicate that Isolation has been triggered.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[25],iso_err_cor_enable,When Set this bit enables the sending of an ERR_COR Message to indicate Isolation has been triggered.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[24:20],rsvdp3,Reserved,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[19],cxl_cache_iso_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.cache enters Isolation mode.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[18],cxl_cache_iso_enable,This field allows System Software to enable CXL.cache Isolation actions.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[17],cxl_mem_iso_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.mem enters Isolation mode.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[16],cxl_mem_iso_enable,This field allows System Software to enable CXL.mem Isolation actions. If this field is set Isolation actions will be triggered if either a CXL.mem Transaction Timeout is detected or if the CXL link went down.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[15:13],rsvdp2,Reserved,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[12],cxl_cache_txn_timeout_enable,-,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[11:8],cxl_cache_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.cache.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[7:5],rsvdp1,Reserved,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[4],cxl_mem_txn_timeout_enable,When Set this bit enables CXL.mem Transaction Timeout mechanism.,RW,0x0
Table 8-305: por_cxlapb_cxl_timeout_iso_ctl attributes,por_cxlapb_cxl_timeout_iso_ctl,[3:0],cxl_mem_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.mem.,RW,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[63:32],Reserved,Reserved,RO,-
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[31:27],iso_interrupt_message_number,This field indicates which MSI/MSI-X vector is used for the interruptmessage generated in association with the CXL Timeout and Isolation Capability structure.,RO,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[26],iso_interrupt_supported,This field indicates support for signaling interrupt when Isolation is triggered.,RO,0x1
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[25],iso_err_cor_supported,"If Set, this bit indicates that the Root Port supports the ability to signal with ERR_COR when Isolation is triggered.",RO,0x1
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[24:20],rsvdp3,Reserved,RO,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[19],cxl_cache_iso_linkdown_supported,This field indicates support for triggering Link-Down on the CXL Root Port if CXL.cache enters Isolation mode.,RO,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[18],cxl_cache_iso_supported,This field indicates support for Isolation on CXL.cache.,RO,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[17],cxl_mem_iso_linkdown_supported,This field indicates support for triggering Link-Down on the CXL port if CXL.mem enters Isolation mode.,RO,0x1
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[16],cxl_mem_iso_supported,This field indicates support for Isolation on CXL.mem.,RO,0x1
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[15:13],rsvdp2,Reserved,RO,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[12],cxl_cache_txn_timeout_supported,-,RO,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[11:8],cxl_cache_txn_timeout_range,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Range for CXL.cache.,RO,0x1
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[7:5],rsvdp1,Reserved,RO,0x0
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[4],cxl_mem_txn_timeout_supported,When Set indicates support for CXL.mem Transaction Timeout mechanism.,RO,0x1
Table 8-306: por_cxlapb_cxl_timeout_iso_capability attributes,por_cxlapb_cxl_timeout_iso_capability,[3:0],cxl_mem_txn_timeout_range,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout ranges for CXL.mem.,RO,0x1
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[31:15],Reserved,Reserved,RO,-
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[14],cxl_rp_busy,"When either the CXL.mem Isolation Status bit or the CXL.cacheIsolation Status bit is Set and this bit is Set, the Root Port is busy with internal activity that must complete before software is permitted to Clear the CXL.mem Isolation Status bit and the CXL.cache Isolation Status bit.",RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[13],cxl_cache_iso_linkdown_status,This field indicates that Isolation Mode for CXL.cache was triggered due to link down.,RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[12],cxl_cache_iso_status,This field indicates that Isolation mode for CXL.cachewas triggered.,RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[11:10],rsvdp3,Reserved,RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[9],cxl_mem_iso_linkdown_status,This field indicates that Isolation Mode for CXL.mem was triggered due to link down,RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[8],cxl_mem_iso_status,This field indicates that Isolation mode for CXL.mem was triggered.,RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[7:5],rsvdp2,Reserved,RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[4],cxl_cache_txn_timeout,"When Set, this indicates that a CXL.cache transaction timed out.",RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[3:1],rsvdp1,Reserved,RW,0x0
Table 8-307: por_cxlapb_cxl_timeout_iso_status attributes,por_cxlapb_cxl_timeout_iso_status,[0],cxl_mem_txn_timeout,"When Set, this indicates that a CXL.mem transaction timed out.",RW,0x0
Table 8-308: por_cxlapb_CXL_Cache_ID_Decoder_Capability attributes,por_cxlapb_CXL_Cache_ID_Decoder_Capability,[31:1],Reserved,Reserved,RO,-
Table 8-308: por_cxlapb_CXL_Cache_ID_Decoder_Capability attributes,por_cxlapb_CXL_Cache_ID_Decoder_Capability,[0],Explicit_Cache_ID_Decoder_Commit_Required,"If 1, indicates that the software must set Cache ID Decoder Commit bit anytime a new CXL.cache device is enabled anywhere below this port. If 1, the Cache ID Decoder Commit bit, the Cache ID Decoder Committed bit, the Cache ID Decoder Commit timeout Scale field, the Cache ID Decoder Commit Timeout Base field, and Cache ID Decoder Error Not Committed bit are implemented. Cache ID Decoder Commit operation may be used by a component to update its internal structures or perform consistency checks.",RO,0x0
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[31:26],Reserved,Reserved,RO,-
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[25:24],Trust_Level,Trust Level assigned to the directly connected device when Assign Cache ID=1. 00b = See Table 8-26 01b = Reserved 10b = See Table 8-26 11b = Reserved The reset default is 10b.,RW,0x0
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[23:20],Reserved,Reserved,RO,-
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[19:16],Local_Cache_ID,"If Assign Cache ID Enable=1, the Port assigns this Cache ID to the directly connected CXL.cache device regardless of whether it is using HDM-D flows or HDM-DB flows. The reset default is 0h.",RW,0x0
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[15:12],Reserved,Reserved,RO,-
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[11:8],HDM_D_Type_2_Device_Cache_ID,"If HDM-D Type 2 Device Present=1, this field represents the Cache ID that has been assigned to the Type 2 device below this Downstream Port that is using HDM-D flows. This field may be used by the port to identify a Type 2 device that is using HDM-D flows and must not be used for assigning Cache ID. The reset default is 0h.",RW,0x0
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[7:4],Reserved,Reserved,RO,-
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[3],Cache_ID_Decoder_Commit,"If Explicit Cache ID Decoder Commit Required=1. software must cause this RW 0x0 bit to transition from 0 to 1 to commit the Cache ID assignment change to this Cache ID Decoder instance. The default value of this field is 0. This bit must be the Explicit Cache ID Decoder Commit Required bit is set; otherwise, it is permitted to be hardwired to 0 and the Cache ID Decoder update does not require an explicit commit. Software must not set this bit unless the Explicit Cache ID Decoder Commit Required bit is set. if",RW,-
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[2],HDM_D_Type_2_Device_Present,1 indicates there is a Type 2 Device below this Downstream Port that is using HDM-D flows. The reset default is 0.,RW,0x0
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[1],Assign_Cache_ID,1 indicates this Downstream Port is connected directly to a CXL.cache Device and assigns a cache ID=Local Cache ID to it. The reset default is 0.,RW,0x0
Table 8-309: por_cxlapb_CXL_Cache_ID_Decoder_Control attributes,por_cxlapb_CXL_Cache_ID_Decoder_Control,[0],Forward_Cache_ID,1 indicates the Port forwards CXL.cache messages in both directions. The reset default is 0.,RW,0x0
Table 8-310: por_cxlapb_CXL_Cache_ID_Decoder_Status attributes,por_cxlapb_CXL_Cache_ID_Decoder_Status,[31:16],Reserved,Reserved,RO,-
Table 8-310: por_cxlapb_CXL_Cache_ID_Decoder_Status attributes,por_cxlapb_CXL_Cache_ID_Decoder_Status,[15:12],Cache_ID_Decoder_Commit_Timeout_Base,"This field determines the Cache ID Decoder Commit timeout. The timeout duration is calculated by multiplying the Timeout Base with the Timeout Scale. Failure to set either the Cache ID Decoder Committed bit or the Cache ID Decoder Error Not Committed bit within the timeout value is treated as equivalent to commit error. In case of a timeout, the software must clear the Cache ID Decoder Commit bit to 0 prior to setting it to 1 again. This field is reserved if Explicit Cache ID Decoder Commit Required=0.",RO,0x0
Table 8-310: por_cxlapb_CXL_Cache_ID_Decoder_Status attributes,por_cxlapb_CXL_Cache_ID_Decoder_Status,[11:8],Cache_ID_Decoder_Commit_Timeout_Scale,"This field specifies the time scale associated with Cache ID Decoder Commit Timeout. 0000b = 1 us, 0001b = 10 us, 0010b = 100 us, 0011b = 1 ms, 0100b = 10 ms, 0101b = 100 ms, 0110b = 1 second, 0111b = 10 seconds, All other encodings are reserved. This field is reserved if Explicit Cache ID Decoder Commit Required=0.",RO,0x0
Table 8-310: por_cxlapb_CXL_Cache_ID_Decoder_Status attributes,por_cxlapb_CXL_Cache_ID_Decoder_Status,[7:2],Reserved,Reserved,RO,-
Table 8-310: por_cxlapb_CXL_Cache_ID_Decoder_Status attributes,por_cxlapb_CXL_Cache_ID_Decoder_Status,[1],Cache_ID_Decoder_Error_Not_Committed,"When set to 1, it indicates that the last write that caused the Cache ID Decoder Commit bit to transition from 0 to 1 was processed by the component, but resulted in an error. This bit is cleared when the software causes the Cache ID Decoder Commit bit to transition from 1 to 0. This bit is reserved if Explicit Cache ID Decoder Commit Required=0.",RO,0x0
Table 8-310: por_cxlapb_CXL_Cache_ID_Decoder_Status attributes,por_cxlapb_CXL_Cache_ID_Decoder_Status,[0],Cache_ID_Decoder_Committed,"When set to 1, it indicates that the last write that caused the Cache ID Decoder Commit bit to transition from 0 to 1 was successfully processed by the component. This bit is cleared when the software causes the Cache ID Decoder Commit bit to transition from 1 to 0. This bit is reserved if Explicit Cache ID Decoder Commit Required=0.",RO,0x0
Table 8-311: por_cxlapb_link_layer_defeature attributes,por_cxlapb_link_layer_defeature,[63:1],Reserved,Reserved,RO,-
Table 8-311: por_cxlapb_link_layer_defeature attributes,por_cxlapb_link_layer_defeature,[0],disable_mdh,Write 1 to disable MDH. Software needs to ensure it programs this value consistently on the UP & DP.,RW,0b0
Table 8-312: por_c2capb_c2c_port_register_offset_header attributes,por_c2capb_c2c_port_register_offset_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-312: por_c2capb_c2c_port_register_offset_header attributes,por_c2capb_c2c_port_register_offset_header,[31:16],length,Length in bytes of this register block.,RO,0x20
Table 8-312: por_c2capb_c2c_port_register_offset_header attributes,por_c2capb_c2c_port_register_offset_header,[15:0],version,Version of the Port Register Offset register block.,RO,0x0
Table 8-313: por_c2capb_c2c_port_register_offset_table_0 attributes,por_c2capb_c2c_port_register_offset_table_0,[63],port_ingress_id_routetable_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-313: por_c2capb_c2c_port_register_offset_table_0 attributes,por_c2capb_c2c_port_register_offset_table_0,[62:52],rsvd2,rsvd,RO,0x0
Table 8-313: por_c2capb_c2c_port_register_offset_table_0 attributes,por_c2capb_c2c_port_register_offset_table_0,[51:32],port_ingress_idroute_table_offset,Offset from the Port Registers Base for this register block.,RO,0x2060
Table 8-313: por_c2capb_c2c_port_register_offset_table_0 attributes,por_c2capb_c2c_port_register_offset_table_0,[31],portid_capabilities_and_control_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-313: por_c2capb_c2c_port_register_offset_table_0 attributes,por_c2capb_c2c_port_register_offset_table_0,[30:20],rsvd,rsvd,RO,0x0
Table 8-313: por_c2capb_c2c_port_register_offset_table_0 attributes,por_c2capb_c2c_port_register_offset_table_0,[19:0],port_id_capabilities_and_control_offset,Offset from the Port Capabilities Registers Base for this register block.,RO,0x2020
Table 8-314: por_c2capb_c2c_port_register_offset_table_1 attributes,por_c2capb_c2c_port_register_offset_table_1,[63],port_logical_links_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-314: por_c2capb_c2c_port_register_offset_table_1 attributes,por_c2capb_c2c_port_register_offset_table_1,[62:52],rsvd2,rsvd,RO,0x0
Table 8-314: por_c2capb_c2c_port_register_offset_table_1 attributes,por_c2capb_c2c_port_register_offset_table_1,[51:32],port_logical_links_offset,Offset from the Port Registers Base for this register block.,RO,0x2200
Table 8-314: por_c2capb_c2c_port_register_offset_table_1 attributes,por_c2capb_c2c_port_register_offset_table_1,[31],port_egress_id_routetable_offset_valid,Indicates this register has been programmed and is valid.,RO,0b1
Table 8-314: por_c2capb_c2c_port_register_offset_table_1 attributes,por_c2capb_c2c_port_register_offset_table_1,[30:20],rsvd,rsvd,RO,0x0
Table 8-314: por_c2capb_c2c_port_register_offset_table_1 attributes,por_c2capb_c2c_port_register_offset_table_1,[19:0],port_egress_idroute_table_offset,Offset from the Port Registers Base for this register block.,RO,0x20B0
Table 8-315: por_c2capb_c2c_port_capabilities_and_control_header attributes,por_c2capb_c2c_port_capabilities_and_control_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-315: por_c2capb_c2c_port_capabilities_and_control_header attributes,por_c2capb_c2c_port_capabilities_and_control_header,[31:16],length,Length in bytes of this register block.,RO,0x40
Table 8-315: por_c2capb_c2c_port_capabilities_and_control_header attributes,por_c2capb_c2c_port_capabilities_and_control_header,[15:0],version,Version value is 0h for this version of the spec.,RO,0x0
Table 8-316: por_c2capb_c2c_port_capabilities_1 attributes,por_c2capb_c2c_port_capabilities_1,[63:32],Reserved,Reserved ‑,RO,-
Table 8-316: por_c2capb_c2c_port_capabilities_1 attributes,por_c2capb_c2c_port_capabilities_1,[31:16],NumCrdtMisc,Number of Misc Credits for this Port.,RO,0x40
Table 8-316: por_c2capb_c2c_port_capabilities_1 attributes,por_c2capb_c2c_port_capabilities_1,[15:4],Reserved,Reserved ‑,RO,-
Table 8-316: por_c2capb_c2c_port_capabilities_1 attributes,por_c2capb_c2c_port_capabilities_1,[3:0],NumLinkEnds,Number of Link Ends for this Port. Value is 0 when the Port is disconnected.,RO,0x1
Table 8-317: por_c2capb_c2c_port_capabilities_2 attributes,por_c2capb_c2c_port_capabilities_2,[63:48],NumCrdtSNP,Number is Snoop Credits capable.,RO,0x40
Table 8-317: por_c2capb_c2c_port_capabilities_2 attributes,por_c2capb_c2c_port_capabilities_2,[47:32],NumCrdtRSP,Number is Rsp Credits capable.,RO,0x40
Table 8-317: por_c2capb_c2c_port_capabilities_2 attributes,por_c2capb_c2c_port_capabilities_2,[31:16],Reserved,Reserved ‑,RO,-
Table 8-317: por_c2capb_c2c_port_capabilities_2 attributes,por_c2capb_c2c_port_capabilities_2,[15:0],NumCrdtREQ,Number is Request Credits capable.,RO,0x0
Table 8-318: por_c2capb_c2c_port_control_and_status attributes,por_c2capb_c2c_port_control_and_status,[63:32],Reserved,Reserved,RO,-
Table 8-318: por_c2capb_c2c_port_control_and_status attributes,por_c2capb_c2c_port_control_and_status,[31],Valid,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-318: por_c2capb_c2c_port_control_and_status attributes,por_c2capb_c2c_port_control_and_status,[30:20],rsvd2,rsvd,RW,0x0
Table 8-318: por_c2capb_c2c_port_control_and_status attributes,por_c2capb_c2c_port_control_and_status,[19:16],LinkState,Link State for the Physical Link. Bit definitions: 0 Active 1 Disconnected 7:2 Reserved,RW,0x2
Table 8-318: por_c2capb_c2c_port_control_and_status attributes,por_c2capb_c2c_port_control_and_status,[15:12],rsvd,rsvd,RW,0x0
Table 8-318: por_c2capb_c2c_port_control_and_status attributes,por_c2capb_c2c_port_control_and_status,[11:8],NumLinkEnds,Number of Link Ends in this Port,RW,0x1
Table 8-318: por_c2capb_c2c_port_control_and_status attributes,por_c2capb_c2c_port_control_and_status,[7:0],PortID,Port ID for this port,RW,0x0
Table 8-319: por_c2capb_c2c_port_ingressid_route_table_header attributes,por_c2capb_c2c_port_ingressid_route_table_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-319: por_c2capb_c2c_port_ingressid_route_table_header attributes,por_c2capb_c2c_port_ingressid_route_table_header,[31:16],Length,Length in bytes of this register block.,RO,0x48
Table 8-319: por_c2capb_c2c_port_ingressid_route_table_header attributes,por_c2capb_c2c_port_ingressid_route_table_header,[15:0],Version,Version of the Port ID Route Table register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-320: por_c2capb_c2c_port_ingressid_route_table_capabilities attributes,por_c2capb_c2c_port_ingressid_route_table_capabilities,[63:11],Reserved,Reserved,RO,-
Table 8-320: por_c2capb_c2c_port_ingressid_route_table_capabilities attributes,por_c2capb_c2c_port_ingressid_route_table_capabilities,[10:0],NumPortIDRouteEntries,NumPortIdRouteEntries - Number of Route Id Entries supported. Valid values are 0 - 2^NumChipIDBits.,RO,0x0
Table 8-321: por_c2capb_c2c_port_ingressid_route_table_control_and_status attributes,por_c2capb_c2c_port_ingressid_route_table_control_and_status,[63:36],Reserved,Reserved,RO,-
Table 8-321: por_c2capb_c2c_port_ingressid_route_table_control_and_status attributes,por_c2capb_c2c_port_ingressid_route_table_control_and_status,[35:32],CommitStatus,"Status of address decoder commit. Bit definitions 0 Committed - Value of 1 indicated commit is complete 1 Error - commit failed to complete 2-3 Reserved After a commit, the Committed and/or Error bit remain set until the Commit bit is cleared. Clearing the Commit bit will cause all bits in this field to be cleared.",RW,0x0
Table 8-321: por_c2capb_c2c_port_ingressid_route_table_control_and_status attributes,por_c2capb_c2c_port_ingressid_route_table_control_and_status,[31],res2,Reserved,RW,0x0
Table 8-321: por_c2capb_c2c_port_ingressid_route_table_control_and_status attributes,por_c2capb_c2c_port_ingressid_route_table_control_and_status,[30],LockOnCommit,"Lock the programming of the route table when committed Default Values 0 - No Lock on Commit 1 - Lock On Commit When Lock On Commit is enabled, once the committed,all the route tablesare read only until reset",RW,0x0
Table 8-321: por_c2capb_c2c_port_ingressid_route_table_control_and_status attributes,por_c2capb_c2c_port_ingressid_route_table_control_and_status,[29],Commit,Commit the updates to the address decoder. Commit bit will remain set until cleared by software. This bit must be cleared to initiate a subsequent commit.,RW,0x0
Table 8-321: por_c2capb_c2c_port_ingressid_route_table_control_and_status attributes,por_c2capb_c2c_port_ingressid_route_table_control_and_status,[28:11],Reserved,Reserved,RW,0x0
Table 8-321: por_c2capb_c2c_port_ingressid_route_table_control_and_status attributes,por_c2capb_c2c_port_ingressid_route_table_control_and_status,[10:0],NumPortIDRouteEntries,Number of Route ID Entries enabled. Valid values are 0 - 2^NumChipIDBits.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[63:56],Target_3,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[55:52],Rsvd_3,Reserved,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[51:50],Loglink_3,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[49],TgtType_3,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[48],Valid_3,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[47:40],Target_2,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[39:36],Rsvd_2,Reserved,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[35:34],Loglink_2,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[33],TgtType_2,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[32],Valid_2,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[31:24],Target_1,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[23:20],Rsvd_1,Reserved,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[19:18],Loglink_1,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[17],TgtType_1,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[16],Valid_1,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[15:8],Target_0,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[7:4],Rsvd_0,Reserved,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[3:2],Loglink_0,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[1],TgtType_0,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-322: por_c2capb_c2c_port_ingressid_route_entry_0 attributes,por_c2capb_c2c_port_ingressid_route_entry_0,[0],Valid_0,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-323: por_c2capb_c2c_port_egressid_route_table_header attributes,por_c2capb_c2c_port_egressid_route_table_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-323: por_c2capb_c2c_port_egressid_route_table_header attributes,por_c2capb_c2c_port_egressid_route_table_header,[31:16],Length,Length in bytes of this register block.,RO,0x48
Table 8-323: por_c2capb_c2c_port_egressid_route_table_header attributes,por_c2capb_c2c_port_egressid_route_table_header,[15:0],Version,Version of the Port ID Route Table register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-324: por_c2capb_c2c_port_egressid_route_table_capabilities attributes,por_c2capb_c2c_port_egressid_route_table_capabilities,[63:11],Reserved,Reserved,RO,-
Table 8-324: por_c2capb_c2c_port_egressid_route_table_capabilities attributes,por_c2capb_c2c_port_egressid_route_table_capabilities,[10:0],NumPortIDRouteEntries,NumPortIdRouteEntries - Number of Route Id Entries supported. Valid values are 0 - 2^NumChipIDBits.,RO,0x0
Table 8-325: por_c2capb_c2c_port_egressid_route_table_control_and_status attributes,por_c2capb_c2c_port_egressid_route_table_control_and_status,[63:36],Reserved,Reserved,RO,-
Table 8-325: por_c2capb_c2c_port_egressid_route_table_control_and_status attributes,por_c2capb_c2c_port_egressid_route_table_control_and_status,[35:32],CommitStatus,"Status of address decoder commit. Bit definitions: 0 Committed - Value of 1 indicated commit is complete, 1 Error - commit failed to complete, 2-3 Reserved. After a commit, the Committed and/or Error bit remain set until the Commit bit is cleared. Clearing the Commit bit will cause all bits in this field to be cleared.",RW,0x0
Table 8-325: por_c2capb_c2c_port_egressid_route_table_control_and_status attributes,por_c2capb_c2c_port_egressid_route_table_control_and_status,[31],res2,Reserved,RW,0x0
Table 8-325: por_c2capb_c2c_port_egressid_route_table_control_and_status attributes,por_c2capb_c2c_port_egressid_route_table_control_and_status,[30],LockOnCommit,"Lock the programming of the route table when committed Default Values: 0 - No Lock on Commit 1 - Lock On Commit When Lock On Commit is enabled, once the committed, all the route tables are read only until reset",RW,0x0
Table 8-325: por_c2capb_c2c_port_egressid_route_table_control_and_status attributes,por_c2capb_c2c_port_egressid_route_table_control_and_status,[29],Commit,Commit the updates to the address decoder. Commit bit will remain set until cleared by software. This bit must be cleared to initiate a subsequent commit.,RW,0x0
Table 8-325: por_c2capb_c2c_port_egressid_route_table_control_and_status attributes,por_c2capb_c2c_port_egressid_route_table_control_and_status,[28:11],Reserved,Reserved,RW,0x0
Table 8-325: por_c2capb_c2c_port_egressid_route_table_control_and_status attributes,por_c2capb_c2c_port_egressid_route_table_control_and_status,[10:0],NumPortIDRouteEntries,Number of Route ID Entries enabled. Valid values are 0 - 2^NumChipIDBits.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[63:56],Target_3,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[55:52],Rsvd_3,Reserved,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[51:50],Loglink_3,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[49],TgtType_3,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[48],Valid_3,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[47:40],Target_2,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[39:36],Rsvd_2,Reserved,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[35:34],Loglink_2,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[33],TgtType_2,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[32],Valid_2,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[31:24],Target_1,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[23:20],Rsvd_1,Reserved,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[19:18],Loglink_1,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[17],TgtType_1,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[16],Valid_1,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[15:8],Target_0,The Target (Port or PAG) for the ID Route Entry.,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[7:4],Rsvd_0,Reserved,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[3:2],Loglink_0,The logical link for this ID Route Entry. Valid values are 0-3,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[1],TgtType_0,Target type for this ID Route Entry. Valid Values: 0 Target ID is a Port Aggregation Group 1 Target ID is a port,RW,0x0
Table 8-326: por_c2capb_c2c_port_egressid_route_entry_0 attributes,por_c2capb_c2c_port_egressid_route_entry_0,[0],Valid_0,Indicates this register has been programmed and is valid.,RW,0x0
Table 8-327: por_c2capb_c2c_logical_linkend_common_header attributes,por_c2capb_c2c_logical_linkend_common_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-327: por_c2capb_c2c_logical_linkend_common_header attributes,por_c2capb_c2c_logical_linkend_common_header,[31:16],Length,Length in bytes of this register block.,RO,0x40
Table 8-327: por_c2capb_c2c_logical_linkend_common_header attributes,por_c2capb_c2c_logical_linkend_common_header,[15:0],Version,Version of the Logical Link End register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-328: por_c2capb_c2c_logical_linkend_offset_register attributes,por_c2capb_c2c_logical_linkend_offset_register,[63],Valid_1,Indicates this register has been programmed and is valid.,RO,0x0
Table 8-328: por_c2capb_c2c_logical_linkend_offset_register attributes,por_c2capb_c2c_logical_linkend_offset_register,[62:52],Reserved,Reserved ‑,RO,-
Table 8-328: por_c2capb_c2c_logical_linkend_offset_register attributes,por_c2capb_c2c_logical_linkend_offset_register,[51:32],RegisterOffset_1,Offset from the Port Registers Base for this register block.,RO,0x0
Table 8-328: por_c2capb_c2c_logical_linkend_offset_register attributes,por_c2capb_c2c_logical_linkend_offset_register,[31],Valid_0,Indicates this register has been programmed and is valid.,RO,0x1
Table 8-328: por_c2capb_c2c_logical_linkend_offset_register attributes,por_c2capb_c2c_logical_linkend_offset_register,[30:20],Reserved,Reserved ‑,RO,-
Table 8-328: por_c2capb_c2c_logical_linkend_offset_register attributes,por_c2capb_c2c_logical_linkend_offset_register,[19:0],RegisterOffset_0,Offset from the Port Registers Base for this register block.,RO,0x2240
Table 8-329: por_c2capb_c2c_logical_linkend_0-0_header attributes,por_c2capb_c2c_logical_linkend_0-0_header,[63:32],Reserved,Reserved ‑,RO,-
Table 8-329: por_c2capb_c2c_logical_linkend_0-0_header attributes,por_c2capb_c2c_logical_linkend_0-0_header,[31:16],Length,Length in bytes of this register block.,RO,0x180
Table 8-329: por_c2capb_c2c_logical_linkend_0-0_header attributes,por_c2capb_c2c_logical_linkend_0-0_header,[15:0],Version,Version of the Logical Link End register block. Version value is 0h for this version of the spec.,RO,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[63:50],Reserved,Reserved,RO,-
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[49:48],DVMState,DVM State for the Logical Link. Field values: 0 DVMDisabled 1 DVMConnect 2 DVMEnabled 3 DVMDisconnect,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[47:46],res4,Reserved,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[45:44],CohState,Coherency State for the Logical Link. Field values: 0 CohDisabled 1 CohConnect 2 CohEnabled 3 CohDisconnect,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[43:42],res3,Reserved,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[41:40],ActivationState,• Activity State for the Logical Link. Field values: 0 STOP 1 ACTIVATE 2 RUN 3 DEACTIVATE,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[39:32],InitState,Initialization State for the Logical Link. Bit definitions: 0 LinkStatusRcvd 1 RemoteActive 2 PropNegComplete 7:3 Reserved,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[31:18],Rsvd2,Reserved,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[17:16],DVMTrigger,DVM Trigger,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[15:14],Reserved6,Reserved,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[13:12],CohTrigger,Coherency Trigger,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[11:10],Reserved5,Reserved,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[9:8],ActTRigger,Activation Trigger,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[7:2],Reserved,Reserved,RW,0x0
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[1],PE,Property Exchange Enable Bit Values: 0 LogicalLinkEndEnd is disabled or not valid. 1 LogicalLinkEndEnd is enabled.,RW,0x1
Table 8-330: por_c2capb_c2c_logical_linkend_0-0_control_and_status attributes,por_c2capb_c2c_logical_linkend_0-0_control_and_status,[0],LLE,LLE - LogicalLinkEndEnabled Bit Values: 0 LogicalLinkEndEnd is disabled or not valid. 1 LogicalLinkEndEnd is enabled.,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[63],RxV,Rx RP Map Valid. Bit Values: 0 Rx RP Map is not valid 1 Rx RP Map is valid,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[62:56],Reserved2,Reserved,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[55:53],RxRPMT7,Value indicates on-chip RP mapped to C2C RP 7,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[52:50],RxRPMT6,Value indicates on-chip RP mapped to C2C RP 6,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[49:47],RxRPMT5,Value indicates on-chip RP mapped to C2C RP 5,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[46:44],RxRPMT4,Value indicates on-chip RP mapped to C2C RP 4,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[43:41],RxRPMT3,Value indicates on-chip RP mapped to C2C RP 3,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[40:38],RxRPMT2,Value indicates on-chip RP mapped to C2C RP 2,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[37:35],RxRPMT1,Value indicates on-chip RP mapped to C2C RP 1,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[34:32],RxRPMT0,Value indicates on-chip RP mapped to C2C RP 0,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[31],TxV,Tx RP Map Valid. Bit Values: 0 Tx RP Map is not valid 1 Tx RP Map is valid,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[30:24],Reserved,Reserved,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[23:21],TxRPMT7,Value indicates C2C RP mapped to on-chip RP 7,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[20:18],TxRPMT6,Value indicates C2C RP mapped to on-chip RP 6,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[17:15],TxRPMT5,Value indicates C2C RP mapped to on-chip RP 5,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[14:12],TxRPMT4,Value indicates C2C RP mapped to on-chip RP 4,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[11:9],TxRPMT3,Value indicates C2C RP mapped to on-chip RP 3,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[8:6],TxRPMT2,Value indicates C2C RP mapped to on-chip RP 2,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[5:3],TxRPMT1,Value indicates C2C RP mapped to on-chip RP 1,RW,0x0
Table 8-331: por_c2capb_c2c_logical_linkend_0-0_map_table attributes,por_c2capb_c2c_logical_linkend_0-0_map_table,[2:0],TxRPMT0,Value indicates C2C RP mapped to on-chip RP 0,RW,0x0
Table 8-332: por_c2capb_c2c_linkproperties_supported_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-332: por_c2capb_c2c_linkproperties_supported_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RO,0b00
Table 8-332: por_c2capb_c2c_linkproperties_supported_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface: Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RO,0b0010
Table 8-332: por_c2capb_c2c_linkproperties_supported_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions: Bit 0: FormatX 0 Not supported 1 Supported Bit 1: FormatY 0 Not supported 1 Supported Bits 2: & 3 Reserved,RO,0b0001
Table 8-332: por_c2capb_c2c_linkproperties_supported_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_uniform1_0-0,[11:8],Version,0b0000: A Others: Reserved,RO,0b0000
Table 8-332: por_c2capb_c2c_linkproperties_supported_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RO,0b0000
Table 8-332: por_c2capb_c2c_linkproperties_supported_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RO,0b0000
Table 8-333: por_c2capb_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-333: por_c2capb_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RO,0b00
Table 8-333: por_c2capb_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface: Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RO,0b0010
Table 8-333: por_c2capb_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions: Bit 0: FormatX 0 Not supported 1 Supported Bit 1: FormatY 0 Not supported 1 Supported Bits 2: & 3 Reserved,RO,0b0001
Table 8-333: por_c2capb_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_uniform1_0-0,[11:8],Version,0b0000: A Others: Reserved,RO,0b0000
Table 8-333: por_c2capb_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RO,0b0000
Table 8-333: por_c2capb_c2c_linkproperties_advertised_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RO,0b0000
Table 8-334: por_c2capb_c2c_linkproperties_informed_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-334: por_c2capb_c2c_linkproperties_informed_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RO,0b00
Table 8-334: por_c2capb_c2c_linkproperties_informed_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface: Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RO,0b0010
Table 8-334: por_c2capb_c2c_linkproperties_informed_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions: Bit 0: FormatX 0 Not supported 1 Supported Bit 1: FormatY 0 Not supported 1 Supported Bits 2: & 3 Reserved,RO,0b0001
Table 8-334: por_c2capb_c2c_linkproperties_informed_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_uniform1_0-0,[11:8],Version,0b0000: A Others: Reserved,RO,0b0000
Table 8-334: por_c2capb_c2c_linkproperties_informed_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RO,0b0000
Table 8-334: por_c2capb_c2c_linkproperties_informed_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RO,0b0000
Table 8-335: por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0,[63:22],Reserved,Reserved ‑,RO,-
Table 8-335: por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0,[21:20],IDE_Support,IDE support bits,RO,0b00
Table 8-335: por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0,[19:16],Deactivation_Support,Deactivation modes supported by the interface: Bit 0 Protocol Agnostic 0 Not supported 1 Supported Bit 1 Protocol Aware 0 Not supported 1 Supported,RO,0b0010
Table 8-335: por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0,[15:12],Container_Format,Container format supported by the interface in both directions: Bit 0: FormatX 0 Not supported 1 Supported Bit 1: FormatY 0 Not supported 1 Supported Bits 2: & 3 Reserved,RO,0b0001
Table 8-335: por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0,[11:8],Version,0b0000: A Others: Reserved,RO,0b0000
Table 8-335: por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0,[7:4],protocol,Linked to the Protocol property.,RO,0b0000
Table 8-335: por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_uniform1_0-0,[3:0],num_properties_msg,Linked to the Protocol property. The transmitter should only send the correct number of Properties messages that the receiver can accept.,RO,0b0000
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RW,0b0000
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RW,0b00
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-336: por_c2capb_c2c_linkproperties_supported_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RW,0b0000
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RW,0b00
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-337: por_c2capb_c2c_linkproperties_advertised_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RW,0b0000
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RW,0b00
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-338: por_c2capb_c2c_linkproperties_informed_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[51:50],MultiReq_Support_Rx,multireq support,RW,0b0000
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[49:48],Multihop_Support_Rx,multihop support,RW,0b00
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[47:44],DevAssign_Support_Rx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Rx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[43:40],RsvdC_DAT_Rx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[39:36],RsvdC_REQ_Rx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[35:34],MEC_Support_Rx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[33:32],PBHA_Support_Rx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[31:30],MPAM_Support_Rx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[29:28],CMO_Transactions_Rx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[27:26],RME_Support_Rx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[25:24],Deferrable_Write_Rx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[23:22],MTE_Support_Rx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[21:20],Persist_Transactions_Rx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[19:18],Cache_Stash_Transactions_Rx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[17:16],Atomic_Transactions_Rx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[15:14],DVM_Support_Rx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[13:12],Snoop_Transactions_Rx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[11:10],DVMPush_Support_Rx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[9:8],WritePush_Support_Rx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-339: por_c2capb_c2c_linkproperties_negotiated_rx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_rx1_0-0,[3:0],Num_RP_REQ_Rx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RW,0b0000
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RW,0b00
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Tx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-340: por_c2capb_c2c_linkproperties_supported_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_supported_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RW,0b0000
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RW,0b00
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Tx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-341: por_c2capb_c2c_linkproperties_advertised_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_advertised_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RW,0b0000
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RW,0b00
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Tx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-342: por_c2capb_c2c_linkproperties_informed_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_informed_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[63:52],Reserved,Reserved ‑,RO,-
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[51:50],MultiReq_Support_Tx,multireq support,RW,0b0000
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[49:48],Multihop_Support_Tx,multihop support,RW,0b00
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[47:44],DevAssign_Support_Tx,"Support for RME-DA or RME-CDA. Only valid when RME_Support_Tx is True. Provided for informational purposes only, to assist with setup or debug. Not expected to have any functional effect in isolation. Each bit defines the roles of the other chip that this chip can connect to: Bit 0 Host 0 Cannot connect to a host. 1 Can connect to a host. Bit 1 Device_StreamID_SecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Can make use of SecSID1 and StreamID fields. Bit 2 Device_NoStreamID_NoSecSID1 0 Cannot connect to a device. Does not use SecSID1 and StreamID fields. 1 Can connect to a device. Does not use SecSID1 and StreamID fields. Bit 3 Reserved",RW,0b0001
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[43:40],RsvdC_DAT_Tx,Width of RSVDC on the DAT channel on the receiver chip: 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits Others Reserved,RW,0b0000
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[39:36],RsvdC_REQ_Tx,Width of RSVDC on the REQ channel on the receiver chip: dependent 0b000 0 bits 0b001 4 bits 0b010 8 bits 0b011 12 bits 0b100 16 bits 0b101 24 bits 0b110 32 bits 0b111 Reserved,RW,Configuration dependent
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[35:34],MEC_Support_Tx,Support for MEC on the receiver chip: dependent 0b00 False - MECID field not present 0b01 True - MECID field present Others Reserved,RW,Configuration dependent
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[33:32],PBHA_Support_Tx,Support for PBHA on the receiver chip: dependent 0b00 False - PBHA field not present 0b01 True - PBHA field present Others Reserved,RW,Configuration dependent
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[31:30],MPAM_Support_Tx,Support for MPAM on the receiver chip: dependent 0b00 False - MPAM field not present 0b01 True - MPAM field present Others Reserved,RW,Configuration dependent
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[29:28],CMO_Transactions_Tx,Support for CMO transactions as a receiver: 0b00 False Will not send CMO transactions. 0b01 True Can send CMO transactions. Others Reserved,RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[27:26],RME_Support_Tx,"Support for the Realm Management Extensions, including Realm and Root Physical Address Spaces (PAS) and PoPA CMOs as a receiver: 0b00 False RME transactions not supported. 0b01 True RME transactions supported. Others Reserved",RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[25:24],Deferrable_Write_Tx,Support for WriteNoSnpDef as a receiver: 0b00 False Deferrable Write transactions not supported. 0b01 True Others Reserved,RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[23:22],MTE_Support_Tx,Support for MTE as a receiver: 0b00 False MTE not supported. 0b01 Reduced MTE transaction support. 0b10 Full MTE transaction support. 0b11 Reserved,RW,0b00
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[21:20],Persist_Transactions_Tx,Support for CMO operations to the PoP and PoDP as a receiver: 0b00 False Persist CMO transactions not supported. 0b01 True Persist CMO transactions supported. Others Reserved,RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[19:18],Cache_Stash_Transactions_Tx,Support for Stashing requests and snoops as a receiver: 0b00 False Stash transactions not supported. 0b01 True Stash transactions supported. Others Reserved,RW,0b00
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[17:16],Atomic_Transactions_Tx,Support for Atomic transactions as a receiver: 0b00 False Atomic transactions not supported. 0b01 True Atomic transactions supported. Others Reserved,RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[15:14],DVM_Support_Tx,Support for DVM messages as a receiver: 0b00 False DVM transactions not supported. 0b01 True DVM transactions supported. Others Reserved,RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[13:12],Snoop_Transactions_Tx,Support for Snoop transactions as a receiver: 0b00 False Snoop transactions not supported. 0b01 True Snoop transactions supported. Others Reserved,RW,0b00
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[11:10],DVMPush_Support_Tx,Support for WritePush for DVM transactionsbytransactions by the interface as a receiver: 0b00 False WritePush for DVM transactions is not supported. 0b01 True WritePush for DVM transactions is supported. Others Reserved,RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[9:8],WritePush_Support_Tx,Support for WritePush for Immediate writes and Atomics by the interface as a receiver: 0b00 False WritePush for Immediate writes and Atomics is not supported. 0b01 True WritePush for Immediate writes and Atomics is supported. Others Reserved,RW,0b01
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[7:4],Reserved,Reserved,RW,0x0
Table 8-343: por_c2capb_c2c_linkproperties_negotiated_tx1_0-0 attributes,por_c2capb_c2c_linkproperties_negotiated_tx1_0-0,[3:0],Num_RP_REQ_Tx,Number of resource planes the interface supports as a receiver on the REQ channel: 0b0000 1 0b0001 2 0b0010 3 0b0011 4 0b0100 5 0b0101 6 0b0110 7 0b0111 8 Others Reserved,RW,0b0001
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[63:58],Reserved,Reserved ‑,RO,-
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[57:48],NumCrdtMisc,Max Number of Misc Credits allocated to this link end.,RW,0x0
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[47:44],Reserved3,Reserved,RW,0x0
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[43:32],NumCrdtDAT,Max Number of Data Credits allocated to this link end. dependent,RW,Configuration dependent
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[31:26],Reserved2,Reserved,RW,0x0
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[25:16],NumCrdtSNP,Max Number of Snoop Credits allocated to this link end. dependent,RW,Configuration dependent
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[15:10],Reserved,Reserved,RW,0x0
Table 8-344: por_c2capb_c2c_logical_linkend_0-0_mc_credit1 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit1,[9:0],NumCrdtRSP,Max Number of Response Credits allocated to this link end. Num Crdt RSP[15:10],RW,0x100
Table 8-345: por_c2capb_c2c_logical_linkend_0-0_mc_credit2 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit2,[63:13],Reserved,Reserved ‑,RO,-
Table 8-345: por_c2capb_c2c_logical_linkend_0-0_mc_credit2 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit2,[12:0],NumCrdtREQ,Number of Total Request Credits allocated to this link end. Num Crdt REQ[15:13],RW,Configuration dependent
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[63:54],Reserved,Reserved,RO,-
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[53:48],NumCrdtRP3,Number REQ MC credits allocated to RP3. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[47:38],Reserved3,Reserved,RW,0x0
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[37:32],NumCrdtRP2,Number REQ MC credits allocated to RP2. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[31:22],Reserved2,Reserved,RW,0x0
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[21:16],NumCrdtRP1,Number REQ MC credits allocated to RP1. NumCrdtRP0[15:6] are reserved.,RW,0x1
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[15:6],Reserved,Reserved,RW,0x0
Table 8-346: por_c2capb_c2c_logical_linkend_0-0_mc_credit3 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit3,[5:0],NumCrdtRP0,Number REQ MC credits allocated to RP0. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[63:54],Reserved,Reserved,RO,-
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[53:48],NumCrdtRP3,Number REQ MC credits allocated to RP3. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[47:38],Reserved3,Reserved,RW,0x0
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[37:32],NumCrdtRP2,Number REQ MC credits allocated to RP2. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[31:22],Reserved2,Reserved,RW,0x0
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[21:16],NumCrdtRP1,Number REQ MC credits allocated to RP1. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[15:6],Reserved,Reserved,RW,0x0
Table 8-347: por_c2capb_c2c_logical_linkend_0-0_mc_credit4 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit4,[5:0],NumCrdtRP0,Number REQ MC credits allocated to RP0. NumCrdtRP0[15:6] are reserved.,RW,0x0
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[63:58],Reserved,Reserved ‑,RO,-
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[57:48],NumCrdtDataDP1,Number REQ MC credits allocated to Data DP1. NumCrdtRP0[15:6] are,RW,0x1
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[47:42],Reserved3,Reserved,RW,0x0
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[41:32],NumCrdtDataDP0,Number REQ MC credits allocated to RP2. NumCrdtRP0[15:6] are reserved.,RW,0x1
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[31:26],Reserved2,Reserved,RW,0x0
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[25:16],NumCrdtDataSH,Number DAT MC credits allocated to Shared. NumCrdtRP0[15:6] are reserved. dependent,RW,Configuration dependent
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[15:10],Reserved,Reserved,RW,0x0
Table 8-348: por_c2capb_c2c_logical_linkend_0-0_mc_credit5 attributes,por_c2capb_c2c_logical_linkend_0-0_mc_credit5,[9:0],NumCrdtReqSH,Number REQ MC credits allocated to Shared. NumCrdtRP0[15:6] are reserved. dependent,RW,Configuration dependent
Table 8-350: por_dn_node_info attributes,por_dn_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-350: por_dn_node_info attributes,por_dn_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-350: por_dn_node_info attributes,por_dn_node_info,[31:16],node_id,Component CHI node ID,RO,0x00
Table 8-350: por_dn_node_info attributes,por_dn_node_info,[15:0],node_type,CMN node type identifier,RO,0x0001
Table 8-351: por_dn_child_info attributes,por_dn_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-351: por_dn_child_info attributes,por_dn_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-351: por_dn_child_info attributes,por_dn_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0x0
Table 8-352: por_dn_build_info attributes,por_dn_build_info,[63:8],Reserved,Reserved ‑,RO,-
Table 8-352: por_dn_build_info attributes,por_dn_build_info,[7:1],dn_num_vmf_param,"Indicates the value of the DN_NUM_VMF_PARAM, with legal values of 4, 16, or 32. dependent",RO,Configuration dependent
Table 8-352: por_dn_build_info attributes,por_dn_build_info,[0],dvm_v8_1_en,Indicates that all nodes receiving DVM snoops support DVM v8/v8.1 operations.,RO,0b1
Table 8-353: por_dn_rcr attributes,por_dn_rcr,[63:2],Reserved,Reserved,RO,-
Table 8-353: por_dn_rcr attributes,por_dn_rcr,[1],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-353: por_dn_rcr attributes,por_dn_rcr,[0],vmf,Allows Root override of the secure VMF registers,RW,0b0
Table 8-354: por_dn_scr attributes,por_dn_scr,[63:2],Reserved,Reserved,RO,-
Table 8-354: por_dn_scr attributes,por_dn_scr,[1],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-354: por_dn_scr attributes,por_dn_scr,[0],vmf,Allows Secure override of the VMF registers,RW,0b0
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[63:16],Reserved,Reserved,RO,-
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[15],dn_is_iohub,Indicates to the DN that it is in an IO Hub. DVMOp requests from Compute Chiplet CCGs are treated as local reqs,RW,0b0
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[14],enable_9_2_termination,Enables termination of v9.2 DVMOps in DN.,RW,0b0
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[13],disable_remote_broadcast_on_vmf_miss,Disables broadcast of VMID Filterable DVMOps to remote on VMF miss.,RW,0x0
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[12],filter_remote_dvmsync_en,Enables logic which filters redundant DVMSyncs to remote domains.,RW,0x0
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[11],broadcast_dvmop_outer,Used to filter DVMOps marked as outersharable (OS) from being sent off- chip.,RW,0x1
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[10],broadcast_dvmop_inner,Used to filter DVMOps marked as innersharable (IS) from being sent off- chip.,RW,0x1
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[9:8],txsnp_pend_cnt,Maximum number of (Non-Sync + Sync) SnpDVMOps issued on TXSNP. 0b00 Max of 4 SnpDVMOps in progress (default) 0b01 Max of 8 SnpDVMOps in progress 0b10 Max of 16 SnpDVMOps in progress 0b11 Reserved,RW,0x10
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[7],Reserved,Reserved,RO,-
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[6],disable_dvmop_early_comp,Disables Early Comp (CompDBID) for DVMOps,RW,0b0
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[5:1],rxsnp_starv_cnt,Credit steal threshold. The number of cycles RXSNP loses to RXREQ before credit stealing occurs. Must be set to non-zero value - a value of 0 is treated as the default value of 8.,RW,0x8
Table 8-355: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[0],enable_8_4_termination,Enables termination of 8.4 DVMOps in DN.,RW,0b0
Table 8-356: por_dn_aux_ctl attributes,por_dn_aux_ctl,[63:6],Reserved,Reserved,RO,-
Table 8-356: por_dn_aux_ctl attributes,por_dn_aux_ctl,[5],disable_rxreq_crd_stealing,Disables credit stealing from RXREQ LinkLayer when RXSNP is starved for RCB alloc.,RW,0b0
Table 8-356: por_dn_aux_ctl attributes,por_dn_aux_ctl,[4],disable_ddn,Disables Distributed DN functionality- Snoops all RNs and CML nodes in the mesh and disables snooping other DNs. Must program all RNSAMs to target HND for DVMs and then set this to 1 in HND.,RW,0b0
Table 8-356: por_dn_aux_ctl attributes,por_dn_aux_ctl,[3],reserved,Reserved field,RW,0b0
Table 8-356: por_dn_aux_ctl attributes,por_dn_aux_ctl,[2],filter_rnd_icache_ops,Filters out BPI and VICI/PICI Snps to RNDs when set,RW,0x0
Table 8-356: por_dn_aux_ctl attributes,por_dn_aux_ctl,[1],disable_clk_gating,Disables autonomous clock gating when set,RW,0b0
Table 8-356: por_dn_aux_ctl attributes,por_dn_aux_ctl,[0],disable_vmf,Disables VMID-based DVM snoop filtering when set,RW,0x0
Table 8-357: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[63:48],Reserved,Reserved ‑,RO,-
Table 8-357: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[47:32],mask_#{index},VMID mask; enables mapping of multiple VMID values to a single register,RW,0xffff
Table 8-357: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[31:17],Reserved,Reserved ‑,RO,-
Table 8-357: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[16:1],vmid_#{index},VMID value,RW,0x0000
Table 8-357: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[0],valid_#{index},Register valid,RW,0b0
Table 8-358: por_dn_vmf0-15_rnf0 attributes,por_dn_vmf0-15_rnf0,[63:0],snp_destvec0_#{index},RN-F bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-359: por_dn_vmf0-15_rnf1 attributes,por_dn_vmf0-15_rnf1,[63:0],snp_destvec1_#{index},RN-F bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-360: por_dn_vmf0-15_rnf2 attributes,por_dn_vmf0-15_rnf2,[63:0],snp_destvec2_#{index},RN-F bit vector 191:128 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-361: por_dn_vmf0-15_rnf3 attributes,por_dn_vmf0-15_rnf3,[63:0],snp_destvec3_#{index},RN-F bit vector 255:192 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-362: por_dn_vmf0-15_rnd0 attributes,por_dn_vmf0-15_rnd0,[63:0],snp_destvec0_#{index},RN-D bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-363: por_dn_vmf0-15_cxra attributes,por_dn_vmf0-15_cxra,[63:0],snp_destvec_#{index},CXRA bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-364: por_dn_domain_rnf0-3 attributes,por_dn_domain_rnf0-3,[63:0],por_dn_domain_rnf#{index},RN-F logical list corresponding to RN-F #{((index+1)64)-1}:#{index64} dependent,RW,Configuration dependent
Table 8-365: por_dn_domain_rnd0 attributes,por_dn_domain_rnd0,[63:0],por_dn_domain_rnd0,RND logical list for DDN corresponding to RND 63:0 dependent,RW,Configuration dependent
Table 8-366: por_dn_domain_cxra attributes,por_dn_domain_cxra,[63:0],por_dn_domain_cxra,CXRA logical list for DDN dependent,RW,Configuration dependent
Table 8-367: por_dn_vmf0-15_rnd1 attributes,por_dn_vmf0-15_rnd1,[63:0],snp_destvec1_#{index},RN-D bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-368: por_dn_domain_rnd1 attributes,por_dn_domain_rnd1,[63:0],por_dn_domain_rnd1,RND logical list for DDN corresponding to RND 127:64 dependent,RW,Configuration dependent
Table 8-369: por_dn_domain_cxra_cc attributes,por_dn_domain_cxra_cc,[63:0],por_dn_domain_cxra_cc,This register is only consumed by IO Hub DNs. It allows IO Hub DN to differentiate between CXRAs connected to Compute Chiplets and other IO Hubs. CXRA compute chiplet logical list for DDN,RW,0b0
Table 8-370: por_dn_vmf16-31_ctrl attributes,por_dn_vmf16-31_ctrl,[63:48],Reserved,Reserved ‑,RO,-
Table 8-370: por_dn_vmf16-31_ctrl attributes,por_dn_vmf16-31_ctrl,[47:32],mask_#{index},VMID mask; enables mapping of multiple VMID values to a single register,RW,0xffff
Table 8-370: por_dn_vmf16-31_ctrl attributes,por_dn_vmf16-31_ctrl,[31:17],Reserved,Reserved ‑,RO,-
Table 8-370: por_dn_vmf16-31_ctrl attributes,por_dn_vmf16-31_ctrl,[16:1],vmid_#{index},VMID value,RW,0x0000
Table 8-370: por_dn_vmf16-31_ctrl attributes,por_dn_vmf16-31_ctrl,[0],valid_#{index},Register valid,RW,0b0
Table 8-371: por_dn_vmf16-31_rnf0 attributes,por_dn_vmf16-31_rnf0,[63:0],snp_destvec0_#{index},RN-F bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-372: por_dn_vmf16-31_rnf1 attributes,por_dn_vmf16-31_rnf1,[63:0],snp_destvec1_#{index},RN-F bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-373: por_dn_vmf16-31_rnf2 attributes,por_dn_vmf16-31_rnf2,[63:0],snp_destvec2_#{index},RN-F bit vector 191:128 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-374: por_dn_vmf16-31_rnf3 attributes,por_dn_vmf16-31_rnf3,[63:0],snp_destvec3_#{index},RN-F bit vector 255:192 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-375: por_dn_vmf16-31_rnd0 attributes,por_dn_vmf16-31_rnd0,[63:0],snp_destvec0_#{index},RN-D bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-376: por_dn_vmf16-31_cxra attributes,por_dn_vmf16-31_cxra,[63:0],snp_destvec_#{index},CXRA bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-377: por_dn_vmf16-31_rnd1 attributes,por_dn_vmf16-31_rnd1,[63:0],snp_destvec1_#{index},RN-D bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid,RW,0b0
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[63:36],Reserved,Reserved,RO,-
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[35:32],pmu_occup1_id,PMU occupancy event selector ID 0b0000 All 0b0001 DVM ops 0b0010 DVM syncs,RW,0b0
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[31:30],Reserved,Reserved,RO,-
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[29:24],pmu_event3_id,PMU Event 3 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[21:16],pmu_event2_id,PMU Event 2 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[13:8],pmu_event1_id,PMU Event 1 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 8-378: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[5:0],pmu_event0_id,"PMU Event 0 ID 0x00 No event 0x01 Number of TLBI DVM op requests 0x02 Number of BPI DVM op requests 0x03 Number of PICI DVM op requests 0x04 Number of VICI DVM op requests 0x05 Number of DVM sync requests 0x06 Number of DVM op requests that were filtered using VMID filtering 0x07 Number of DVM op requests to RNDs, BPI or PICI/VICI, that were filtered 0x08 Number of retried REQ 0x09 Number of SNPs sent to RNs 0x0a Number of SNPs stalled to RNs due to lack of Crds 0x0b DVM tracker full counter 0x0c DVM RN-F tracker occupancy counter 0x0d DVM CXHA tracker occupancy counter 0x0e DVM Peer DN tracker occupancy counter 0x0f DVM RN-F tracker Alloc 0x10 DVM CXHA tracker Alloc 0x11 DVM Peer DN tracker Alloc 0x12 TXSNP stall due to number outstanding limit 0x13 RXSNP stall starvation threshold hit 0x14 TXSNP SYNC stall due to outstanding early completed Op",RW,0b0
Table 8-380: por_dt_node_info attributes,por_dt_node_info,[63:34],Reserved,Reserved ‑,RO,-
Table 8-380: por_dt_node_info attributes,por_dt_node_info,[33:32],dtc_domain,DTC domain number,RO,0x00
Table 8-380: por_dt_node_info attributes,por_dt_node_info,[31:16],node_id,Component CHI node ID,RO,0x00
Table 8-380: por_dt_node_info attributes,por_dt_node_info,[15:0],node_type,CMN node type identifier,RO,0x3
Table 8-381: por_dt_child_info attributes,por_dt_child_info,[63:32],Reserved,Reserved ‑,RO,-
Table 8-381: por_dt_child_info attributes,por_dt_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0000
Table 8-381: por_dt_child_info attributes,por_dt_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-382: por_dt_secure_access attributes,por_dt_secure_access,[63:3],Reserved,Reserved,RO,-
Table 8-382: por_dt_secure_access attributes,por_dt_secure_access,[2],pm_disable,PMU disable 0b0 PMU function is not affected 0b1 PMU function is disabled.,RW,0b0
Table 8-382: por_dt_secure_access attributes,por_dt_secure_access,[1],dt_disable,Debug disable 0b0 DT function is not affected 0b1 DT function is disabled.,RW,0b0
Table 8-382: por_dt_secure_access attributes,por_dt_secure_access,[0],Reserved,Reserved,RO,-
Table 8-383: por_dt_pmscr attributes,por_dt_pmscr,[63:1],Reserved,Reserved,RO,-
Table 8-383: por_dt_pmscr attributes,por_dt_pmscr,[0],so,Secure event observation 0b0 secure events are only monitored by the PMU if SPNIDEN is set to 1 0b1 secure events are monitored by the PMU,RW,0b0
Table 8-384: por_dt_pmrcr attributes,por_dt_pmrcr,[63:2],Reserved,Reserved,RO,-
Table 8-384: por_dt_pmrcr attributes,por_dt_pmrcr,[1],rlo,Realm event observation,RW,0b0
Table 8-384: por_dt_pmrcr attributes,por_dt_pmrcr,[0],rto,Root event observation,RW,0b0
Table 8-385: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[63:11],Reserved,Reserved,RO,-
Table 8-385: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[10],cg_disable,Disables DT architectural clock gates,RW,0b0
Table 8-385: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[9:4],cross_trigger_count,Number of cross triggers received before trace enable NOTE Only applicable if dt_wait_for_trigger is set to 1.,RW,0b0
Table 8-385: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[3],dt_wait_for_trigger,Enables waiting for cross trigger before trace enable,RW,0b0
Table 8-385: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[2],atbtrigger_en,ATB trigger enable,RW,0b0
Table 8-385: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[1],dbgtrigger_en,DBGWATCHTRIG enable,RW,0b0
Table 8-385: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[0],dt_en,"Enables debug, trace, and PMU features",RW,0b0
Table 8-386: por_dt_trigger_status attributes,por_dt_trigger_status,[63:24],Reserved,Reserved,RO,-
Table 8-386: por_dt_trigger_status attributes,por_dt_trigger_status,[23:20],trigger_wp,DBGWATCHTRIGREQ assertion and/or ATB trigger are caused by watchpoint,RO,0x0
Table 8-386: por_dt_trigger_status attributes,por_dt_trigger_status,[19],Reserved,Reserved,RO,-
Table 8-386: por_dt_trigger_status attributes,por_dt_trigger_status,[18:8],trigger_nodeid,DBGWATCHTRIGREQ assertion and/or ATB trigger are caused by node ID,RO,0x0
Table 8-386: por_dt_trigger_status attributes,por_dt_trigger_status,[7:1],Reserved,Reserved,RO,-
Table 8-386: por_dt_trigger_status attributes,por_dt_trigger_status,[0],trigger_status,Indicates DBGWATCHTRIGREQ assertion and/or ATB trigger,RO,0x0
Table 8-387: por_dt_trigger_status_clr attributes,por_dt_trigger_status_clr,[63:1],Reserved,Reserved,RO,-
Table 8-387: por_dt_trigger_status_clr attributes,por_dt_trigger_status_clr,[0],trigger_status_clr,Write a 1 to clear por_dt_trigger_status.trigger_status,WO,0b0
Table 8-388: por_dt_trace_control attributes,por_dt_trace_control,[63:9],Reserved,Reserved,RO,-
Table 8-388: por_dt_trace_control attributes,por_dt_trace_control,[8],cc_enable,Cycle count enable,RW,0b0
Table 8-388: por_dt_trace_control attributes,por_dt_trace_control,[7:5],timestamp_period,Time stamp packet insertion period 0b000 Time stamp disabled 0b011 Time stamp every 8K clock cycles 0b100 Time stamp every 16K clock cycles 0b101 Time stamp every 32K clock cycles 0b110 Time stamp every 64K clock cycles,RW,0b0
Table 8-388: por_dt_trace_control attributes,por_dt_trace_control,[4:0],async_period,Alignment sync packet insertion period 0x00 Alignment sync disabled 0x08 Alignment sync inserted after 256B of trace 0x09 Alignment sync inserted after 512B of trace 0x14 Alignment sync inserted after 1048576B of trace NOTE All other values are reserved.,RW,0b0
Table 8-389: por_dt_traceid attributes,por_dt_traceid,[63:7],Reserved,Reserved,RO,-
Table 8-389: por_dt_traceid attributes,por_dt_traceid,[6:0],traceid,ATB ID,RW,0x0
Table 8-390: por_dt_pmevcntAB attributes,por_dt_pmevcntAB,[63:32],pmevcntB,PMU counter B,RW,0x0000
Table 8-390: por_dt_pmevcntAB attributes,por_dt_pmevcntAB,[31:0],pmevcntA,PMU counter A,RW,0x0000
Table 8-391: por_dt_pmevcntCD attributes,por_dt_pmevcntCD,[63:32],pmevcntD,PMU counter D,RW,0x0000
Table 8-391: por_dt_pmevcntCD attributes,por_dt_pmevcntCD,[31:0],pmevcntC,PMU counter C,RW,0x0000
Table 8-392: por_dt_pmevcntEF attributes,por_dt_pmevcntEF,[63:32],pmevcntF,PMU counter F,RW,0x0000
Table 8-392: por_dt_pmevcntEF attributes,por_dt_pmevcntEF,[31:0],pmevcntE,PMU counter E,RW,0x0000
Table 8-393: por_dt_pmevcntGH attributes,por_dt_pmevcntGH,[63:32],pmevcntH,PMU counter H,RW,0x0000
Table 8-393: por_dt_pmevcntGH attributes,por_dt_pmevcntGH,[31:0],pmevcntG,PMU counter G,RW,0x0000
Table 8-394: por_dt_pmccntr attributes,por_dt_pmccntr,[63:40],Reserved,Reserved,RO,-
Table 8-394: por_dt_pmccntr attributes,por_dt_pmccntr,[39:0],pmccntr,PMU cycle counter,RW,0x0
Table 8-395: por_dt_pmevcntsrAB attributes,por_dt_pmevcntsrAB,[63:32],pmevcntsrB,PMU counter B shadow register,RW,0x0000
Table 8-395: por_dt_pmevcntsrAB attributes,por_dt_pmevcntsrAB,[31:0],pmevcntsrA,PMU counter A shadow register,RW,0x0000
Table 8-396: por_dt_pmevcntsrCD attributes,por_dt_pmevcntsrCD,[63:32],pmevcntsrD,PMU counter D shadow register,RW,0x0000
Table 8-396: por_dt_pmevcntsrCD attributes,por_dt_pmevcntsrCD,[31:0],pmevcntsrC,PMU counter C shadow register,RW,0x0000
Table 8-397: por_dt_pmevcntsrEF attributes,por_dt_pmevcntsrEF,[63:32],pmevcntsrF,PMU counter F shadow register,RW,0x0000
Table 8-397: por_dt_pmevcntsrEF attributes,por_dt_pmevcntsrEF,[31:0],pmevcntsrE,PMU counter E shadow register,RW,0x0000
Table 8-398: por_dt_pmevcntsrGH attributes,por_dt_pmevcntsrGH,[63:32],pmevcntsrH,PMU counter H shadow register,RW,0x0000
Table 8-398: por_dt_pmevcntsrGH attributes,por_dt_pmevcntsrGH,[31:0],pmevcntsrG,PMU counter G shadow register,RW,0x0000
Table 8-399: por_dt_pmccntrsr attributes,por_dt_pmccntrsr,[63:40],Reserved,Reserved,RO,-
Table 8-399: por_dt_pmccntrsr attributes,por_dt_pmccntrsr,[39:0],pmccntrsr,PMU cycle counter shadow register,RW,0x0
Table 8-400: por_dt_pmcr attributes,por_dt_pmcr,[63:7],Reserved,Reserved,RO,-
Table 8-400: por_dt_pmcr attributes,por_dt_pmcr,[6],ovfl_intr_en,Enables INTREQPMU assertion on PMU counter overflow,RW,0x0
Table 8-400: por_dt_pmcr attributes,por_dt_pmcr,[5],cntr_rst,Enables clearing of live counters upon assertion of por_dt_pmsrr.ss_req or PMUSNAPSHOTREQ,RW,0x0
Table 8-400: por_dt_pmcr attributes,por_dt_pmcr,[4:1],cntcfg,Groups adjacent 32-bit registers into a 64-bit register,RW,0x0
Table 8-400: por_dt_pmcr attributes,por_dt_pmcr,[0],pmu_en,Enables PMU features,RW,0b0
Table 8-401: por_dt_pmovsr attributes,por_dt_pmovsr,[63:9],Reserved,Reserved,RO,-
Table 8-401: por_dt_pmovsr attributes,por_dt_pmovsr,[8:0],pmovsr,PMU overflow status Bit 8: Indicates overflow from cycle counter Bits [7:0]: Indicates overflow from counters 7 to 0,RO,0x0
Table 8-402: por_dt_pmovsr_clr attributes,por_dt_pmovsr_clr,[63:9],Reserved,Reserved,RO,-
Table 8-402: por_dt_pmovsr_clr attributes,por_dt_pmovsr_clr,[8:0],pmovsr_clr,Write a 1 to clear the corresponding bit in por_dt_pmovsr.pmovsr,WO,0b0
Table 8-403: por_dt_pmssr attributes,por_dt_pmssr,[63:17],Reserved,Reserved,RO,-
Table 8-403: por_dt_pmssr attributes,por_dt_pmssr,[16],ss_pin_active,Activates PMU snapshot from PMUSNAPSHOTREQ,RO,0b0
Table 8-403: por_dt_pmssr attributes,por_dt_pmssr,[15],ss_cfg_active,PMU snapshot activated from configuration write,RO,0b0
Table 8-403: por_dt_pmssr attributes,por_dt_pmssr,[14:9],Reserved,Reserved,RO,-
Table 8-403: por_dt_pmssr attributes,por_dt_pmssr,[8:0],ss_status,PMU snapshot status Bit 8: Indicates snapshot status for cycle counter Bits [7:0]: Indicates snapshot status for counters 7 to 0,RO,0b0
Table 8-404: por_dt_pmsrr attributes,por_dt_pmsrr,[63:1],Reserved,Reserved,RO,-
Table 8-404: por_dt_pmsrr attributes,por_dt_pmsrr,[0],ss_req,Write a 1 to request PMU snapshot,WO,0b0
Table 8-405: por_dt_claim attributes,por_dt_claim,[63:32],clr,Upper half of the claim tag value; enables individual bits to be cleared (write) and returns the current,RW,0b0
Table 8-405: por_dt_claim attributes,por_dt_claim,[31:0],set,Lower half of the claim tag value; allows individual bits to be set (write) and returns the number of,RW,0xffffffff
Table 8-406: por_dt_devaff attributes,por_dt_devaff,[63:0],devaff,Device affinity register,RO,0b0
Table 8-407: por_dt_lsr attributes,por_dt_lsr,[63:35],Reserved,Reserved,RO,-
Table 8-407: por_dt_lsr attributes,por_dt_lsr,[34:32],lsrvalue,Lock status value,RO,0b0
Table 8-407: por_dt_lsr attributes,por_dt_lsr,[31:0],Reserved,Reserved,RO,-
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[63:53],architect,Architect,RO,0b0
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[52],present,Present,RO,0b1
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[51:47],revision,Architecture revision,RO,0b0
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[46:32],archid,Architecture ID,RO,0b0
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[31:8],Reserved,Reserved,RO,-
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[7:6],snid,Secure non-invasive debug,RO,0b10
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[5:4],Reserved,Reserved,RO,-
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[3:2],nsnid,Non-secure non-invasive debug,RO,0b10
Table 8-408: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[1:0],Reserved,Reserved,RO,-
Table 8-409: por_dt_devid attributes,por_dt_devid,[63:0],dt_devid,Device ID,RO,0b0
Table 8-410: por_dt_devtype attributes,por_dt_devtype,[63:40],Reserved,Reserved,RO,-
Table 8-410: por_dt_devtype attributes,por_dt_devtype,[39:36],sub,Sub type,RO,0x4
Table 8-410: por_dt_devtype attributes,por_dt_devtype,[35:32],major,Major type,RO,0x3
Table 8-410: por_dt_devtype attributes,por_dt_devtype,[31:0],Reserved,Reserved,RO,-
Table 8-411: por_dt_pidr45 attributes,por_dt_pidr45,[63:40],Reserved,Reserved,RO,-
Table 8-411: por_dt_pidr45 attributes,por_dt_pidr45,[39:32],pidr5,Peripheral ID 5,RO,0b0
Table 8-411: por_dt_pidr45 attributes,por_dt_pidr45,[31:8],Reserved,Reserved,RO,-
Table 8-411: por_dt_pidr45 attributes,por_dt_pidr45,[7:0],pidr4,Peripheral ID 4,RO,0x4
Table 8-412: por_dt_pidr67 attributes,por_dt_pidr67,[63:40],Reserved,Reserved,RO,-
Table 8-412: por_dt_pidr67 attributes,por_dt_pidr67,[39:32],pidr7,Peripheral ID 7,RO,0b0
Table 8-412: por_dt_pidr67 attributes,por_dt_pidr67,[31:8],Reserved,Reserved,RO,-
Table 8-412: por_dt_pidr67 attributes,por_dt_pidr67,[7:0],pidr6,Peripheral ID 6,RO,0b0
Table 8-413: por_dt_pidr01 attributes,por_dt_pidr01,[63:40],Reserved,Reserved,RO,-
Table 8-413: por_dt_pidr01 attributes,por_dt_pidr01,[39:32],pidr1,Peripheral ID 1,RO,0xb4
Table 8-413: por_dt_pidr01 attributes,por_dt_pidr01,[31:8],Reserved,Reserved,RO,-
Table 8-413: por_dt_pidr01 attributes,por_dt_pidr01,[7:0],pidr0,Peripheral ID 0,RO,0x34
Table 8-414: por_dt_pidr23 attributes,por_dt_pidr23,[63:40],Reserved,Reserved,RO,-
Table 8-414: por_dt_pidr23 attributes,por_dt_pidr23,[39:32],pidr3,Peripheral ID 3,RO,0b0
Table 8-414: por_dt_pidr23 attributes,por_dt_pidr23,[31:8],Reserved,Reserved,RO,-
Table 8-414: por_dt_pidr23 attributes,por_dt_pidr23,[7:0],pidr2,Peripheral ID 2,RO,0x7
Table 8-415: por_dt_cidr01 attributes,por_dt_cidr01,[63:40],Reserved,Reserved,RO,-
Table 8-415: por_dt_cidr01 attributes,por_dt_cidr01,[39:32],cidr1,Component ID 1,RO,0x9f
Table 8-415: por_dt_cidr01 attributes,por_dt_cidr01,[31:8],Reserved,Reserved,RO,-
Table 8-415: por_dt_cidr01 attributes,por_dt_cidr01,[7:0],cidr0,Component ID 0,RO,0xd
Table 8-416: por_dt_cidr23 attributes,por_dt_cidr23,[63:40],Reserved,Reserved,RO,-
Table 8-416: por_dt_cidr23 attributes,por_dt_cidr23,[39:32],cidr3,Component ID 3,RO,0xb1
Table 8-416: por_dt_cidr23 attributes,por_dt_cidr23,[31:8],Reserved,Reserved,RO,-
Table 8-416: por_dt_cidr23 attributes,por_dt_cidr23,[7:0],cidr2,Component ID 2,RO,0x5
Table 8-418: cmn_hns_node_info attributes,cmn_hns_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-418: cmn_hns_node_info attributes,cmn_hns_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-418: cmn_hns_node_info attributes,cmn_hns_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-418: cmn_hns_node_info attributes,cmn_hns_node_info,[15:0],node_type,CMN node type identifier,RO,0x00
Table 8-419: cmn_hns_child_info attributes,cmn_hns_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-419: cmn_hns_child_info attributes,cmn_hns_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-419: cmn_hns_child_info attributes,cmn_hns_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[63:10],Reserved,Reserved,RO,-
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[9],ras,Allow Secure override of the RAS registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[8],pa2setaddr_ctl,Allow Secure override of the PA2SETADDR registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[7],ras_secure_access_override,Allow Secure override of the RAS ERRMISC<n> registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[6],partner_scratch_override,Allows Secure override of the Partenr scratch registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[5],slcsf_dbgrd,Allows Secure override of the SLC/SF debug read registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[4],sam_control,Allows Secure override of the HN-F SAM control registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[3],slc_lock_ways,Allows Secure override of the cache way locking registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[2],ppu,Allows Secure override of the power policy registers,RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[1],cfg_ctl,Allows Secure override of the configuration control register (cmn_hns_cfg_ctl),RW,0b0
Table 8-420: cmn_hns_scr attributes,cmn_hns_scr,[0],qos,Allows Secure override of the QoS registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[63:10],Reserved,Reserved,RO,-
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[9],ras,Allow Root override of the RAS registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[8],pa2setaddr_ctl,Allows Root override of the PA2SETADDR registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[7],ras_secure_access_override,Allows Root override of the RAS ERRMISC<n> registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[6],partner_scratch_override,Allows Root override of the Partner scratch registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[5],slcsf_dbgrd,Allows Root override of the SLC/SF debug read registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[4],sam_control,Allows Root override of the HN-F SAM control registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[3],slc_lock_ways,Allows Root override of the cache way locking registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[2],ppu,Allows Root override of the power policy registers,RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[1],cfg_ctl,Allows Root override of the configuration control register (cmn_hns_cfg_ctl),RW,0b0
Table 8-421: cmn_hns_rcr attributes,cmn_hns_rcr,[0],qos,Allows Root override of the QoS registers,RW,0b0
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[63:60],mpam_s_num_csumon,Number of Secure Cache Storage Usage Monitors for MPAM,RO,0x2
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[59:54],sf_num_ways,Number of cache ways in the SF dependent,RO,Configuration dependent
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[53:48],mpam_ns_num_csumon,Number of Non-Secure Cache Storage Usage Monitors for MPAM,RO,0x8
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[47:44],mpam_s_partid,MPAM Secure supported PARTIDs dependent 0b0000 1 S PARTID 0b0001 Reserved 0b0010 Reserved 0b0011 8 S PARTID 0b0100 16 S PARTID,RO,Configuration dependent
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[43],Reserved,Reserved ‑,RO,-
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[42:39],mpam_ns_partid,MPAM Non-Secure supported PARTIDs dependent 0b0000 1 NS PARTID 0b0001 Reserved 0b0010 Reserved 0b0011 Reserved 0b0100 Reserved 0b0101 32 NS PARTID 0b0110 64 NS PARTID 0b0111 128 NS PARTID 0b1000 256 NS PARTID 0b1001 512 NS PARTID,RO,Configuration dependent
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[38:31],num_poc_entries,Number of POCQ entries,RO,0x0
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[30:23],Reserved,Reserved ‑,RO,-
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[22:20],data_ram_latency,SLC data RAM latency (in cycles) dependent,RO,Configuration dependent
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[19],Reserved,Reserved ‑,RO,-
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[18:16],tag_ram_lat,SLC tag RAM latency (in cycles) dependent,RO,Configuration dependent
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[15:13],Reserved,Reserved ‑,RO,-
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[12:8],slc_num_ways,Number of cache ways in the SLC dependent,RO,Configuration dependent
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[7],Reserved,Reserved ‑,RO,-
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[6:4],sf_size,SF size dependent 0b000 ( 32KB * sf_num_ways) 0b001 ( 64KB * sf_num_ways) 0b010 ( 128KB * sf_num_ways) 0b011 ( 256KB * sf_num_ways) 0b100 ( 512KB * sf_num_ways) 0b101 (1024KB * sf_num_ways) 0b111 (0KB),RO,Configuration dependent
Table 8-422: cmn_hns_unit_info attributes,cmn_hns_unit_info,[3:0],slc_size,SLC size dependent 0b0000 No SLC 0b0001 128KB 0b0010 256KB 0b0011 512KB 0b0100 1MB 0b0101 1.5MB 0b0110 2MB 0b0111 3MB 0b1000 4MB 0b1001 384KB,RO,Configuration dependent
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[63:52],Reserved,Reserved ‑,RO,-
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[51:45],lcnsam_num_nonhashgroup,Number of non hashed regions supported by LCN SAM,RO,0x08
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[44:39],lcnsam_num_htg,Number of hashed regions supported by LCN SAM,RO,0x04
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[38:35],hnsam_custom_regs,Number of customer specific registers for customer implemented logic dependent,RO,Configuration dependent
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[34:30],hnsam_rcomp_lsb,"Defines the minimum size of HTG when POR_HNSAM_RCOMP_EN_PARAM = 1, 20 value defines minimum size dependent as 1MB and 26 value defines minimum size as 64MB",RO,Configuration dependent
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[29],hnsam_rcomp_en,Enable Range based address comparison for HNSAM HTG/Nonhashed groups. Program start address and end address dependent,RO,Configuration dependent
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[28],hnsam_default_hashed_region_en,"Enable default hashed group for HNSAM. To support backward compatible, set this parameter",RO,0x1
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[27:23],hnsam_num_htg_regions,Number of HTG regions supported by the HNSAM dependent,RO,Configuration dependent
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[22:16],hnsam_num_nonhash_regions,Number of non-hashed regions supported by the HNSAM dependent,RO,Configuration dependent
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[15:8],sf_rnf_vector_width,Total Number of bits in RN-F tracking vector in the Snoop Filter (Total SF_VEC_WIDTH = (TOTAL_RN-F/ dependent HNS_MAX_CLUSTER_PARAM)+HNS_SF_ADD_VECTOR_WIDTH),RO,Configuration dependent
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[7:4],Reserved,Reserved ‑,RO,-
Table 8-423: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[3:0],max_rnf_per_cluster,Describes the maximum number of RN-F’s in a single cluster,RO,0x1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[63],mpam_partid_oor_use_default_partid_en,"When set, use Default MPAM PartID for CMAX & CPBM if Request PartID is Out Of Range. Note Override is only for internal use to determine CMAX & CPBM. Original PartID is stored and propogated to SN. Note Default PartID is Zero for each NS/NSE Space.",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[62:61],mpam_softlim_value,"Soft Limit value for MPAM capacity partitioning. 0b00 Soft limit is 0% below hardlimit. 0b01 Soft limit is 3.13% (1/32) below hardlimit 0b10 Soft limit is 6.25% (1/16) below hardlimit 0b11 Soft limit is 9.38% (3/32) below hardlimit NOTE Default is 3.13% below hardlimit. If CMAX value set is at or below 12.5%, soft limit is ignored.",RW,0b01
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[60],dis_rni_dwnstrm_writer_beh,"When set, HN-S doesn’t do SN read for NC requests from RNI/RND when clean data is available in SLC or upstream RNs Only applicable when dwnstrm_writer_present is set",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[59],dwnstrm_writer_present,"When set, HN-S does SN read for NC requests when clean data is available in SLC or upstream RNs",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[58],cmopopa_mc_comp,"When set, HN-F sends completion for CMOPoPA after completion from SN",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[57:55],mpam_ns_rl_csumon_cfg,MPAM Non-Secure/Realm CSUMON configuration based on a combined total of (HNS_MPAM_NS_NUM_CSUMON_PARAM +HNS_MPAM_RL_NUM_CSUMON_PARAM) CSUMONs 0b000 1 CSUMON allocated to Realm; Remaining CSUMONs allocated to Non-Secure 0b001 1 CSUMON allocated to Non-Secure; Remaining CSUMONs allocated to Realm 0b010 1/2 CSUMONs allocated to Non-Secure; 1/2 to Realm. Remaining 1 CSUMON allocated to Non-Secure 0b011 3/4 CSUMONs allocated to Non-Secure; 1/4 to Realm. Remaining 1 CSUMON allocated to Non-Secure 0b100 1/4 CSUMONs allocated to Non-Secure; 3/4 to Realm. Remaining 1 CSUMON allocated to Non-Secure,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[54:52],mpam_ns_rl_partid_cfg,MPAM Non-Secure/Realm PARTID configuration based on a combined total of (HNS_MPAM_NS_PARTID_MAX_PARAM +HNS_MPAM_RL_PARTID_MAX_PARAM) PARTIDs 0b000 1 PARTID allocated to Realm; Remaining PARTIDs allocated to Non-Secure 0b001 1 PARTID allocated to Non-Secure; Remaining PARTIDs allocated to Realm 0b010 1/2 PARTIDs allocated to Non-Secure; 1/2 to Realm. Remaining 1 PARTID allocated to Non-Secure 0b011 3/4 PARTIDs allocated to Non-Secure; 1/4 to Realm. Remaining 1 PARTID allocated to Non-Secure 0b100 1/4 PARTIDs allocated to Non-Secure; 3/4 to Realm. Remaining 1 PARTID allocated to Non-Secure,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[51],slc_victim_clean_tag_transfer_en,"When set, HN-S propagates clean tag to SN when SLC victim has clean tag",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[50:48],Reserved,Reserved ‑,RO,-
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[47],rd_migrate_on_sfmiss,Migrates a read from LCC/SLC if sf miss,RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[46],poison_on_mem_addr_dec_err_en,"When set, set poison in read data for CXL address decode error",RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[45],ue_on_mem_addr_dec_err,Log CXL address decode error as UE in error register,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[44],delay_cacheable_wns_comp,Sends late completion for cacheable WriteNoSnoop,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[43],alloc_on_pcie_wr_ptl,Forces HBT PCIE partial writes to allocate in SLC,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[42:40],Reserved,Reserved ‑,RO,-
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[39],sfbi_snpunique_dis,"Disable SnpUnique when SFBI is allowed to allocate in SLC. When Set, SFBI only sends SnpCleanInvalid. Note Applicable for HBT & LBT both.",RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[38],stash_snp_dis,Disables stashing snoop in HN-S when set to 0b1,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[37],hbt_sfbi_alloc_slc_en,Enable SLC allocation of Implicit WB data from RN due to SF Eviction of HBT line. Note Only Capacity SF Eviction affected.,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[36],metadata_mode_dis,Disables the METADATA features in HN-S when set to 0b1,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[35],Reserved,Reserved ‑,RO,-
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[34],sf_rnf_vec_precise_mode_en,Enables the snoop filter’s precise RN-F vector in clustered mode when set to 0b1,RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[33],sf_rn_cluster_mode_en,Enables the snoop filter clustering of the RN-F ID’s using programmable registers,RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[32],mte_mode_dis,Disables the MTE features in HN-S when set to 0b1. Can only program when POR_CHI_MTE_ENABLE_PARAM is set,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[31],slc_mpamid_as_lru_thread,Use MPAM PARTID as ThreadID for Thread Aware eLRU 0b0 ThreadID is based on LPID+LID for Thread Aware eLRU. 0b1 ThreadID is based on MPAM PARTID+NS for Thread Aware eLRU. Note MPAM PARTID is used only if MPAM is enabled.,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[30],slc_ta_lru_en,"Thread Aware eLRU enable 0b0 ThreadID used for eLRU is zero. 0b1 ThreadID used for eLRU is based on MPAMID or LPID+LID. Note If SLC size is less than 256KB, this bit is ignore.",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[29:28],slc_lru_dualmode_insert_value,Insertion value for Dual mode eLRU NOTE Default is 0b11.,RW,0b11
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[27:26],slc_lru_staticmode_insert_value,Insertion value for Static mode eLRU NOTE Default is 0b10.,RW,0b10
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[25:24],slc_lru_slcsrc_insert_value,Insertion value if SLC source bit is set NOTE Default is 0b00.,RW,0b00
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[23:22],slc_lru_sel_cnt_value,Selection counter value for eLRU to determine which group policy is more effective 0b00 Sel counter is like an 8-bit range; upper limit is 255; middle point is 128 0b01 Sel counter is like a 9-bit range; upper limit is 511; middle point is 256 0b10 Sel counter is like a 10-bit range; upper limit is 1023; middle point is 512 0b11 Sel counter is like an 11-bit range; upper limit is 2047; middle point is 1024 NOTE Default is 10-bit with counter reset to a value of 512.,RW,0b10
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[21:20],slc_lru_set_groups,"Number of sets in monitor group for enhance LRU 0b00 16 0b01 32 0b10 64 0b11 128 NOTE Default is 32 sets per monitor group. If cache size is small (128KB or less), there would be only one set per group.",RW,0b01
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[19],slc_lru_victim_dis,Disable enhanced LRU based victim selection for SLC 0b0 SLC victim selection is based on eLRU. 0b1 SLC victim selection is based on LFSR. NOTE Victim selection for SF is always LFSR-based.,RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[18],slc_mpam_ccap_en,"Enable MPAM Cache Capacity Partitioning for SLC 0b1 Cache Capacity Partitioning is enabled if supported in Hardware. 0b0 Cache Capacity Partitioning is disabled for SLC. NOTE If MPAM is disabled at build time, this bit has no meaning.",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[17],slc_mpam_cpor_en,"Enable MPAM Cache Portion Partitioning for SLC 0b1 Cache Portion Partitioning is enabled if supported in Hardware. 0b0 Cache Portion Partitioning is disabled for SLC. NOTE If MPAM is disabled at build time, this bit has no meaning.",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[16],adv_cbusy_mode_en,Enables the advanced features of HN-S CBusy handling,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[15],dwt_dis,Disables DWT when set,RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[14],Reserved,Reserved ‑,RO,-
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[13],slc_repl_hint_use_en,0b0 Interconnect generated SLC Replacement hints are used for eLRU. 0b1 RN-F provided SLC Replacement hints are used for eLRU.,RW,0b1
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[12],pcmo_pop_en,Terminates PCMO in HN-S when this bit is set to 0b1. PCMO is dropped and dirty data is not flushed,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[11],dmt_dis,Disables DMT when set,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[10],ocm_allways_en,Enables all SLC ways with OCM,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[9],ocm_en,Enables region locking with OCM support,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[8],ncdevcmo_mc_comp_en,"Disables HN-F completion when set NOTE When set, HN-F sends completion for the following transactions received after completion from SN 1. Non-cacheable WriteNoSnp 2. Device WriteNoSnp 3. CMO (cache maintenance operations) CONSTRAINT When this bit is set, por_rni_cfg_ctl.dis_ncwr_stream and por_rnd_cfg_ctl.dis_ncwr_stream must also be set.",RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[7],force_flush_popa_en,Generate PoPA request for SLC and SF flush generated SN writes. CONSTRAINT force_flush_popa_en is valid only if ABF CleanInvalid mode is set.,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[6],force_flush_pcmo_deep_en,Make PCMO request for SLC and SF flush generated SN writes as Deep PCMO. CONSTRAINT hns_force_flush_pcmo_deep_en is valid only if hns_force_flush_pcmo_en bit is set. CONSTRAINT This bit can be set only if ALL SNs in the system support deep attribute.,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[5],force_flush_pcmo_en,Generate PCMO request for SLC and SF flush generated SN writes,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[4],force_flush_ewa0_en,Force SLC and SF flush to use EWA 0 for SN writes,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[3:2],Reserved,Reserved ‑,RO,-
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[1],ncb_wr_alloc_on_hit,Forces non CopyBack write requests to allocate if the line hit in SLC/SF,RW,0b0
Table 8-424: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[0],wlu_alloc_on_hit,Forces WLU requests to allocate if the line hit in SLC,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[63:62],mru_excl_lsc_ctl,MRU Exclusive control for LSC.,RW,0b00
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[61],slc_ecc_pipe_mode_dis,Disables inline ECC pipe mode in SLC. CONSTRAINT Must be programmed at boot time.,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[60],rpu_to_rnsd_en,Enables HN-F to treat ReadPrefUnique ops as ReadNotSharedDirty,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[59],Reserved,Reserved ‑,RO,-
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[58],weoe_to_evict_ls1_en,Enables HN-F to treat WEOE ops as EVICT when LS=1,RW,0b1
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[57],poc_atomic_fwd_dis,Disable the atomic data forwarding in POCQ,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[56],ord_stash_dis,Disables stash operation for ordered write stash requests,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[55],shared_intv_dis,Disables snoop requests to CHIB RN-F with shared copy,RW,0x0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[54:50],spare_aux_ctl_bits,Spare aux control bits for potential ECO fixes.,RW,0b00000
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[49:48],seq_nonabf_entry_limit,Limit number of SEQ Entries used for SF Eviction req. 00 SF Eviction SEQ entry limit is disabled. Default 8 entries are used. 01 Only 2 SF Eviction SEQ entry [1:0] can be used. NOT SUPPORTED FOR HN-S config 10 Only 3 SF Eviction SEQ entry [2:0] can be used. 11 Only 4 SF Eviction SEQ entry [3:0] can be used. Note 0b01 (2 entry) is not supported for HN-S config.,RW,0b00
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[47:46],seq_abf_entry_limit,Limit number of SEQ Entries used for ABF Flush req. 00 ABF SEQ entry limit is disabled. Default 4 entries are used. 01 Only 1 ABF SEQ entry [0:0] can be used. 10 Only 2 ABF SEQ entry [1:0] can be used. 11 Only 3 ABF SEQ entry [2:0] can be used.,RW,0b00
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[45:44],adq_32b_entry_limit,Limit number of ADQ 32B entry for debug purpose. 00 ADQ 32B entry limit is disabled. Default 4 entries are used. 01 Only 1 ADQ 32B entry [0:0] can be used. NOT SUPPORTED FOR HN-S config 10 Only 2 ADQ 32B entry [1:0] can be used. 11 Only 3 ADQ 32B entry [2:0] can be used. Note 0b01 (1 entry) is not supported for HN-S config as one entry needs to be reserved for HBT.,RW,0b00
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[43:42],adq_8b_entry_limit,Limit number of ADQ 8B entry for debug purpose. 00 ADQ 8B entry limit is disabled. Default 8 entries are used. 01 Only 1 ADQ 8B entry [0:0] can be used. NOT SUPPORTED FOR HN-S config 10 Only 2 ADQ 8B entry [1:0] can be used. 11 Only 4 ADQ 8B entry [3:0] can be used. Note 0b01 (1 entry) is not supported for HN-S config as one entry needs to be reserved for HBT.,RW,0b00
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[41],slc_victim_qos_high,SLC victim QoS behavior for SN write request 0b0 Each victim inherits the QoS value of the request which caused it 0b1 All victims use high QoS class (14),RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[40],sf_snp_vec_dis,Disables SF snoop vector when set,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[39:27],Reserved,Reserved ‑,RO,-
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[26],two_rnf_addr_hash_dis,Disable address hash and use single bit (bit 7) to select RN-F interface when 2RNF is supported,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[25],sf_flush_seq_abf_entries_dis,"When set, disables using SEQ ABF entries for PM SF flush",RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[24],Reserved,Reserved ‑,RO,-
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[23],dwt_owo_dis,Disables DWT for OWO requests,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[22],dwt_txreq_byp_dis,Disables DWT TXREQ bypass when set,RW,0b1
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[21],slc_data_ecc_scrub_dis,Disables data single-bit ECC error scrubbing for non-migrating reads when set,RW,0b1
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[20],sf_ecc_scrub_dis,Disables SF tag single-bit ECC error scrubbing when set,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[19],slc_tag_ecc_scrub_dis,Disables SLC tag single-bit ECC error scrubbing when set,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[18],pois_dis,Disables parity error data poison when set,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[17],ecc_dis,Disables SLC and SF ECC generation/detection when set,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[16],poison_intr_en,Enables reporting an interrupt by HN-F when poison is detected at SLC,RW,0x0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[15],dct_dis,Disables DCT when set,RW,0x0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[14],misc_cg_dis,Disables architectural clock gates in hns_misc hierarchy,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[13],sf_dis,Disables SF,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[12],cg_dis,Disables HN-F architectural clock gates,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[11],slc_por_init_dis,Disables SLC and SF initialization on Reset,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[10],Reserved,Reserved ‑,RO,-
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[9],seqreq_coll_dis,-,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[8],likelysh_dis,Disables Likely Shared based allocations,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[7],hns_stash_dis,Disables HN-F stash support,RW,0x0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[6],snp_once_dis,"When set, disables SnpOnce and converts to SnpShared",RW,0x0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[5],non_sh_no_alloc,Disables SLC allocation for non-shareable cacheable transactions when set,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[4],io_read_no_alloc,"When set, disables ReadOnce and ReadNoSnp allocation in SLC from RN-Is",RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[3],pcie_read_no_alloc,"When set, disables ReadOnce and ReadNoSnp allocation in SLC from PCIE",RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[2],no_wu_alloc,Disables WriteUnique/WriteLineUnique allocations in SLC when set,RW,0b0
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[1],honor_ewa,"When set, postpones completion for writes where EWA=0 in the request until HN-F receives completion from MC or SBSX",RW,0b1
Table 8-425: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[0],hns_only_mode,Enables HN-F only mode; disables SLC and SF when set,RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[63:61],Reserved,Reserved ‑,RO,-
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[60],mpam_partid_truncate_en,"MPAM PartID for all address spaces (S, NS, RL, RT) is truncated if PartID value is above HNS_MPAM_NS_PARTID_MAX_PARAM. Note This truncation is only applied for internal use of MPAM PartID. Propogation is not truncated.",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[59],dis_ret2src_to_ha,"When set to 1, Clears RetToSrc for all snoops going to HA",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[58],dis_dct_snp_to_ha,"When set to 1, disables forwarding snoops to HA",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[57],Reserved,Reserved ‑,RO,-
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[56],wu_dbidcomp_en,"When set, HN-S will combine DBID and Comp response for all WriteUnique requests to post SLC/SF lookup and snoops. Only applicable to HBT transactions",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[55],wns_dbidcomp_en,"When set, HN-S will combine DBID and Comp response for all WriteNoSnoop requests to post SLC/SF lookup and snoops",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[54],nc_wns_dbidcomp_en,"When set, HN-S will combine DBID and Comp response for all NC WriteNoSnoop requests to post SLC/SF lookup and snoops",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[53],wrzero_dbidcomp_en,"When set, HN-S will combine DBID and Comp response for all WriteZero requests to post SLC/SF lookup and snoops Only applicable to HBT transactions",RW,0b1
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[52],cmopopa_dis,"When set, HN-F downgrades CleanInvalidPoPA to CleanInvalid",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[51],mru_excl_to_rpu_en,"When set, Excl MRU will send RPU flow when fail and SF hit EU but not self hit",RW,0b1
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[50],seqfifo_alt_mode,HN-S will use alternate mode to select SEQ entries.,RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[49:40],max_snoops_per_ha,HN-S will use the register value instead of the parameter to control Max snoops per HA dependent,RW,Configuration dependent
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[39],Reserved,Reserved ‑,RO,-
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[38],always_dbidcomp_ha_en,"When set, HN-S will combine DBID and Comp response for all writeunique and writenosnoop requests from CXHA to post SLC/SF lookup and snoops",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[37],Reserved,Reserved ‑,RO,-
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[36],mc_wr_l3byp_dis,"When set, disables l3 bypass path to mc request for writes",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[35:29],class_based_pocq_arb_dis,Disables Class based arbitration for various POCQ arbiters. For each 0b0 Use Class based arbitration. 0b1 Use QoS based arbitration. Legacy mode.,RW,0b0000000
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[28],txrsp_comp_bypass_dis,"When set, TXRSP COMP bypass gets disabled for WEOE/EVICT",RW,0b1
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[27],l3_pipe_lookup_arb_pri_dis,"When set to 0b1, L3 pipe arbiter will not give priority to lookup requests over fill requests.",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[26],nonalloc_wr_snpclninv_dis,Disable the snp type of snp_cln_inv on non-allocating writes. Send snp_uniq instead,RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[25],be_all_ones_opt_dis,Disable the optimizations related to BE=1’s hint on WR_PTL from RNI,RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[24:22],sf_debug_way_limit,Limit number of SF ways for debug purpose. 000 SF Way limit is disabled. SF_NUM_WAYS_PARAM determines number of ways supported 001 Only 1 SF way[0:0] can be allocated. NOT SUPPORTED FOR HN-S config 010 Only 2 SF ways[1:0] can be allocated. 011 Only 4 SF ways[3:0] can be allocated. 100 Only 8 SF ways[7:0] can be allocated. 101 Only 12 SF ways[11:0] can be allocated. 110 Only 16 SF ways[15:0] can be allocated. Note HBT/CCG has a reserved way (MSB way) that’s independent of this limit. Note 0b001 (1 entry) is not supported for HN-S config. It’s only supported for LCN or HNF config. Note SF Way Blocking (cmn_hns_sf_cxg_blocked_ways) is not supported when sf_debug_way_limit is non-zero.,RW,0b000
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[21],sf_precise_setway_en,"Enables Precise setway hazard, when set to 0b1",RW,0b1
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[20],mte_memattr_nc_tag_drop_en,"Enables HN-S to drop any dirty tags for Non-Cacheable memory, when set to 0b1",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[19],Reserved,Reserved ‑,RO,-
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[18],mte_no_sn_match,"When set, HN-S does MTE match locally without propagating to SN",RW,0b1
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[17],mte_wrnosnp_txr_tag_drop_en,"When set to 0b1, HN-S will drop clean tags from a WriteNoSnp with tagop Transfer",RW,0b0
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[16],Reserved,Reserved ‑,RO,-
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[15:13],l3_replay_slow_mode_cnt_limit,"L3 arbitration throttle count limit, when enabled. 000 L3 Throttle is enabled after 64 replays 001 L3 Throttle is enabled after 128 replays 010 L3 Throttle is enabled after 256 replays 011 L3 Throttle is enabled after 512 replays 100 L3 Throttle is enabled after 1024 replays 101 L3 Throttle is enabled after 2048 replays 110 L3 Throttle is enabled after 4096 replays 111 L3 Throttle is enabled after 8192 replays",RW,0b101
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[12:11],l3_replay_slow_mode_nonreplay_cnt_limit,Number of required back to back transactions that don’t replay to exit replay mode. 00 Exit slow mode after 8 back to back non-replayed ops 01 Exit slow mode after 16 back to back non-replayed ops 10 Exit slow mode after 32 back to back non-replayed ops 11 Exit slow mode after 64 back to back non-replayed ops,RW,0b01
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[10:9],l3_replay_slow_mode_replay_type,HN-S replay type that will enable slow mode. 00 Replay slow mode is enabled for any replays 01 Replay slow mode is enabled for setway replays 10 Replay slow mode is enabled for seq full replays,RW,0b00
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[8],l3_replay_slow_mode_en,"Enables L3 arbitration slow mode in case of constant replays, when set to 0b1",RW,0b1
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[7:6],l3_frc_slow_mode_exit_limit,Exit L3 pipe slow mode based on cycle count. 00 Slow mode forced exit disabled 01 Exit slow mode 1K cycles after entering slow mode 10 Exit slow mode 2K cycles after entering slow mode 11 Exit slow mode 4K cycles after entering slow mode,RW,0b00
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[5:3],l3_frc_slow_mode_enter_limit,Enter L3 pipe slow mode based on cycle count. 000 Slow mode forced entry disabled 001 Enter slow mode 4K cycles after last slow mode exit 010 Enter slow mode 8K cycles after last slow mode exit 011 Enter slow mode 16K cycles after last slow mode exit 100 Enter slow mode 32K cycles after last slow mode exit 101 Enter slow mode 64K cycles after last slow mode exit 110 Enter slow mode 128K cycles after last slow mode exit 111 Enter slow mode 256K cycles after last slow mode exit,RW,0b000
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[2:1],Reserved,Reserved ‑,RO,-
Table 8-426: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[0],chic_rdnosnpsep_dis,Disables separation of Data and Comp in CHIC mode,RW,0b0
Table 8-427: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[63],cbusy_mtbit_exclude_rni,Exclude RNI sources in multi-source mode,RW,0b0
Table 8-427: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[62:49],Reserved,Reserved ‑,RO,-
Table 8-427: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[48],cbusy_rd_wr_types_en,"When set, CBusy for Reads and Writes are handled independently. The thresholds specified in this register are used for Read request types in POCQ",RW,0b0
Table 8-427: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[47:24],Reserved,Reserved ‑,RO,-
Table 8-427: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[23:16],cbusy_high_limit,POCQ limit for CBusy High,RW,0x18
Table 8-427: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[15:8],cbusy_med_limit,POCQ limit for CBusy Med,RW,0x10
Table 8-427: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[7:0],cbusy_low_limit,POCQ limit for CBusy Low,RW,0x8
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[63:30],Reserved,Reserved ‑,RO,-
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[29:24],txrsp_fastpath_weight,Fastpath response weights for TXRSP channel,RW,0b111111
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[23:22],Reserved,Reserved ‑,RO,-
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[21:16],txrsp_req_retry_weight,Request retry response weights for TXRSP channel,RW,0b000001
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[15:14],Reserved,Reserved ‑,RO,-
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[13:8],txrsp_stgnt_weight,Static Credit Grant response weights for TXRSP channel,RW,0b000001
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[7:6],Reserved,Reserved ‑,RO,-
Table 8-428: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[5:0],txrsp_pocq_weight,POCQ response weights for TXRSP channel,RW,0b000001
Table 8-429: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[63:16],Reserved,Reserved ‑,RO,-
Table 8-429: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[15:8],poc_high_watermark,Number of POCQ entries when it is considered high occupancy,RW,0x18
Table 8-429: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[7:4],Reserved,Reserved ‑,RO,-
Table 8-429: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[3],mt_alt_mode_en,Enable CBusy[2] alternate reporting mode: 0b0 POCQ has requests from more than one source 0b1 POCQ Occupancy is higher that the poc_high_watermark,RW,0b0
Table 8-429: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[2],cbusy_alt_mode_en,"Enalbes an alternate mode of SN CBusy[1:0] capture for mpam_tbl_en=1 mode: 0b0 For each MPAM partID, CBusy[1:0] = SN_CBusy[1:0] 0b1 For each MPAM partID, CBusy[1] = SN’s CBusy[2], CBusy[0] = (SN_CBusy[1] & SN_CBusy[0])",RW,0b0
Table 8-429: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[1],Reserved,Reserved ‑,RO,-
Table 8-429: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[0],mpam_tbl_en,Enables cbusy reporting based on MPAM part ID,RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[63:45],Reserved,Reserved ‑,RO,-
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[44],noncb_wr_alloc_for_ls1,Drive memattr.allocate for Non Copyback writes when LS=1 for LBT requests,RW,0b1
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[43:40],qos_override,QoS override value for LBT requests,RW,0x0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[39],qos_override_en,"When set, QoS value for LBT requests is driven from QoS override value in this register",RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[38],full_be_rmw_en,"When set, LCN issues CleanUnique followed by WriteBackFull for non-allocating full BE and full opcode writes from RNI",RW,0b1
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[37],Reserved,Reserved ‑,RO,-
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[36:25],lcn_ldid,Assigned LDID for LBT TXREQ.,RW,0b000000000000
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[24],lcn_mode,Remove all HBT reservations. Can program to 0b1 when HNS only receives LBT transactions,RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[23],hnf_mode,"When set, HNS is in HNF mode and some reservations are removed. Can program to 0b1 when HNS only receives HBT transactions",RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[22:16],lcc_cmax_allowed,Maximum cache capicity usage in fixed-point fraction of the cache capacity by LBT lines,RW,0b1111111
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[15],Reserved,Reserved ‑,RO,-
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[14:8],slc_cmax_allowed,Maximum cache capicity usage in fixed-point fraction of the cache capacity by HBT lines,RW,0b1111111
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[7:6],Reserved,Reserved ‑,RO,-
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[5],lbt_sfbi_alloc_lcc_en,Enable LCC allocation of Implicit WB data from RN due to SF Eviction of LBT line. Note Only Capacity SF Eviction affected.,RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[4],dirty_victim_non_alloc_en,"When HNS issues dirty CopyBack writes for LCC victim or SFBI, set non-allocating type",RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[3],ds_weoe_no_data_en,"When HNS issues WriteEvictOrEvict downstream, force no data transfer if config bit is set",RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[2],lbt_lb_pbha_downstream_rxdat_en,Takes LB/PBHA values from downstream RXDAT for LBT lines,RW,0b0
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[1],Reserved,Reserved ‑,RO,-
Table 8-430: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[0],lbt_dmt_dis,Disables DMT when set,RW,0b0
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[63:59],Reserved,Reserved ‑,RO,-
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[58],pm_flush_brdcast_snp,Enables broadcast snoop to all local RNFs when PM flushes LBT SF entry. Can program to 0b0 only when it’s guaranteed that no coherence traffic comes to HN-S during PM flush.,RW,0b1
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[57],send_compack_aft_alldat,Enables sending CompAck after all data beats are received,RW,0b0
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[56:55],Reserved,Reserved ‑,RO,-
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[54],cs_lcc_drop_en,Enables LCC to drop clean copy after writing dirty data for CleanShared.,RW,0b1
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[53],Reserved,Reserved ‑,RO,-
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[52],slc_way_reserve_dis,Disables SLC reserved way for HBT lines in HN-S mode and allow LBT lines to take all ways in system cache.,RW,0b1
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[51],lcc_clean_victim_dis,Disables LCC sending clean eviction to Home Node.,RW,0b0
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[50],sf_victim_lcc_lookup_dis,Disables LCC lookup for a SF victim.,RW,0b0
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[49],Reserved,Reserved ‑,RO,-
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[48],txreq_mru_dis,Disables sending MRU opcode downstream. Use RDUNIQ instead,RW,0b0
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[47:33],Reserved,Reserved ‑,RO,-
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[32],lbt_atomic_fwd_dis,Disable the atomic data forwarding in POCQ for LBT atomics,RW,0b0
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[31:30],Reserved,Reserved ‑,RO,-
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[29:20],req_op_downgrade,Downgrades req opcode when set,RW,0x000
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[19:13],Reserved,Reserved ‑,RO,-
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[12:3],snp_opcode_dis,Disables support for RXSNP different snoop opcodes and changes to similar snoop opcode when set,RW,0x000
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[2],stashing_snp_dis,Disables Stashing type of snoops when set for RXSNP,RW,0b1
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[1],forwarding_snp_dis,Disables Forwarding type of snoops when set for RXSNP,RW,0b1
Table 8-431: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[0],lbt_dct_dis,Disables DCT when set,RW,0b0
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[63:24],Reserved,Reserved ‑,RO,-
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[23:22],cplt_func_set_val,Completer Functional value to use when cplt_func_set is set to 1.,RW,0b00
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[21],Reserved,Reserved ‑,RO,-
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[20:18],cplt_type_set_val,Completer Type value to use when cplt_type_set is set to 1. CONSTRAINT Must be set to one of the cache groups,RW,0b101
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[17:16],cplt_dist_set_val,Completer Distance value to use when cplt_dist_set is set to 1.,RW,0b00
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[15:7],Reserved,Reserved ‑,RO,-
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[6],cplt_func_set,Completer Functional Set. Set Completer Functional field to cplt_func_set_val when set to 1,RW,0b0
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[5:3],Reserved,Reserved ‑,RO,-
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[2],cplt_type_set,"Completer Type Set. 0b0 - Reserved, 0b1 - Set Completer Type field to cplt_type_set_val",RW,0b1
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[1],Reserved,Reserved ‑,RO,-
Table 8-432: cmn_hns_datasource_ctl attributes,cmn_hns_datasource_ctl,[0],cplt_dist_set,"Completer Distance Set. 0b0 - Reserved, 0b1 - Set Completer Distance field to cplt_dist_set_val",RW,0b1
Table 8-433: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[31:9],Reserved,Reserved,RO,-
Table 8-433: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[8],dyn_en,Dynamic transition enable,RW,0b0
Table 8-433: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[7:4],op_mode,HN-F operational power mode 0b0011 FAM 0b0010 HAM 0b0001 SFONLY 0b0000 NOSFSLC,RW,0b0
Table 8-433: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[3:0],policy,HN-F power mode policy 0b1000 ON 0b0111 FUNC_RET 0b0010 MEM_RET 0b0000 OFF,RW,0b0
Table 8-434: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[31:9],Reserved,Reserved,RO,-
Table 8-434: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[8],dyn_en_status,Dynamic transition status,RO,0b0
Table 8-434: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[7:4],op_mode_status,HN-F operational mode status 0b0011 FAM 0b0010 HAM 0b0001 SFONLY 0b0000 NOSFSLC,RO,0b0
Table 8-434: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[3:0],pow_status,HN-F power mode status 0b1000 ON 0b0111 FUNC_RET 0b0010 MEM_RET 0b0000 OFF,RO,0b0
Table 8-435: cmn_hns_ppu_misr attributes,cmn_hns_ppu_misr,[31:1],Reserved,Reserved,RO,-
Table 8-435: cmn_hns_ppu_misr attributes,cmn_hns_ppu_misr,[0],pcsmaccept_status,HN-F RAM PCSMACCEPT status,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[31:30],Reserved,Reserved ‑,RO,-
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[29],dyn_wrm_rst_spt,Dynamic warm_rst support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[28],dyn_all_on_spt,Dynamic on support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[27],dyn_fnc_ret_spt,Dynamic func_ret support,RO,0b1
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[26],dyn_full_ret_spt,Dynamic full_ret support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[25],dyn_mem_off_spt,Dynamic mem_off support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[24],dyn_lgc_ret_spt,Dynamic logic_ret support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[23],dyn_mem_ret_emu_spt,Dynamic mem_ret_emu support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[22],dyn_mem_ret_spt,Dynamic mem_ret support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[21],dyn_off_emu_spt,Dynamic off_emu support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[20],dyn_all_off_spt,Dynamic off support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[19],Reserved,Reserved ‑,RO,-
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[18],sta_dbg_recov_spt,Static dbg_recov support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[17],sta_wrm_rst_spt,Static warm_rst support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[16],sta_all_on_spt,Static on support,RO,0b1
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[15],sta_fnc_ret_spt,Static func_ret support,RO,0b1
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[14],sta_full_ret_spt,Static full_ret support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[13],sta_mem_off_spt,Static mem_off support,RO,0b1
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[12],sta_lgc_ret_spt,Static logic_ret support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[11],sta_mem_ret_emu_spt,Static mem_ret_emu support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[10],sta_mem_ret_spt,Static mem_ret support,RO,0b1
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[9],sta_off_emu_spt,Static off_emu support,RO,0b0
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[8],sta_all_off_spt,Static off support,RO,0b1
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[7:4],num_opmodes,Number of operational modes,RO,0b0100
Table 8-436: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[3:0],devchan,Number of device interface channels,RO,0b0
Table 8-437: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[31:4],Reserved,Reserved,RO,-
Table 8-437: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[3],dyn_policy_min_irq_spt,Dynamic minimum policy interrupt support,RO,0b0
Table 8-437: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[2],off_lock_spt,Off and mem_ret lock support,RO,0b0
Table 8-437: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[1],sw_dev_del_config_spt,Software device delay control configuration support,RO,0b0
Table 8-437: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[0],pwr_mode_entry_del_spt,Power mode entry delay support,RO,0b0
Table 8-438: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[31:20],product_id,Implementation identifier,RO,0x434
Table 8-438: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[19:16],variant,Implementation variant,RO,0x0
Table 8-438: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[15:12],revision,Implementation revision,RO,0x0
Table 8-438: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[11:0],implementer,Arm implementation,RO,0x43B
Table 8-439: cmn_hns_ppu_aidr attributes,cmn_hns_ppu_aidr,[31:8],Reserved,Reserved,RO,-
Table 8-439: cmn_hns_ppu_aidr attributes,cmn_hns_ppu_aidr,[7:4],arch_rev_major,PPU architecture major revision,RO,0x1
Table 8-439: cmn_hns_ppu_aidr attributes,cmn_hns_ppu_aidr,[3:0],arch_rev_minor,PPU architecture minor revision,RO,0x1
Table 8-440: cmn_hns_ppu_dyn_ret_threshold attributes,cmn_hns_ppu_dyn_ret_threshold,[63:12],Reserved,Reserved,RO,-
Table 8-440: cmn_hns_ppu_dyn_ret_threshold attributes,cmn_hns_ppu_dyn_ret_threshold,[11:0],dyn_ret_threshold,HN-F RAM idle cycle count threshold,RW,0b0
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[63:32],Reserved,Reserved,RO,-
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[31:28],highhigh_max_qos_val,Maximum value for HighHigh QoS class,RO,0xF
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[27:24],highhigh_min_qos_val,Minimum value for HighHigh QoS class,RO,0xF
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[23:20],high_max_qos_val,Maximum value for High QoS class,RO,0xE
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[19:16],high_min_qos_val,Minimum value for High QoS class,RO,0xC
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[15:12],med_max_qos_val,Maximum value for Medium QoS class,RO,0xB
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[11:8],med_min_qos_val,Minimum value for Medium QoS class,RO,0x8
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[7:4],low_max_qos_val,Maximum value for Low QoS class,RO,0x7
Table 8-441: cmn_hns_qos_band attributes,cmn_hns_qos_band,[3:0],low_min_qos_val,Minimum value for Low QoS class,RO,0x0
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[63:55],Reserved,Reserved ‑,RO,-
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[54:53],CE,Corrected Error recording,RO,0b10
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[52],DE,Deferred Error recording,RO,0b1
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[51:50],Reserved,Reserved ‑,RO,-
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[48:32],Reserved,Reserved ‑,RO,-
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[31],FRX,Feature Register extension.,RO,0b1
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[30:22],Reserved,Reserved ‑,RO,-
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b10
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[15],RP,Repeat counter (valid only when cmn_hns_errfr.CEC != 0b000.),RO,0b1
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[14:12],CEC,Standard corrected error counter,RO,0b100
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b10
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[3:2],Reserved,Reserved ‑,RO,-
Table 8-442: cmn_hns_errfr attributes,cmn_hns_errfr,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[63:33],Reserved,Reserved,RO,-
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[32],par_err_en,Enables external logging parity errors when set to 0b1,RW,0b0
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[31:11],Reserved,Reserved,RO,-
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[10],DUI,Enables error recovery interrupt for deferred error as specified in cmn_hns_errfr.DUI,RW,0b0
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[9],Reserved,Reserved,RO,-
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[8],CFI,Enables fault handling interrupt for corrected error as specified in cmn_hns_errfr.CFI,RW,0b0
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[7:4],Reserved,Reserved,RO,-
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in cmn_hns_errfr.FI,RW,0b0
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[2],UI,Enables error recovery interrupt for uncorrected error as specified in cmn_hns_errfr.UI,RW,0b0
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[1],Reserved,Reserved,RO,-
Table 8-443: cmn_hns_errctlr attributes,cmn_hns_errctlr,[0],ED,Enables error detection as specified in cmn_hns_errfr.ED,RW,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[63:32],Reserved,Reserved,RO,-
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[31],AV,Address register valid,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[30],V,Status register valid,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[29],UE,Uncorrected errors,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[28],ER,Error Reported,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[26],MV,cmn_hns_errmisc<01> valid,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[25:24],CE,Corrected errors,W1C,0b00
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[23],DE,Deferred errors,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[22],PN,Poison,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[19:16],Reserved,Reserved,RO,-
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-444: cmn_hns_errstatus attributes,cmn_hns_errstatus,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-445: cmn_hns_erraddr attributes,cmn_hns_erraddr,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-445: cmn_hns_erraddr attributes,cmn_hns_erraddr,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-445: cmn_hns_erraddr attributes,cmn_hns_erraddr,[61:60],Reserved,Reserved,RO,-
Table 8-445: cmn_hns_erraddr attributes,cmn_hns_erraddr,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-445: cmn_hns_erraddr attributes,cmn_hns_erraddr,[58:52],Reserved,Reserved,RO,-
Table 8-445: cmn_hns_erraddr attributes,cmn_hns_erraddr,[51:0],ADDR,Transaction address,RW,0b0
Table 8-446: cmn_hns_errmisc0 attributes,cmn_hns_errmisc0,[63],OFO,Corrected error counter overflow,RW,0b0
Table 8-446: cmn_hns_errmisc0 attributes,cmn_hns_errmisc0,[62:48],CECO,Corrected ECC error count,RW,0b0
Table 8-446: cmn_hns_errmisc0 attributes,cmn_hns_errmisc0,[47],OFR,Corrected error counter overflow,RW,0b0
Table 8-446: cmn_hns_errmisc0 attributes,cmn_hns_errmisc0,[46:32],CECR,Corrected ECC error count,RW,0b0
Table 8-446: cmn_hns_errmisc0 attributes,cmn_hns_errmisc0,[31:0],Reserved,Reserved,RO,-
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[63],Reserved,Reserved ‑,RO,-
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[62],SETMATCH,Set address match,RW,0b0
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[61],Reserved,Reserved ‑,RO,-
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[60:48],ERRSET,SLC/SF set address for ECC error,RW,0b0
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[47:31],Reserved,Reserved ‑,RO,-
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[30],MULTIWAYERR,Indicate multiple ways have ECC error,RW,0b0
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[29:28],Reserved,Reserved ‑,RO,-
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[27:20],ERRWAY,SLC/SF way ID for ECC error,RW,0b0
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[19:18],Reserved,Reserved ‑,RO,-
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[17:16],OPTYPE,"Error op type 0b00 Writes, CleanShared, Atomics and stash requests with invalid targets 0b01 WriteBack, Evict, and Stash requests with valid target 0b10 CMO 0b11 Other op types",RW,0b00
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[15],Reserved,Reserved ‑,RO,-
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[14:4],SRCID,Error source ID,RW,0b0
Table 8-447: cmn_hns_errmisc1 attributes,cmn_hns_errmisc1,[3:0],ERRSRC,Error source 0b0001 Data single-bit ECC 0b0010 Data double-bit ECC 0b0011 Single-bit ECC overflow 0b0100 Tag single-bit ECC 0b0101 Tag double-bit ECC 0b0111 SF tag single-bit ECC 0b1000 SF tag double-bit ECC 0b1010 Data parity error 0b1011 Data parity and poison 0b1100 NDE,RW,0b0000
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[63:30],Reserved,Reserved,RO,-
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[28],NA,No access required.,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[27:13],Reserved,Reserved,RO,-
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[11],AV,Address syndrome.,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[10],PN,Poison flag,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[9],ER,Error reported flag,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[8],Reserved,Reserved,RO,-
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[7:6],CE,Corrected Error generation.,RO,0b01
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[5],DE,Deferred error generation.,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[4:3],Reserved,Reserved,RO,-
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[1],Reserved,Reserved,RO,-
Table 8-448: cmn_hns_errpfgf attributes,cmn_hns_errpfgf,[0],OF,Overflow flag.,RO,0b1
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[63:32],Reserved,Reserved,RO,-
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[30:13],Reserved,Reserved,RO,-
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[11],AV,Address syndrome.,RW,0b0
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[10],PN,Poison flag,RW,0b0
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[9],ER,Error reported flag,RW,0b0
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[8],Reserved,Reserved,RO,-
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[5],DE,Deferred error generation.,RW,0b0
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[4:3],Reserved,Reserved,RO,-
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[1],Reserved,Reserved,RO,-
Table 8-449: cmn_hns_errpfgctl attributes,cmn_hns_errpfgctl,[0],OF,Overflow flag.,RW,0b0
Table 8-450: cmn_hns_errpfgcdn attributes,cmn_hns_errpfgcdn,[63:32],Reserved,Reserved,RO,-
Table 8-450: cmn_hns_errpfgcdn attributes,cmn_hns_errpfgcdn,[31:0],CDN,Countdown value,RW,0b0
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[63:55],Reserved,Reserved ‑,RO,-
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[54:53],CE,Corrected Error recording,RO,0b10
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[52],DE,Deferred Error recording,RO,0b1
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[51:50],Reserved,Reserved ‑,RO,-
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[48:32],Reserved,Reserved ‑,RO,-
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[31],FRX,Feature Register extension.,RO,0b1
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[30:22],Reserved,Reserved ‑,RO,-
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b10
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[15],RP,Repeat counter (valid only when cmn_hns_errfr_NS.CEC != 0b000.),RO,0b1
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[14:12],CEC,Standard corrected error counter,RO,0b100
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b10
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[3:2],Reserved,Reserved ‑,RO,-
Table 8-451: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[63:11],Reserved,Reserved,RO,-
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[10],DUI,Enables error recovery interrupt for deferred error as specified in cmn_hns_errfr_NS.DUI,RW,0b0
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[9],Reserved,Reserved,RO,-
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[8],CFI,Enables fault handling interrupt for corrected error as specified in cmn_hns_errfr_NS.CFI,RW,0b0
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in cmn_hns_errfr_NS.FI,RW,0b0
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[2],UI,Enables error recovery interrupt for uncorrected error as specified in cmn_hns_errfr_NS.UI,RW,0b0
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[1],Reserved,Reserved,RO,-
Table 8-452: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[0],ED,Enables error detection as specified in cmn_hns_errfr_NS.ED,RW,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[31],AV,Address register valid,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[30],V,Status register valid,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[29],UE,Uncorrected errors,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[28],ER,Error Reported,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[26],MV,cmn_hns_errmisc<01> valid,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[25:24],CE,Corrected errors,W1C,0b00
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[23],DE,Deferred errors,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[22],PN,Poison,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[19:16],Reserved,Reserved,RO,-
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-453: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-454: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-454: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-454: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[61:60],Reserved,Reserved,RO,-
Table 8-454: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-454: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[58:52],Reserved,Reserved,RO,-
Table 8-454: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[51:0],ADDR,Transaction address,RW,0b0
Table 8-455: cmn_hns_errmisc0_NS attributes,cmn_hns_errmisc0_NS,[63],OFO,Corrected error counter overflow,RW,0b0
Table 8-455: cmn_hns_errmisc0_NS attributes,cmn_hns_errmisc0_NS,[62:48],CECO,Corrected ECC error count,RW,0b0
Table 8-455: cmn_hns_errmisc0_NS attributes,cmn_hns_errmisc0_NS,[47],OFR,Corrected error counter overflow,RW,0b0
Table 8-455: cmn_hns_errmisc0_NS attributes,cmn_hns_errmisc0_NS,[46:32],CECR,Corrected ECC error count,RW,0b0
Table 8-455: cmn_hns_errmisc0_NS attributes,cmn_hns_errmisc0_NS,[31:0],Reserved,Reserved,RO,-
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[63],Reserved,Reserved ‑,RO,-
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[62],SETMATCH,Set address match,RW,0b0
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[61],Reserved,Reserved ‑,RO,-
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[60:48],ERRSET,SLC/SF set address for ECC error,RW,0b0
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[47:31],Reserved,Reserved ‑,RO,-
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[30],MULTIWAYERR,Indicate multiple ways have ECC error,RW,0b0
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[29:28],Reserved,Reserved ‑,RO,-
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[27:20],ERRWAY,SLC/SF way ID for ECC error,RW,0b0
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[19:18],Reserved,Reserved ‑,RO,-
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[17:16],OPTYPE,"Error op type 0b00 Writes, CleanShared, Atomics and stash requests with invalid targets 0b01 WriteBack, Evict, and Stash requests with valid target 0b10 CMO 0b11 Other op types",RW,0b00
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[15],Reserved,Reserved ‑,RO,-
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[14:4],SRCID,Error source ID,RW,0b0
Table 8-456: cmn_hns_errmisc1_NS attributes,cmn_hns_errmisc1_NS,[3:0],ERRSRC,Error source 0b0001 Data single-bit ECC 0b0010 Data double-bit ECC 0b0011 Single-bit ECC overflow 0b0100 Tag single-bit ECC 0b0101 Tag double-bit ECC 0b0111 SF tag single-bit ECC 0b1000 SF tag double-bit ECC 0b1010 Data parity error 0b1011 Data parity and poison 0b1100 NDE,RW,0b0000
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[63:30],Reserved,Reserved,RO,-
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[28],NA,No access required.,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[27:13],Reserved,Reserved,RO,-
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[11],AV,Address syndrome.,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[10],PN,Poison flag,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[9],ER,Error reported flag,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[8],Reserved,Reserved,RO,-
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[7:6],CE,Corrected Error generation.,RO,0b01
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[5],DE,Deferred error generation.,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[4:3],Reserved,Reserved,RO,-
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[1],Reserved,Reserved,RO,-
Table 8-457: cmn_hns_errpfgf_NS attributes,cmn_hns_errpfgf_NS,[0],OF,Overflow flag.,RO,0b1
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[63:32],Reserved,Reserved,RO,-
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[30:13],Reserved,Reserved,RO,-
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[11],AV,Address syndrome.,RW,0b0
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[10],PN,Poison flag,RW,0b0
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[9],ER,Error reported flag,RW,0b0
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[8],Reserved,Reserved,RO,-
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[5],DE,Deferred error generation.,RW,0b0
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[4:3],Reserved,Reserved,RO,-
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[1],Reserved,Reserved,RO,-
Table 8-458: cmn_hns_errpfgctl_NS attributes,cmn_hns_errpfgctl_NS,[0],OF,Overflow flag.,RW,0b0
Table 8-459: cmn_hns_errpfgcdn_NS attributes,cmn_hns_errpfgcdn_NS,[63:32],Reserved,Reserved,RO,-
Table 8-459: cmn_hns_errpfgcdn_NS attributes,cmn_hns_errpfgcdn_NS,[31:0],CDN,Countdown value,RW,0b0
Table 8-460: cmn_hns_errcapctl attributes,cmn_hns_errcapctl,[63:2],Reserved,Reserved,RO,-
Table 8-460: cmn_hns_errcapctl attributes,cmn_hns_errcapctl,[1],secure_capture_control,Secure Capture Control 0b0 Transaction with secure PAS captured in root error record 0b1 Transaction with secure PAS captured in non-secure error record,RW,0b0
Table 8-460: cmn_hns_errcapctl attributes,cmn_hns_errcapctl,[0],realm_capture_control,Realm Capture Control 0b0 Transaction with realm PAS captured in root error record 0b1 Transaction with realm PAS captured in non-secure error record,RW,0b0
Table 8-461: cmn_hns_errgsr attributes,cmn_hns_errgsr,[63:2],Reserved,Reserved,RO,-
Table 8-461: cmn_hns_errgsr attributes,cmn_hns_errgsr,[1:0],status,"Read-only copy of {ERR<n>STATUS_NS.V, ERR<n>STATUS.V}",RO,0b0
Table 8-462: cmn_hns_erriidr attributes,cmn_hns_erriidr,[63:32],Reserved,Reserved,RO,-
Table 8-462: cmn_hns_erriidr attributes,cmn_hns_erriidr,[31:20],productID,Product Part number,RO,0x0
Table 8-462: cmn_hns_erriidr attributes,cmn_hns_erriidr,[19:16],variant,Component major revision,RO,0x0
Table 8-462: cmn_hns_erriidr attributes,cmn_hns_erriidr,[15:12],revision,Component minor revision,RO,0x0
Table 8-462: cmn_hns_erriidr attributes,cmn_hns_erriidr,[11:8],implementer_h,Implementer[10:7],RO,0x4
Table 8-462: cmn_hns_erriidr attributes,cmn_hns_erriidr,[7],Reserved,Reserved,RO,-
Table 8-462: cmn_hns_erriidr attributes,cmn_hns_erriidr,[6:0],implementer_l,Implementer[6:0],RO,0x3B
Table 8-463: cmn_hns_errdevaff attributes,cmn_hns_errdevaff,[63:0],devaff,Device affinity register,RO,0b0
Table 8-464: cmn_hns_errdevarch attributes,cmn_hns_errdevarch,[63:53],architect,Architect,RO,0x23B
Table 8-464: cmn_hns_errdevarch attributes,cmn_hns_errdevarch,[52],present,Present,RO,0b1
Table 8-464: cmn_hns_errdevarch attributes,cmn_hns_errdevarch,[51:48],archrevision,Architecture revision,RO,0b1
Table 8-464: cmn_hns_errdevarch attributes,cmn_hns_errdevarch,[47:44],archver,Architecture Version,RO,0x0
Table 8-464: cmn_hns_errdevarch attributes,cmn_hns_errdevarch,[43:32],archpart,Architecture Part,RO,0xA00
Table 8-464: cmn_hns_errdevarch attributes,cmn_hns_errdevarch,[31:0],Reserved,Reserved ‑,RO,-
Table 8-465: cmn_hns_errdevid attributes,cmn_hns_errdevid,[63:16],Reserved,Reserved,RO,-
Table 8-465: cmn_hns_errdevid attributes,cmn_hns_errdevid,[15:0],num,Number of error records,RO,0x2
Table 8-466: cmn_hns_errpidr45 attributes,cmn_hns_errpidr45,[63:8],Reserved,Reserved,RO,-
Table 8-466: cmn_hns_errpidr45 attributes,cmn_hns_errpidr45,[7:4],size,Size of the RAS component. 0x0 means 4K block,RO,0x0
Table 8-466: cmn_hns_errpidr45 attributes,cmn_hns_errpidr45,[3:0],des_2,Designer bit[10:7],RO,0x4
Table 8-467: cmn_hns_errpidr01 attributes,cmn_hns_errpidr01,[63:40],Reserved,Reserved,RO,-
Table 8-467: cmn_hns_errpidr01 attributes,cmn_hns_errpidr01,[39:36],des_0,Designer bit[3:0],RO,0xb
Table 8-467: cmn_hns_errpidr01 attributes,cmn_hns_errpidr01,[35:32],part_1,Product ID Part 1,RO,0x0
Table 8-467: cmn_hns_errpidr01 attributes,cmn_hns_errpidr01,[31:8],Reserved,Reserved,RO,-
Table 8-467: cmn_hns_errpidr01 attributes,cmn_hns_errpidr01,[7:0],part_0,Product ID Part 0,RO,0x0
Table 8-468: cmn_hns_errpidr23 attributes,cmn_hns_errpidr23,[63:4],Reserved,Reserved,RO,-
Table 8-468: cmn_hns_errpidr23 attributes,cmn_hns_errpidr23,[3],jedec,JEDEC-assigned JEP106 implementer code is used.,RO,0b1
Table 8-468: cmn_hns_errpidr23 attributes,cmn_hns_errpidr23,[2:0],des_1,Designer bit[6:4],RO,0x3
Table 8-469: cmn_hns_errcidr01 attributes,cmn_hns_errcidr01,[63:40],Reserved,Reserved,RO,-
Table 8-469: cmn_hns_errcidr01 attributes,cmn_hns_errcidr01,[39:36],comp_class,Component Class,RO,0xF
Table 8-469: cmn_hns_errcidr01 attributes,cmn_hns_errcidr01,[35:32],prmbl_1,PRMBL_1,RO,0x0
Table 8-469: cmn_hns_errcidr01 attributes,cmn_hns_errcidr01,[31:8],Reserved,Reserved,RO,-
Table 8-469: cmn_hns_errcidr01 attributes,cmn_hns_errcidr01,[7:0],prmbl_0,PRMBL_0,RO,0xD
Table 8-470: cmn_hns_errcidr23 attributes,cmn_hns_errcidr23,[63:40],Reserved,Reserved,RO,-
Table 8-470: cmn_hns_errcidr23 attributes,cmn_hns_errcidr23,[39:32],prmbl_3,PRMBL_3,RO,0xB1
Table 8-470: cmn_hns_errcidr23 attributes,cmn_hns_errcidr23,[31:8],Reserved,Reserved,RO,-
Table 8-470: cmn_hns_errcidr23 attributes,cmn_hns_errcidr23,[7:0],prmbl_2,PRMBL_2,RO,0x5
Table 8-471: cmn_hns_err_inj attributes,cmn_hns_err_inj,[63:27],Reserved,Reserved,RO,-
Table 8-471: cmn_hns_err_inj attributes,cmn_hns_err_inj,[26:16],err_inj_srcid,RN source ID for read access which results in a SLC miss; does not report subordinate error or error to,RW,0x0
Table 8-471: cmn_hns_err_inj attributes,cmn_hns_err_inj,[15:9],Reserved,Reserved,RO,-
Table 8-471: cmn_hns_err_inj attributes,cmn_hns_err_inj,[8:4],err_inj_lpid,LPID used to match for error injection,RW,0x0
Table 8-471: cmn_hns_err_inj attributes,cmn_hns_err_inj,[3:1],Reserved,Reserved,RO,-
Table 8-471: cmn_hns_err_inj attributes,cmn_hns_err_inj,[0],err_inj_en,Enables error injection and report,RW,0b0
Table 8-472: cmn_hns_byte_par_err_inj attributes,cmn_hns_byte_par_err_inj,[63:5],Reserved,Reserved,RO,-
Table 8-472: cmn_hns_byte_par_err_inj attributes,cmn_hns_byte_par_err_inj,[4:0],byte_par_err_inj,"Specifies a byte lane; once this register is written, a byte parity error is injected in the specified byte lane on the next SLC hit; the error will be injected in all data flits on specified byte (0 to 31)",WO,0x0
Table 8-473: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[63:16],Reserved,Reserved ‑,RO,-
Table 8-473: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[15:8],num_hns,Number of HN-Fs in NUMA (non-uniform memory access) region dependent,RW,Configuration dependent
Table 8-473: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[7:4],Reserved,Reserved ‑,RO,-
Table 8-473: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[3:0],ways,"Number of SLC ways locked (1, 2, 4, 8, 12)",RW,0b0
Table 8-474: cmn_hns_slc_lock_base0 attributes,cmn_hns_slc_lock_base0,[63],base0_vld,Lock region 0 base valid,RW,0b0
Table 8-474: cmn_hns_slc_lock_base0 attributes,cmn_hns_slc_lock_base0,[62:52],Reserved,Reserved,RO,-
Table 8-474: cmn_hns_slc_lock_base0 attributes,cmn_hns_slc_lock_base0,[51:0],base0,Lock region 0 base address,RW,0b0
Table 8-475: cmn_hns_slc_lock_base1 attributes,cmn_hns_slc_lock_base1,[63],base1_vld,Lock region 1 base valid,RW,0b0
Table 8-475: cmn_hns_slc_lock_base1 attributes,cmn_hns_slc_lock_base1,[62:52],Reserved,Reserved,RO,-
Table 8-475: cmn_hns_slc_lock_base1 attributes,cmn_hns_slc_lock_base1,[51:0],base1,Lock region 1 base address,RW,0b0
Table 8-476: cmn_hns_slc_lock_base2 attributes,cmn_hns_slc_lock_base2,[63],base2_vld,Lock region 2 base valid,RW,0b0
Table 8-476: cmn_hns_slc_lock_base2 attributes,cmn_hns_slc_lock_base2,[62:52],Reserved,Reserved,RO,-
Table 8-476: cmn_hns_slc_lock_base2 attributes,cmn_hns_slc_lock_base2,[51:0],base2,Lock region 2 base address,RW,0b0
Table 8-477: cmn_hns_slc_lock_base3 attributes,cmn_hns_slc_lock_base3,[63],base3_vld,Lock region 3 base valid,RW,0b0
Table 8-477: cmn_hns_slc_lock_base3 attributes,cmn_hns_slc_lock_base3,[62:52],Reserved,Reserved,RO,-
Table 8-477: cmn_hns_slc_lock_base3 attributes,cmn_hns_slc_lock_base3,[51:0],base3,Lock region 3 base address,RW,0b0
Table 8-478: cmn_hns_rni_region_vec attributes,cmn_hns_rni_region_vec,[63:32],Reserved,Reserved,RO,-
Table 8-478: cmn_hns_rni_region_vec attributes,cmn_hns_rni_region_vec,[31:0],rni_region_vec,Bit vector mask; identifies which logical IDs of the RN-Is to allocate to the locked region NOTE Must be set to 0b0 if range-based region locking or OCM is enabled.,RW,0b0
Table 8-479: cmn_hns_rnd_region_vec attributes,cmn_hns_rnd_region_vec,[63:32],Reserved,Reserved,RO,-
Table 8-479: cmn_hns_rnd_region_vec attributes,cmn_hns_rnd_region_vec,[31:0],rnd_region_vec,Bit vector mask; identifies which logical IDs of the RN-Ds to allocate to the locked region NOTE Must be set to 0b0 if range-based region locking or OCM is enabled.,RW,0b0
Table 8-480: cmn_hns_rnf_region_vec attributes,cmn_hns_rnf_region_vec,[63:0],rnf_region_vec,Bit vector mask; identifies which logical IDs of the RN-Fs to allocate to the locked region,RW,0b0
Table 8-481: cmn_hns_rnf_region_vec1 attributes,cmn_hns_rnf_region_vec1,[63:0],rnf_region_vec1,Bit vector mask; identifies which logical IDs of the RN-Fs to allocate to the locked region NOTE Must be 0b0 if range-based region locking or OCM is enabled.,RW,0b0
Table 8-482: cmn_hns_slcway_partition0_rnf_vec attributes,cmn_hns_slcway_partition0_rnf_vec,[63:0],rnf_vec0,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-483: cmn_hns_slcway_partition1_rnf_vec attributes,cmn_hns_slcway_partition1_rnf_vec,[63:0],rnf_vec1,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-484: cmn_hns_slcway_partition2_rnf_vec attributes,cmn_hns_slcway_partition2_rnf_vec,[63:0],rnf_vec2,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-485: cmn_hns_slcway_partition3_rnf_vec attributes,cmn_hns_slcway_partition3_rnf_vec,[63:0],rnf_vec3,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-486: cmn_hns_slcway_partition0_rnf_vec1 attributes,cmn_hns_slcway_partition0_rnf_vec1,[63:0],rnf_vec4,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-487: cmn_hns_slcway_partition1_rnf_vec1 attributes,cmn_hns_slcway_partition1_rnf_vec1,[63:0],rnf_vec5,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-488: cmn_hns_slcway_partition2_rnf_vec1 attributes,cmn_hns_slcway_partition2_rnf_vec1,[63:0],rnf_vec6,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-489: cmn_hns_slcway_partition3_rnf_vec1 attributes,cmn_hns_slcway_partition3_rnf_vec1,[63:0],rnf_vec7,Bit vector mask; identifies which logical IDs of the RN-F can allocate,RW,0xFFFFFFFFFFFFFFFF
Table 8-490: cmn_hns_slcway_partition0_rni_vec attributes,cmn_hns_slcway_partition0_rni_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-490: cmn_hns_slcway_partition0_rni_vec attributes,cmn_hns_slcway_partition0_rni_vec,[31:0],rni_vec0,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-491: cmn_hns_slcway_partition1_rni_vec attributes,cmn_hns_slcway_partition1_rni_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-491: cmn_hns_slcway_partition1_rni_vec attributes,cmn_hns_slcway_partition1_rni_vec,[31:0],rni_vec1,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-492: cmn_hns_slcway_partition2_rni_vec attributes,cmn_hns_slcway_partition2_rni_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-492: cmn_hns_slcway_partition2_rni_vec attributes,cmn_hns_slcway_partition2_rni_vec,[31:0],rni_vec2,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-493: cmn_hns_slcway_partition3_rni_vec attributes,cmn_hns_slcway_partition3_rni_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-493: cmn_hns_slcway_partition3_rni_vec attributes,cmn_hns_slcway_partition3_rni_vec,[31:0],rni_vec3,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-494: cmn_hns_slcway_partition0_rnd_vec attributes,cmn_hns_slcway_partition0_rnd_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-494: cmn_hns_slcway_partition0_rnd_vec attributes,cmn_hns_slcway_partition0_rnd_vec,[31:0],rnd_vec0,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-495: cmn_hns_slcway_partition1_rnd_vec attributes,cmn_hns_slcway_partition1_rnd_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-495: cmn_hns_slcway_partition1_rnd_vec attributes,cmn_hns_slcway_partition1_rnd_vec,[31:0],rnd_vec1,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-496: cmn_hns_slcway_partition2_rnd_vec attributes,cmn_hns_slcway_partition2_rnd_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-496: cmn_hns_slcway_partition2_rnd_vec attributes,cmn_hns_slcway_partition2_rnd_vec,[31:0],rnd_vec2,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-497: cmn_hns_slcway_partition3_rnd_vec attributes,cmn_hns_slcway_partition3_rnd_vec,[63:32],Reserved,Reserved ‑,RO,-
Table 8-497: cmn_hns_slcway_partition3_rnd_vec attributes,cmn_hns_slcway_partition3_rnd_vec,[31:0],rnd_vec3,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate,RW,0xFFFFFFFF
Table 8-498: cmn_hns_rn_region_lock attributes,cmn_hns_rn_region_lock,[63:2],Reserved,Reserved,RO,-
Table 8-498: cmn_hns_rn_region_lock attributes,cmn_hns_rn_region_lock,[1],rn_pick_locked_ways_only,Specifies which ways the programmed RNs can allocate new cache lines to 0b0 Programmed RN will choose all ways including locked 0b1 Programmed RN will only allocate in locked ways,RW,0b0
Table 8-498: cmn_hns_rn_region_lock attributes,cmn_hns_rn_region_lock,[0],rn_region_lock_en,Enables SRC-based region locking 0b0 SRC based way locking is disabled 0b1 SRC based way locking is enabled,RW,0b0
Table 8-499: cmn_hns_sf_cxg_blocked_ways attributes,cmn_hns_sf_cxg_blocked_ways,[63:2],Reserved,Reserved,RO,-
Table 8-499: cmn_hns_sf_cxg_blocked_ways attributes,cmn_hns_sf_cxg_blocked_ways,[1:0],sf_blocked_ways,Number of SF ways blocked from remote chips to be able to use in CML mode.,RW,0b00
Table 8-500: cmn_hns_cxg_ha_metadata_exclusion_list attributes,cmn_hns_cxg_ha_metadata_exclusion_list,[63:32],Reserved,Reserved ‑,RO,-
Table 8-500: cmn_hns_cxg_ha_metadata_exclusion_list attributes,cmn_hns_cxg_ha_metadata_exclusion_list,[31:0],cxg_ha_vec,Bit vector mask; identifies which logical IDs of the CXG HA does not support metadata,RW,0x00000000
Table 8-501: cmn_hns_cxg_ha_snp_throttle_disable_list attributes,cmn_hns_cxg_ha_snp_throttle_disable_list,[63:32],Reserved,Reserved ‑,RO,-
Table 8-501: cmn_hns_cxg_ha_snp_throttle_disable_list attributes,cmn_hns_cxg_ha_snp_throttle_disable_list,[31:0],cxg_ha_vec,Bit vector mask; identifies which logical IDs of the CXG HA do not require snoops to be,RW,0x00000000
Table 8-502: cmn_hns_cxg_ha_smp_exclusion_list attributes,cmn_hns_cxg_ha_smp_exclusion_list,[63:32],Reserved,Reserved ‑,RO,-
Table 8-502: cmn_hns_cxg_ha_smp_exclusion_list attributes,cmn_hns_cxg_ha_smp_exclusion_list,[31:0],cxg_ha_vec,Bit vector mask; identifies which logical IDs of the CXG HA does not connect to SMP CCIX link,RW,0x00000000
Table 8-503: hn_sam_hash_addr_mask_reg attributes,hn_sam_hash_addr_mask_reg,[63:52],Reserved,Reserved ‑,RO,-
Table 8-503: hn_sam_hash_addr_mask_reg attributes,hn_sam_hash_addr_mask_reg,[51:6],addr_mask,Address mask applied before hashing,RW,0x3FFFFFFFFFFF
Table 8-503: hn_sam_hash_addr_mask_reg attributes,hn_sam_hash_addr_mask_reg,[5:0],Reserved,Reserved ‑,RO,-
Table 8-504: hn_sam_region_cmp_addr_mask_reg attributes,hn_sam_region_cmp_addr_mask_reg,[63:52],Reserved,Reserved ‑,RO,-
Table 8-504: hn_sam_region_cmp_addr_mask_reg attributes,hn_sam_region_cmp_addr_mask_reg,[51:16],addr_mask,Address mask applied before memory region compare,RW,0xFFFFFFFFF
Table 8-504: hn_sam_region_cmp_addr_mask_reg attributes,hn_sam_region_cmp_addr_mask_reg,[15:0],Reserved,Reserved ‑,RO,-
Table 8-505: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[63],valid,Default hashed region valid,RW,0x1
Table 8-505: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[62:56],size,Default hashed region 0 size,RW,0x7F
Table 8-505: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[55:52],Reserved,Reserved,RO,-
Table 8-505: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[51:20],base_addr,"Bits [51:20] of base address of the range, LSB bit is defined by the parameter",RW,0x0
Table 8-505: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[19:0],Reserved,Reserved,RO,-
Table 8-506: cmn_hns_sam_cfg2_def_hashed_region attributes,cmn_hns_sam_cfg2_def_hashed_region,[63:52],Reserved,Reserved ‑,RO,-
Table 8-506: cmn_hns_sam_cfg2_def_hashed_region attributes,cmn_hns_sam_cfg2_def_hashed_region,[51:20],end_addr,"Bits [51:20] of end address of the range, LSB bit is defined by the parameter",RW,0xFFFFFFFF
Table 8-506: cmn_hns_sam_cfg2_def_hashed_region attributes,cmn_hns_sam_cfg2_def_hashed_region,[19:0],Reserved,Reserved ‑,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[63],hn_cfg_sam_inv_top_address_bit,"Inverts the top address bit (hn_cfg_sam_top_address_bit1 if 3-SN, hn_cfg_sam_top_address_bit2 if 6-SN) NOTE Can only be used when the address map does not have unique address bit combinations.",RW,0x0
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[62],Reserved,Reserved,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[61:56],hn_cfg_sam_top_address_bit2,Bit position of top_address_bit2; used for address hashing in 6-SN configuration,RW,0x00
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[55:54],Reserved,Reserved,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[53:48],hn_cfg_sam_top_address_bit1,Bit position of top_address_bit1; used for address hashing in 3-SN/6-SN configuration,RW,0x00
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[47:46],Reserved,Reserved,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[45:40],hn_cfg_sam_top_address_bit0,Bit position of top_address_bit0; used for address hashing in 3-SN/6-SN configuration,RW,0x00
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[39],Reserved,Reserved,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[38],hn_cfg_five_sn_en,Enables 5-SN configuration,RW,0b0
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[37],hn_cfg_six_sn_en,Enables 6-SN configuration,RW,0b0
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[36],hn_cfg_three_sn_en,Enables 3-SN configuration,RW,0b0
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[35],Reserved,Reserved,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[34:24],hn_cfg_sn2_nodeid,SN 2 node ID,RW,0x0
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[23],Reserved,Reserved,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[22:12],hn_cfg_sn1_nodeid,SN 1 node ID,RW,0x0
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[11],Reserved,Reserved,RO,-
Table 8-507: cmn_hns_sam_control attributes,cmn_hns_sam_control,[10:0],hn_cfg_sn0_nodeid,SN 0 node ID,RW,0x0
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[63:12],Reserved,Reserved,RO,-
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[11:8],hn_cfg_sa_device_interleave_cntl,"controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address bits 0x0 64B Interleaved (CXSA), [52:6] - arithmetic modulo 0x1 128B Interleaved (CXSA), [52:7] - arithmetic modulo 0x2 256B Interleaved (CXSA), [52:8] - arithmetic modulo 0x3 512B Interleaved (CXSA), [52:9] - arithmetic modulo 0x4 1KB Interleaved (CXSA), [52:10] - arithmetic modulo 0x5 2KB Interleaved (CXSA), [52:11] - arithmetic modulo 0x6 4KB Interleaved (CXSA), [52:12] - arithmetic modulo 0x7 8KB Interleaved (CXSA), [52:13] - arithmetic modulo 0x8 16KB Interleaved (CXSA), [52:14] - arithmetic modulo 0x9 Reserved (CXSA), [52:15] - arithmetic modulo Others Reserved",RW,0b0
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[7:5],Reserved,Reserved,RO,-
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[4],hn_cfg_arithmetic_modulo_6sn_en,Enables 6-SN configuration (Arithmetic Modulo),RW,0b0
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[3],hn_cfg_arithmetic_modulo_3sn_en,Enables 3-SN configuration (Arithmetic Modulo),RW,0b0
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[2],hn_cfg_eight_sn_en,Enables 8-SN configuration,RW,0b0
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[1],hn_cfg_four_sn_en,Enables 4-SN configuration,RW,0b0
Table 8-508: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[0],hn_cfg_two_sn_en,Enables 2-SN configuration,RW,0b0
Table 8-509: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[63],valid,Memory region 0 valid,RW,0x0
Table 8-509: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[62:52],Reserved,Reserved,RO,-
Table 8-509: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[51:20],base_addr,Base address of memory region 0,RW,0x0
Table 8-509: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[19],Reserved,Reserved,RO,-
Table 8-509: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[18:12],size,Memory region 0 size,RW,0x0
Table 8-509: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[11],Reserved,Reserved,RO,-
Table 8-509: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[10:0],range0_nodeid,Memory region 0 target node ID,RW,0x0
Table 8-510: cmn_hns_sam_memregion0_end_addr attributes,cmn_hns_sam_memregion0_end_addr,[63:52],Reserved,Reserved,RO,-
Table 8-510: cmn_hns_sam_memregion0_end_addr attributes,cmn_hns_sam_memregion0_end_addr,[51:20],end_addr,End address of memory region 0,RW,0x0
Table 8-510: cmn_hns_sam_memregion0_end_addr attributes,cmn_hns_sam_memregion0_end_addr,[19:0],Reserved,Reserved,RO,-
Table 8-511: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[63],valid,Memory region 1 valid,RW,0x0
Table 8-511: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[62:52],Reserved,Reserved,RO,-
Table 8-511: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[51:20],base_addr,Base address of memory region 1 CONSTRAINT Must be an integer multiple of region size.,RW,0x0
Table 8-511: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[19],Reserved,Reserved,RO,-
Table 8-511: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[18:12],size,"Memory region 1 size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0x0
Table 8-511: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[11],Reserved,Reserved,RO,-
Table 8-511: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[10:0],range1_nodeid,Memory region 1 target node ID,RW,0x0
Table 8-512: cmn_hns_sam_memregion1_end_addr attributes,cmn_hns_sam_memregion1_end_addr,[63:52],Reserved,Reserved,RO,-
Table 8-512: cmn_hns_sam_memregion1_end_addr attributes,cmn_hns_sam_memregion1_end_addr,[51:20],end_addr,End address of memory region 1,RW,0x0
Table 8-512: cmn_hns_sam_memregion1_end_addr attributes,cmn_hns_sam_memregion1_end_addr,[19:0],Reserved,Reserved,RO,-
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[63:48],Reserved,Reserved,RO,-
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[47],range1_sn_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[46],range1_sn_is_chic,Indicates that the range 1 SN is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[45],range1_sn_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for range 1 SN when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[44],range1_sn_pcmo_prop_dis,Disables PCMO (persistent CMO) propagation for range 1 SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[43],range1_sn_cmo_prop_en,Enables CMO propagation for range 1 SN,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[42],range1_sn_128b,Data width of range 1 SN 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[41],range0_sn_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[40],range0_sn_is_chic,Indicates that the range 0 SN is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[39],range0_sn_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for range 0 SN when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[38],range0_sn_pcmo_prop_dis,Disables PCMO (persistent CMO) propagation for range 0 SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[37],range0_sn_cmo_prop_en,Enables CMO propagation for range 0 SN,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[36],range0_sn_128b,Data width of range 0 SN 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[35],sn5_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[34],sn5_sn_is_chic,Indicates that SN5 is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[33],sn5_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 5 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[32],sn5_pcmo_prop_dis,Disables PCMO propagation for SN 5 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[31],sn5_cmo_prop_en,Enables CMO propagation for SN 5 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[30],sn5_128b,Data width of SN 5 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[29],sn4_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[28],sn4_sn_is_chic,Indicates that SN4 is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[27],sn4_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 4 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[26],sn4_pcmo_prop_dis,Disables PCMO propagation for SN 4 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[25],sn4_cmo_prop_en,Enables CMO propagation for SN 4 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[24],sn4_128b,Data width of SN 4 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[23],sn3_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[22],sn3_sn_is_chic,Indicates that SN3 is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[21],sn3_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 3 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[20],sn3_pcmo_prop_dis,Disables PCMO propagation for SN 3 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[19],sn3_cmo_prop_en,Enables CMO propagation for SN 3 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[18],sn3_128b,Data width of SN 3 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[17],sn2_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[16],sn2_sn_is_chic,Indicates that SN2 is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[15],sn2_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 2 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[14],sn2_pcmo_prop_dis,Disables PCMO propagation for SN 2 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[13],sn2_cmo_prop_en,Enables CMO propagation for SN 2 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[12],sn2_128b,Data width of SN 2 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[11],sn1_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[10],sn1_sn_is_chic,Indicates that SN1 is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[9],sn1_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 1 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[8],sn1_pcmo_prop_dis,Disables PCMO propagation for SN 1 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[7],sn1_cmo_prop_en,Enables CMO propagation for SN 1 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[6],sn1_128b,Data width of SN 1 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[5],sn0_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[4],sn0_sn_is_chic,Indicates that SN0 is a CHI-C SN when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[3],sn0_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 0 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[2],sn0_pcmo_prop_dis,Disables PCMO propagation for SN 0 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[1],sn0_cmo_prop_en,Enables CMO propagation for SN 0 when set,RW,0b0
Table 8-513: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[0],sn0_128b,Data width of SN 0 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[63],Reserved,Reserved,RO,-
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[62:60],hn_hash_addr_bits_sel,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[59],Reserved,Reserved,RO,-
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[58:48],hn_cfg_sn7_nodeid,SN 7 node ID,RW,0x0
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[47],Reserved,Reserved,RO,-
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[46:36],hn_cfg_sn6_nodeid,SN 6 node ID,RW,0x0
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[35],Reserved,Reserved,RO,-
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[34:24],hn_cfg_sn5_nodeid,SN 5 node ID,RW,0x0
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[23],Reserved,Reserved,RO,-
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[22:12],hn_cfg_sn4_nodeid,SN 4 node ID,RW,0x0
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[11],Reserved,Reserved,RO,-
Table 8-514: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[10:0],hn_cfg_sn3_nodeid,SN 3 node ID,RW,0x0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[63:62],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[61],range1_sn_is_chig,Range 1 SN supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[60],range1_sn_full_data_wr_en,HNS implements always sending 64B write for Range 1 SN when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[59],range1_sn_is_chif,Range 1 SN supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[58],range1_sn_metadata_dis,HNS implements metadata termination flow for Range 1 SN when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[57],range1_sn_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[56],range1_sn_is_chie,Range 1 SN supports CHI-E,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[55:54],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[53],range0_sn_is_chig,Range 0 SN supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[52],range0_sn_full_data_wr_en,HNS implements always sending 64B write for Range 0 SN when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[51],range0_sn_is_chif,Range 0 SN supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[50],range0_sn_metadata_dis,HNS implements metadata termination flow for Range 0 SN when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[49],range0_sn_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[48],range0_sn_is_chie,Range 0 SN supports CHI-E,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[47:46],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[45],sn5_is_chig,SN5 supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[44],sn5_full_data_wr_en,HNS implements always sending 64B write for SN 5 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[43],sn5_is_chif,SN5 supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[42],sn5_metadata_dis,HNS implements metadata termination flow for SN 5 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[41],sn5_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[40],sn5_is_chie,SN 5 supports CHI-E,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[39:38],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[37],sn4_is_chig,SN4 supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[36],sn4_full_data_wr_en,HNS implements always sending 64B write for SN 4 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[35],sn4_is_chif,SN4 supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[34],sn4_metadata_dis,HNS implements metadata termination flow for SN 4 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[33],sn4_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[32],sn4_is_chie,SN 4 supports CHI-E,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[31:30],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[29],sn3_is_chig,SN3 supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[28],sn3_full_data_wr_en,HNS implements always sending 64B write for SN 3 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[27],sn3_is_chif,SN3 supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[26],sn3_metadata_dis,HNS implements metadata termination flow for SN 3 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[25],sn3_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[24],sn3_is_chie,SN 3 supports CHI-E,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[23:22],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[21],sn2_is_chig,SN2 supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[20],sn2_full_data_wr_en,HNS implements always sending 64B write for SN 2 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[19],sn2_is_chif,SN2 supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[18],sn2_metadata_dis,HNS implements metadata termination flow for SN 2 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[17],sn2_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[16],sn2_is_chie,SN 2 supports CHI-E,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[15:14],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[13],sn1_is_chig,SN1 supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[12],sn1_full_data_wr_en,HNS implements always sending 64B write for SN 1 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[11],sn1_is_chif,SN1 supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[10],sn1_metadata_dis,HNS implements metadata termination flow for SN 1 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[9],sn1_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[8],sn1_is_chie,SN 1 supports CHI-E,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[7:6],Reserved,Reserved ‑,RO,-
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[5],sn0_is_chig,SN0 supports CHI-G,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[4],sn0_full_data_wr_en,HNS implements always sending 64B write for SN 0 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[3],sn0_is_chif,SN0 supports CHI-F,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[2],sn0_metadata_dis,HNS implements metadata termination flow for SN 0 when set,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[1],sn0_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-515: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[0],sn0_is_chie,SN 0 supports CHI-E,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[63:28],Reserved,Reserved,RO,-
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[27],sn7_is_chig,SN7 supports CHI-G,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[26],sn7_full_data_wr_en,HNS implements always sending 64B write for SN 7 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[25],sn7_is_chif,SN7 supports CHI-F,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[24],sn7_metadata_dis,HNS implements metadata termination flow for SN 7 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[23],sn7_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[22],sn7_is_chie,SN 7 supports CHI-E,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[21],sn7_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[20],sn7_sn_is_chic,Indicates that SN7 is a CHI-C SN when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[19],sn7_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 7 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[18],sn7_pcmo_prop_dis,Disables PCMO propagation for SN 7 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[17],sn7_cmo_prop_en,Enables CMO propagation for SN 7 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[16],sn7_128b,Data width of SN 7 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[15:12],Reserved,Reserved,RO,-
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[11],sn6_is_chig,SN6 supports CHI-G,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[10],sn6_full_data_wr_en,HNS implements always sending 64B write for SN 6 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[9],sn6_is_chif,SN6 supports CHI-F,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[8],sn6_metadata_dis,HNS implements metadata termination flow for SN 6 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[7],sn6_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[6],sn6_is_chie,SN 6 supports CHI-E,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[5],sn6_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[4],sn6_sn_is_chic,Indicates that SN6 is a CHI-C SN when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[3],sn6_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 6 when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[2],sn6_pcmo_prop_dis,Disables PCMO propagation for SN 6 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[1],sn6_cmo_prop_en,Enables CMO propagation for SN 6 when set,RW,0b0
Table 8-516: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[0],sn6_128b,Data width of SN 6 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-517: cmn_hns_cml_port_aggr_grp0-4_add_mask attributes,cmn_hns_cml_port_aggr_grp0-4_add_mask,[63:52],Reserved,Reserved ‑,RO,-
Table 8-517: cmn_hns_cml_port_aggr_grp0-4_add_mask attributes,cmn_hns_cml_port_aggr_grp0-4_add_mask,[51:6],addr_mask,Address mask to be applied before hashing,RW,0x3FFFFFFFFFFF
Table 8-517: cmn_hns_cml_port_aggr_grp0-4_add_mask attributes,cmn_hns_cml_port_aggr_grp0-4_add_mask,[5:0],Reserved,Reserved ‑,RO,-
Table 8-518: cmn_hns_cml_port_aggr_grp5-31_add_mask attributes,cmn_hns_cml_port_aggr_grp5-31_add_mask,[63:52],Reserved,Reserved ‑,RO,-
Table 8-518: cmn_hns_cml_port_aggr_grp5-31_add_mask attributes,cmn_hns_cml_port_aggr_grp5-31_add_mask,[51:6],addr_mask#{index},Address mask to be applied before hashing,RW,0x3FFFFFFFFFFF
Table 8-518: cmn_hns_cml_port_aggr_grp5-31_add_mask attributes,cmn_hns_cml_port_aggr_grp5-31_add_mask,[5:0],Reserved,Reserved ‑,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[63:62],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[61:56],cpag_base_indx#{index*8 + 7},Configures the CPAG base index #{8*index + 7},RW,0x3F
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[55:54],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[53:48],cpag_base_indx#{index*8 + 6},Configures the CPAG base index #{8*index + 6},RW,0x3F
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[47:46],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[45:40],cpag_base_indx#{index*8 + 5},Configures the CPAG base index #{8*index + 5},RW,0x3F
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[39:38],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[37:32],cpag_base_indx#{index*8 + 4},Configures the CPAG base index #{8*index + 4},RW,0x3F
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[31:30],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[29:24],cpag_base_indx#{index*8 + 3},Configures the CPAG base index #{8*index + 3},RW,0x3F
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[23:22],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[21:16],cpag_base_indx#{index*8 + 2},Configures the CPAG base index #{8*index + 2},RW,0x3F
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[15:14],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[13:8],cpag_base_indx#{index*8 + 1},Configures the CPAG base index #{8*index + 1},RW,0x3F
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[7:6],Reserved,Reserved,RO,-
Table 8-519: cmn_hns_cml_cpag_base_indx_grp0-3 attributes,cmn_hns_cml_cpag_base_indx_grp0-3,[5:0],cpag_base_indx#{index*8 + 0},Configures the CPAG base index #{8*index + 0},RW,0x3F
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[63:59],Reserved,Reserved,RO,-
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[58:48],pag_tgtid#{index*5 + 4},Specifies the target ID #{index*5 + 4} for CPAG,RW,0b0
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[47],Reserved,Reserved,RO,-
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[46:36],pag_tgtid#{index*5 + 3},Specifies the target ID #{index*5 + 3} for CPAG,RW,0b0
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[35],Reserved,Reserved,RO,-
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[34:24],pag_tgtid#{index*5 + 2},Specifies the target ID {index*5 + 2} for CPAG,RW,0b0
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[23],Reserved,Reserved,RO,-
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[22:12],pag_tgtid#{index*5 + 1},Specifies the target ID {index*5 + 1} for CPAG,RW,0b0
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[11],Reserved,Reserved,RO,-
Table 8-520: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[10:0],pag_tgtid#{index*5 + 0},Specifies the target ID {index*5 + 0} for CPAG,RW,0b0
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[63:52],Reserved,Reserved ‑,RO,-
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[51],cpag_valid4,"Valid programming for CPAG4, Enabled by default (backward compatible)",RW,0b1
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[50:48],num_cxg_pag4,Specifies the number of CXRAs in CPAG4,RW,0b000
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[47:40],Reserved,Reserved ‑,RO,-
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[39],cpag_valid3,"Valid programming for CPAG + 3}, Enabled by default (backward compatible)",RW,0b1
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[38:36],num_cxg_pag3,Specifies the number of CXRAs in CPAG3,RW,0b000
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[35:28],Reserved,Reserved ‑,RO,-
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[27],cpag_valid2,"Valid programming for CPAG + 2}, Enabled by default (backward compatible)",RW,0b1
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[26:24],num_cxg_pag2,Specifies the number of CXRAs in CPAG2,RW,0b000
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[23:16],Reserved,Reserved ‑,RO,-
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[15],cpag_valid1,"Valid programming for CPAG + 1}, Enabled by default (backward compatible)",RW,0b1
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[14:12],num_cxg_pag1,Specifies the number of CXRAs in CPAG1,RW,0b000
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[11:4],Reserved,Reserved ‑,RO,-
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[3],cpag_valid0,"Valid programming for CPAG, Enabled by default (backward compatible)",RW,0b1
Table 8-521: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[2:0],num_cxg_pag0,"Specifies the number of CXRAs in CPAG0 Constraint May use pag_tgtid0 through pag_tgtid7 of cmn_hns_cml_port_aggr_grp_reg[0,1] when POR_RNSAM_FLEX_TGTID_EN_PARAM = 0 0b000 1 port used 0b001 2 ports used 0b010 4 ports used 0b011 8 ports used 0b100 16 ports used 0b101 32 ports used 0b110 3 ports (MOD-3 hash) 0b111 Reserved",RW,0b000
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[63:52],Reserved,Reserved ‑,RO,-
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[51],cpag_valid#{index*5+4},"Valid programming for CPAG #{index*5 + 4}, Enabled by default (backward compatible)",RW,0b1
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[50:48],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG4#{index*5 + 4},-,RW,0b000
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[47:40],Reserved,Reserved ‑,RO,-
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[39],cpag_valid#{index*5+3},"Valid programming for CPAG #{index*5 + 3}, Enabled by default (backward compatible)",RW,0b1
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[38:36],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG3#{index*5 + 3},-,RW,0b000
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[35:28],Reserved,Reserved ‑,RO,-
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[27],cpag_valid#{index*5+2},"Valid programming for CPAG #{index*5 + 2}, Enabled by default (backward compatible)",RW,0b1
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[26:24],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG2#{index*5 + 2},-,RW,0b000
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[23:16],Reserved,Reserved ‑,RO,-
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[15],cpag_valid#{index*5+1},"Valid programming for CPAG #{index*5 + 1}, Enabled by default (backward compatible)",RW,0b1
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[14:12],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG1#{index*5 + 1},-,RW,0b000
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[11:4],Reserved,Reserved ‑,RO,-
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[3],cpag_valid#{index*5},"Valid programming for CPAG #{index*5}, Enabled by default (backward compatible)",RW,0b1
Table 8-522: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[2:0],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG#{index*5 + 0},-,RW,0b000
Table 8-523: cmn_hns_abf_lo_addr attributes,cmn_hns_abf_lo_addr,[63:52],Reserved,Reserved,RO,-
Table 8-523: cmn_hns_abf_lo_addr attributes,cmn_hns_abf_lo_addr,[51:0],abf_lo_addr,Lower address range for ABF,RW,0b0
Table 8-524: cmn_hns_abf_hi_addr attributes,cmn_hns_abf_hi_addr,[63:52],Reserved,Reserved,RO,-
Table 8-524: cmn_hns_abf_hi_addr attributes,cmn_hns_abf_hi_addr,[51:0],abf_hi_addr,Upper address range for ABF,RW,0b0
Table 8-525: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[63:10],Reserved,Reserved,RO,-
Table 8-525: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[9:8],abf_hbt_lbt_mode,"ABF HBT/LBT Flush mode 0b00 All addresses in ABF range (HBT and LBT) flushed 0b01 All HBT addresses in ABF range flushed 0b10 All LBT addresses in ABF range flushed 0b11 Reserved Note At this time, only 0b01 is supported.",RW,0b01
Table 8-525: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[7:3],Reserved,Reserved,RO,-
Table 8-525: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[2:1],abf_mode,ABF mode 0b00 Clean Invalidate; WB dirty data and invalidate local copy 0b01 Make Invalidate; invalidate without writing back dirty data 0b10 Clean Shared; WB dirty data and can keep clean copy 0b11 Reserved,RW,0b00
Table 8-525: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[0],abf_en,Start Address Based Flushing based on high and low address ranges,RW,0b0
Table 8-526: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[63:4],Reserved,Reserved,RO,-
Table 8-526: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[3],abf_sf_disable_abort,"ABF aborted due to SF not being enabled, either by configuration or double-bit ECC error",RO,0b0
Table 8-526: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[2],abf_sf_pm_transition_abort,"ABF aborted due to PM transition while ABF in progress, or both PM and ABF requested at the same time",RO,0b0
Table 8-526: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[1],abf_invalid_req_abort,ABF request made while PM is not in FAM/HAM/SF_ONLY mode; request aborted in this case,RO,0b0
Table 8-526: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[0],abf_complete,ABF completed,RO,0b0
Table 8-527: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[63:49],Reserved,Reserved ‑,RO,-
Table 8-527: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[48],cbusy_sep_copyback_types,Enables copyback and non-copyback write type separation in cbusy calculation,RW,0b0
Table 8-527: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[47:24],Reserved,Reserved ‑,RO,-
Table 8-527: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[23:16],cbusy_high_limit,POCQ limit for Write CBusy High,RW,0x18
Table 8-527: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[15:8],cbusy_med_limit,POCQ limit for Write CBusy Med,RW,0x10
Table 8-527: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[7:0],cbusy_low_limit,POCQ limit for Write CBusy Low,RW,0x8
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[63:59],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[58:51],cbusy_sn_static_ot_count_cbusy01,Specifies the maximum number of transactions to SN-F when SN Cbusy=01 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1,RW,Configuration dependent
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[50:49],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[48:41],cbusy_sn_static_ot_count_cbusy10,Specifies the maximum number of transactions to SN-F when SN Cbusy=10 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy01,RW,Configuration dependent
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[40:39],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[38:31],cbusy_sn_static_ot_count_cbusy11,Specifies the maximum number of transactions to SN-F when SN Cbusy=11 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy10,RW,Configuration dependent
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[30:22],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[21:16],cbusy_sn_dynamic_ot_count,"Specifies the granularity at which HN-F will dynamically throttle transactions to SN-F. CONSTRAINT 1,2,4,8 are the the allowed values",RW,0b000100
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[15:10],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[9],cbusy_sn_retried_req_throttle_en,Enables throttling retried requests with static grants (from SN) along with dynamic credit requests,RW,0b0
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[8],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[7],cbusy_sn_static_ot_mode_en,"Controls cbusy between HN-F and SN-F 0b0 HN-F will dynamically throttle outstanding requests to SN-F 0b1 HN-F will use fixed transactions count at each CBusy level at 1/4th POCQ granularity CONSTRAINT For SN request throttling, CBusy aggregation is always based on SN_CBusy[1:0] and cbusy_alt_mode_en is inapplicable",RW,0b0
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[6],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[5],cbusy_sn_req_throttle_dis,Disables Cbusy based request throttling from HN-S to SN-F when set to 0b1,RW,0b0
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[4],cbusy_highest_of_all_en,Controls cbusy between HN-F and SN-F 0b0 Will send the HN-F or SN-F as configured 0b1 Will select highest CBusy value between the SN-F and HN-F,RW,0b0
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[3:1],Reserved,Reserved ‑,RO,-
Table 8-528: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[0],sn_cbusy_prop_en,Controls HN-F and SN-F cbusy on responses to RN-F 0b0 HN-F’s POCQ Cbusy is sent 0b1 SN-F’s Cbusy is sent,RW,0b0
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[63:58],Reserved,Reserved ‑,RO,-
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[57:48],cbusy_txn_cnt,Number of transactions over which the counters are tracked,RW,0b0100000000
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[47:42],Reserved,Reserved ‑,RO,-
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[41:32],cbusy_threshold_cntr11,CBusy threshold at which SN-F is considered busy for Counter_11,RW,0b0000010000
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[31:26],Reserved,Reserved ‑,RO,-
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[25:16],cbusy_threshold_cntr10,CBusy threshold at which SN-F is considered busy for Counter_10,RW,0b0000100000
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[15:10],Reserved,Reserved ‑,RO,-
Table 8-529: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[9:0],cbusy_threshold_cntr01,CBusy threshold at which SN-F is considered busy for Counter_01,RW,0b0001000000
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[63:59],Reserved,Reserved ‑,RO,-
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[58:51],cbusy_sn1_static_ot_count_cbusy01,Specifies the maximum number of transactions to SN-F sn group 1 when SN Cbusy=01 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1,RW,Configuration dependent
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[50:49],Reserved,Reserved ‑,RO,-
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[48:41],cbusy_sn1_static_ot_count_cbusy10,Specifies the maximum number of transactions to SN-F sn group 1 when SN Cbusy=10 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy01,RW,Configuration dependent
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[40:39],Reserved,Reserved ‑,RO,-
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[38:31],cbusy_sn1_static_ot_count_cbusy11,Specifies the maximum number of transactions to SN-F sn group 1 when SN Cbusy=11 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy10,RW,Configuration dependent
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[30:22],Reserved,Reserved ‑,RO,-
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[21:16],cbusy_sn1_dynamic_ot_count,"Specifies the granularity at which HN-F will dynamically throttle transactions to SN-F for sn group 1. CONSTRAINT 1,2,4,8 are the the allowed values",RW,0b000100
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[15:10],Reserved,Reserved ‑,RO,-
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[9],cbusy_sn1_retried_req_throttle_en,Enables throttling retried requests with static grants (from SN group 1) along with dynamic credit requests,RW,0b0
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[8],Reserved,Reserved ‑,RO,-
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[7],cbusy_sn1_static_ot_mode_en,"Controls cbusy between HN-F and SN-F for sn group 1 0b0 HN-F will dynamically throttle outstanding requests to SN-F 0b1 HN-F will use fixed transactions count at each CBusy level at 1/4th POCQ granularity CONSTRAINT For SN request throttling, CBusy aggregation is always based on SN_CBusy[1:0] and cbusy_alt_mode_en is inapplicable",RW,0b0
Table 8-530: cmn_hns_cbusy_sn1_ctl attributes,cmn_hns_cbusy_sn1_ctl,[6:0],Reserved,Reserved ‑,RO,-
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[63:58],Reserved,Reserved ‑,RO,-
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[57:48],cbusy_sn1_txn_cnt,Number of sn group 1 transactions over which the counters are tracked,RW,0b0100000000
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[47:42],Reserved,Reserved ‑,RO,-
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[41:32],cbusy_sn1_threshold_cntr11,CBusy threshold at which SN-F sn group 1 is considered busy for Counter_11,RW,0b0000010000
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[31:26],Reserved,Reserved ‑,RO,-
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[25:16],cbusy_sn1_threshold_cntr10,CBusy threshold at which SN-F sn group 1 is considered busy for Counter_10,RW,0b0000100000
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[15:10],Reserved,Reserved ‑,RO,-
Table 8-531: cmn_hns_cbusy_sn1_threshold attributes,cmn_hns_cbusy_sn1_threshold,[9:0],cbusy_sn1_threshold_cntr01,CBusy threshold at which SN-F sn group 1 is considered busy for Counter_01,RW,0b0001000000
Table 8-532: cmn_hns_lbt_cbusy_ctl attributes,cmn_hns_lbt_cbusy_ctl,[63:5],Reserved,Reserved ‑,RO,-
Table 8-532: cmn_hns_lbt_cbusy_ctl attributes,cmn_hns_lbt_cbusy_ctl,[4],cbusy_lbt_retried_req_throttle_en,Enables throttling retried requests with static grants (from LBT) along with dynamic credit requests,RW,0b0
Table 8-532: cmn_hns_lbt_cbusy_ctl attributes,cmn_hns_lbt_cbusy_ctl,[3],Reserved,Reserved ‑,RO,-
Table 8-532: cmn_hns_lbt_cbusy_ctl attributes,cmn_hns_lbt_cbusy_ctl,[2],cbusy_lbt_req_throttle_dis,Disables Cbusy based request throttling from HNS to LBT when set to 0b1,RW,0b0
Table 8-532: cmn_hns_lbt_cbusy_ctl attributes,cmn_hns_lbt_cbusy_ctl,[1:0],cbusy_lbt_mode_cnt,"Controls the propagation of Cbusy field for LCN bound transactions. 0b00 Send HNS POCQ Cbusy on all responses based on the limits programmed in cmn_hns_cbusy_limit_ctl 0b01 Pass through HNF CBusy on late completion responses (CompData, Comp) 0b10 Greater of POCQ Cbusy or HNF Cbusy. Applicable to responses where remote Cbusy can be sent",RW,0b00
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[63:59],Reserved,Reserved ‑,RO,-
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[58:51],cbusy_ccg_static_ot_count_cbusy01,Specifies the maximum number of transactions to CCG when HN Cbusy=01 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1,RW,Configuration dependent
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[50:49],Reserved,Reserved ‑,RO,-
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[48:41],cbusy_ccg_static_ot_count_cbusy10,Specifies the maximum number of transactions to CCG when HN Cbusy=10 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy01,RW,Configuration dependent
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[40:39],Reserved,Reserved ‑,RO,-
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[38:31],cbusy_ccg_static_ot_count_cbusy11,Specifies the maximum number of transactions to CCG when HN Cbusy=11 in static throttling mode. dependent CONSTRAINT Value must be less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy10,RW,Configuration dependent
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[30:22],Reserved,Reserved ‑,RO,-
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[21:16],cbusy_ccg_dynamic_ot_count,"Specifies the granularity at which HN-F will dynamically throttle transactions to CCG. CONSTRAINT 1,2,4,8 are the the allowed values",RW,0b000100
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[15:10],Reserved,Reserved ‑,RO,-
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[9],cbusy_ccg_retried_req_throttle_en,Enables throttling retried requests with static grants (from CCG) along with dynamic credit requests,RW,0b0
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[8],Reserved,Reserved ‑,RO,-
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[7],cbusy_ccg_static_ot_mode_en,"Controls cbusy between HN-F and CCG 0b0 HN-F will dynamically throttle outstanding requests to HN-F 0b1 HN-F will use fixed transactions count at each CBusy level at 1/4th POCQ granularity CONSTRAINT For SN request throttling, CBusy aggregation is always based on SN_CBusy[1:0] and cbusy_alt_mode_en is inapplicable",RW,0b0
Table 8-533: cmn_hns_cbusy_ccg_ctl attributes,cmn_hns_cbusy_ccg_ctl,[6:0],Reserved,Reserved ‑,RO,-
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[63:58],Reserved,Reserved ‑,RO,-
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[57:48],cbusy_ccg_txn_cnt,Number of HN-F transactions over which the counters are tracked,RW,0b0100000000
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[47:42],Reserved,Reserved ‑,RO,-
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[41:32],cbusy_ccg_threshold_cntr11,CBusy threshold at which HN-F is considered busy for Counter_11,RW,0b0000010000
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[31:26],Reserved,Reserved ‑,RO,-
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[25:16],cbusy_ccg_threshold_cntr10,CBusy threshold at which HN-F is considered busy for Counter_10,RW,0b0000100000
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[15:10],Reserved,Reserved ‑,RO,-
Table 8-534: cmn_hns_cbusy_ccg_threshold attributes,cmn_hns_cbusy_ccg_threshold,[9:0],cbusy_ccg_threshold_cntr01,CBusy threshold at which HN-F is considered busy for Counter_01,RW,0b0001000000
Table 8-535: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[63:32],Reserved,Reserved ‑,RO,-
Table 8-535: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[31:24],pocq_dedciated_class3,Dedicated number of entries for Class 3 in POCQ CONSTRAINT Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT hns_pocq_dedciated_class3 < hns_pocq_max_allowed_class3,RW,0b00000000
Table 8-535: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[23:16],pocq_dedciated_class2,Dedicated number of entries for Class 2 in POCQ CONSTRAINT Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT hns_pocq_dedciated_class2 < hns_pocq_max_allowed_class2,RW,0b00000000
Table 8-535: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[15:8],pocq_dedciated_class1,Dedicated number of entries for Class 1 in POCQ CONSTRAINT Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT hns_pocq_dedciated_class1 < hns_pocq_max_allowed_class1,RW,0b00000000
Table 8-535: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[7:0],pocq_dedciated_class0,Dedicated number of entries for Class 0 in POCQ CONSTRAINT Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT hns_pocq_dedciated_class0 < hns_pocq_max_allowed_class0,RW,0b00000000
Table 8-536: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[63:32],Reserved,Reserved ‑,RO,-
Table 8-536: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[31:24],pocq_max_allowed_class3,Maximum number of entries for Class 3 in POCQ dependent CONSTRAINT hns_pocq_dedciated_class3 < hns_pocq_max_allowed_class3,RW,Configuration dependent
Table 8-536: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[23:16],pocq_max_allowed_class2,Maximum number of entries for Class 2 in POCQ dependent CONSTRAINT hns_pocq_dedciated_class2 < hns_pocq_max_allowed_class2,RW,Configuration dependent
Table 8-536: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[15:8],pocq_max_allowed_class1,Maximum number of entries for Class 1 in POCQ dependent CONSTRAINT hns_pocq_dedciated_class1 < hns_pocq_max_allowed_class1,RW,Configuration dependent
Table 8-536: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[7:0],pocq_max_allowed_class0,Maximum number of entries for Class 0 in POCQ dependent CONSTRAINT hns_pocq_dedciated_class0 < hns_pocq_max_allowed_class0,RW,Configuration dependent
Table 8-537: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[63:32],Reserved,Reserved ‑,RO,-
Table 8-537: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[31:24],pocq_contended_min_class3,Contended min entries for Class 3 in POCQ,RW,0x8
Table 8-537: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[23:16],pocq_contended_min_class2,Contended min entries for Class 2 in POCQ,RW,0x8
Table 8-537: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[15:8],pocq_contended_min_class1,Contended min entries for Class 1 in POCQ,RW,0x8
Table 8-537: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[7:0],pocq_contended_min_class0,Contended min entries for Class 0 in POCQ,RW,0x8
Table 8-538: cmn_hns_pocq_alloc_misc_max_allowed attributes,cmn_hns_pocq_alloc_misc_max_allowed,[63:16],Reserved,Reserved,RO,-
Table 8-538: cmn_hns_pocq_alloc_misc_max_allowed attributes,cmn_hns_pocq_alloc_misc_max_allowed,[15:8],pocq_max_allowed_seq,Maximum number of entries for SEQ in POCQ. Constraint Only values of 1 or 2 supported.,RW,0x02
Table 8-538: cmn_hns_pocq_alloc_misc_max_allowed attributes,cmn_hns_pocq_alloc_misc_max_allowed,[7:0],pocq_max_allowed_snpreq,Maximum number of entries for RXSNP requests in POCQ,RW,0x04
Table 8-539: cmn_hns_class_ctl attributes,cmn_hns_class_ctl,[63:3],Reserved,Reserved ‑,RO,-
Table 8-539: cmn_hns_class_ctl attributes,cmn_hns_class_ctl,[2:0],rxreq_class_sel,"RxReq Class select: 0b000 QoS based class selection 0b001 Request Opcode based class selection Note If un-supported value is programmed, default selection of QoS based is chosen.",RW,0b000
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[63:32],Reserved,Reserved ‑,RO,-
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[31:28],pocq_class3_qos_max,QoS maximum value for Class 3,RW,0b0111
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[27:24],pocq_class3_qos_min,QoS minimum value for Class 3,RW,0b0000
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[23:20],pocq_class2_qos_max,QoS maximum value for Class 2,RW,0b1011
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[19:16],pocq_class2_qos_min,QoS minimum value for Class 2,RW,0b1000
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[15:12],pocq_class1_qos_max,QoS maximum value for Class 1,RW,0b1110
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[11:8],pocq_class1_qos_min,QoS minimum value for Class 1,RW,0b1100
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[7:4],pocq_class0_qos_max,QoS maximum value for Class 0,RW,0b1111
Table 8-540: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[3:0],pocq_class0_qos_min,QoS minimum value for Class 0,RW,0b1111
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[63:45],Reserved,Reserved ‑,RO,-
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[44:40],pocq_arb_other_weight,Other req weight for scheduling requests from POCQ,RW,0b00000
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[39:37],Reserved,Reserved ‑,RO,-
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[36:32],pocq_arb_seq_weight,SEQ weight for scheduling requests from POCQ,RW,0b00000
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[31:29],Reserved,Reserved ‑,RO,-
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[28:24],pocq_arb_class3_weight,Class3 weight for scheduling requests from POCQ,RW,0b00000
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[23:21],Reserved,Reserved ‑,RO,-
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[20:16],pocq_arb_class2_weight,Class2 weight for scheduling requests from POCQ,RW,0b00000
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[15:13],Reserved,Reserved ‑,RO,-
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[12:8],pocq_arb_class1_weight,Class1 weight for scheduling requests from POCQ,RW,0b00000
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[7:5],Reserved,Reserved ‑,RO,-
Table 8-541: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[4:0],pocq_arb_class0_weight,Class0 weight for scheduling requests from POCQ,RW,0b00000
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[63:29],Reserved,Reserved ‑,RO,-
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[28:24],retry_class3_weight,Overall Class3 weight for credit grant arbitration,RW,0b00000
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[23:21],Reserved,Reserved ‑,RO,-
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[20:16],retry_class2_weight,Overall Class2 weight for credit grant arbitration,RW,0b00000
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[15:13],Reserved,Reserved ‑,RO,-
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[12:8],retry_class1_weight,Overall Class1 weight for credit grant arbitration,RW,0b00000
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[7:5],Reserved,Reserved ‑,RO,-
Table 8-542: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[4:0],retry_class0_weight,Overall Class0 weight for credit grant arbitration,RW,0b00000
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[63:45],Reserved,Reserved ‑,RO,-
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[44:40],pocq_l1_otherreq_weight,Weight for other requests(Ex: Debug Read) for POCQ allocation arbitration for Level 1. Note : This is first level arb weight control. Second level after this arb is for snpreq.,RW,0b00000
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[39:37],Reserved,Reserved ‑,RO,-
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[36:32],pocq_l1_flushreq_weight,Weight for SLF/SF Flush requests for POCQ allocation arbitration for Level 1. Note This is first level arb weight control. Second level after this arb is for snpreq.,RW,0b00000
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[31:29],Reserved,Reserved ‑,RO,-
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[28:24],pocq_l1_seq_lbtreq_weight,Weight for SEQ-LBT requests for POCQ allocation arbitration for Level 1. Note This is first level arb weight control. Second level after this arb is for snpreq.,RW,0b00000
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[23:21],Reserved,Reserved ‑,RO,-
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[20:16],pocq_l1_seq_hbtreq_weight,Weight for SEQ-HBT requests for POCQ allocation arbitration for Level 1. Note This is first level arb weight control. Second level after this arb is for snpreq.,RW,0b00000
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[15:13],Reserved,Reserved ‑,RO,-
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[12:8],pocq_l2_otherreq_weight,"Weight for other requests (Ex: Level 1 arb req) for POCQ allocation arbitration for Level 2. Note This is second level arb weight control. First level is seq, flush, dbgrd, etc.",RW,0b00000
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[7:5],Reserved,Reserved ‑,RO,-
Table 8-543: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[4:0],pocq_l2_snpreq_weight,"Weight for external snoop requests for POCQ allocation arbitration for Level 2. Note This is second level arb weight control. First level is seq, flush, dbgrd, etc",RW,0b00000
Table 8-544: cmn_hns_partner_scratch_reg0 attributes,cmn_hns_partner_scratch_reg0,[63:0],scratch_reg0,64 bit scratch register 0 wirh read/write access,RW,0x00000000
Table 8-545: cmn_hns_partner_scratch_reg1 attributes,cmn_hns_partner_scratch_reg1,[63:0],scratch_reg1,64 bit scratch register 1 wirh read/write access,RW,0x00000000
Table 8-546: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[63:26],Reserved,Reserved,RO,-
Table 8-546: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[25:24],slc_access_component,Specifies SLC/SF array debug read 0b01 SLC data read 0b10 SLC tag read 0b11 SF tag read,WO,0b00
Table 8-546: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[23:21],slc_access_dw,64-bit chunk address for SLC data debug read access,WO,0x0
Table 8-546: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[20:16],slc_access_way,Way address for SLC/SF debug read access,WO,0x00
Table 8-546: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[15:14],Reserved,Reserved,RO,-
Table 8-546: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[13:0],slc_access_set,Set address for SLC/SF debug read access,WO,0x0
Table 8-547: cmn_hns_slc_cache_access_slc_tag attributes,cmn_hns_slc_cache_access_slc_tag,[63:0],slc_cache_access_slc_tag,SLC tag debug read data,RO,0x0
Table 8-548: cmn_hns_slc_cache_access_slc_tag1 attributes,cmn_hns_slc_cache_access_slc_tag1,[63:0],slc_cache_access_slc_tag1,SLC tag debug read data,RO,0x0
Table 8-549: cmn_hns_slc_cache_access_slc_data attributes,cmn_hns_slc_cache_access_slc_data,[63:0],slc_cache_access_slc_data,SLC data RAM debug read data,RO,0x0
Table 8-550: cmn_hns_slc_cache_access_slc_mte_tag attributes,cmn_hns_slc_cache_access_slc_mte_tag,[63:4],Reserved,Reserved,RO,-
Table 8-550: cmn_hns_slc_cache_access_slc_mte_tag attributes,cmn_hns_slc_cache_access_slc_mte_tag,[3:0],slc_cache_access_mte_tag,SLC MTE TAG corresponding to data RAM debug read data (128bit chunk of data),RO,0x0
Table 8-551: cmn_hns_slc_cache_access_sf_tag attributes,cmn_hns_slc_cache_access_sf_tag,[63:0],slc_cache_access_sf_tag,SF tag debug read data,RO,0x0
Table 8-552: cmn_hns_slc_cache_access_sf_tag1 attributes,cmn_hns_slc_cache_access_sf_tag1,[63:0],slc_cache_access_sf_tag1,SF tag debug read data,RO,0x0
Table 8-553: cmn_hns_slc_cache_access_sf_tag2 attributes,cmn_hns_slc_cache_access_sf_tag2,[63:0],slc_cache_access_sf_tag2,SF tag debug read data,RO,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[63:55],Reserved,Reserved,RO,-
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[54:52],pmu_evict_state_sel,HN-F SF/SLC Eviction data state select 0b000 All state 0b001 State EU 0b010 State EN 0b011 State SU 0b100 State SN 0b101 State MU 0b110 State MN,RW,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[51:48],pmu_enhanced_hbt_lbt_sel,HN-F PMU occupancy 1 select 0b0000 All occupancy selected 0b0001 HBT requests 0b0010 LBT requests 0b0011 All requests from local RN-F 0b0100 All requests from local RN-I 0b0101 All requests from CCG-LCN 0b0110 All requests from CCG RN-I/RN-F,RW,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[47:46],pmu_snp_vc_sel,HN-F PMU Snop VC select when 3TXSNP channels are enabled 0b00 Snoop VC0 to CCG 0b01 Snoop VC1 to local LCNs 0b10 Snoop VC2 to local RNFs 0b11 Reserved,RW,0b10
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[45:42],pmu_cbusy_snthrottle_sel,Filter for selecting specific SN throttle type 0b0000 All SN types throttled 0b0001 SN Group 0 Reads 0b0010 SN Group 0 Non-Reads 0b0011 SN Group 1 Reads 0b0100 SN Group 1 Non-Reads 0b0101 All SN Reads 0b0110 All SN Non-Reads 0b1001 Remote CCG Reads 0b1010 Remote CCG Non-Reads 0b1011 All LBT Reads 0b1100 All LBT Non-Reads 0b1101 All LBT throttled,RW,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[41:40],pmu_sn_home_sel,HN-F PMU SN/Home select 0b00 All requests selected 0b01 SN bound requests selected 0b10 CCG/Remote home bound requests selected,RW,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[39:38],pmu_hbt_lbt_sel,HN-F PMU HBT/LBT select 0b00 All requests selected 0b01 HBT requests selected 0b10 LBT requests selected,RW,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[37:36],pmu_class_occup_id,HN-F PMU Class select 0b00 Class 0 selected 0b01 Class 1 selected 0b10 Class 2 selected 0b11 Class 3 selected,RW,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[35:32],pmu_occup1_id,HN-F PMU occupancy 1 select 0b0000 All occupancy selected 0b0001 Read requests 0b0010 Write requests 0b0011 Atomic operation requests 0b0100 Stash requests 0b0101 RxSnp requests 0b0110 LBT requests 0b0111 HBT requests 0b1000 All requests from local RN-F 0b1001 All requests from lcal RN-I 0b1010 All requests from CCG-LCN 0b1011 All requests from CCG RN-I/RN-F,RW,0x0
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[31],Reserved,Reserved,RO,-
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[30:24],pmu_event3_id,HN-F PMU Event 3 select; see pmu_event0_id for encodings,RW,0x00
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[23],Reserved,Reserved,RO,-
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[22:16],pmu_event2_id,HN-F PMU Event 2 select; see pmu_event0_id for encodings,RW,0x00
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[15],Reserved,Reserved,RO,-
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[14:8],pmu_event1_id,HN-F PMU Event 1 select; see pmu_event0_id for encodings,RW,0x00
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[7],Reserved,Reserved,RO,-
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[6:0],pmu_event0_id,"HN-F PMU Event 0 select 0x00 No event 0x01 PMU_HN_CACHE_MISS_EVENT; counts total cache misses in first lookup result (high priority). Filtering is programmed in pmu_enhanced_hbt_lbt_sel. HN- S PMU doesn’t count event for copyback write requests, since HN-S guarantees the the cacheline must be in certain case of SF/SLC hit/miss, for example with WrBackFull it must be SF hit SLC miss, otherwise the hit/miss rate calculated based on event counter doesn’t reflect the real hit rate. 0x02 PMU_HN_SLCSF_CACHE_ACCESS_EVENT; counts number of cache accesses in first access (high priority). Filtering is programmed in pmu_enhanced_hbt_lbt_sel. HN-S PMU doesn’t count event for copyback write requests, since HN-S guarantees the the cacheline must be in certain case of SF/SLC hit/miss, for example with WrBackFull it must be SF hit SLC miss, otherwise the hit/miss rate calculated based on event counter doesn’t reflect the real hit rate. 0x03 PMU_HN_CACHE_FILL_EVENT; counts total allocations in HN SLC (all cache line allocations to SLC). Filtering is programmed in pmu_enhanced_hbt_lbt_sel. 0x04 PMU_HN_POCQ_RETRY_EVENT; counts number of retried requests. Filtering is programmed in pmu_occup1_id. 0x05 PMU_HN_POCQ_REQS_RECVD_EVENT; counts number of requests received by HN. Filtering is programmed in pmu_occup1_id. 0x06 PMU_HN_SF_HIT_EVENT; counts number of SF hits. Filtering is programmed in pmu_enhanced_hbt_lbt_sel. HN-S PMU doesn’t count event for copyback write requests, since HN-S guarantees the the cacheline must be in certain case of SF/SLC hit/miss, for example with WrBackFull it must be SF hit SLC miss, otherwise the hit/miss rate calculated based on event counter doesn’t reflect the real hit rate. 0x07 PMU_HN_SF_EVICTIONS_EVENT; counts number of SF eviction cache invalidations initiated for specific SF state. Filtering is programmed in pmu_hbt_lbt_sel and pmu_evict_state_sel 0x08 PMU_HN_DIR_SNOOPS_SENT_EVENT; counts number of directed snoops sent (not including SF back invalidation). Filtering is programmed in pmu_snp_vc_sel 0x09 PMU_HN_BRD_SNOOPS_SENTEVENT; counts number of multicast snoops send (not including SF back invalidation). Filtering is programmed in pmu_snp_vc_sel 0x0A PMU_HN_SLC_EVICTION_EVENT; counts number of SLC evictions for specific SLC state. Filtering is programmed in pmu_hbt_lbt_sel and pmu_evict_state_sel",RW,0x00
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[6:0],pmu_event0_id,HN-F PMU Event 0 select 0x0B PMU_HN_SLC_FILL_INVALID_WAY_EVENT; counts number of SLC fills to an invalid way. Filtering is programmed in pmu_enhanced_hbt_lbt_sel 0x0C PMU_HN_MC_RETRIES_LOCAL_EVENT; counts number of local retried transactions by the MC. Filtering is programmed in pmu_sn_home_sel 0x0D PMU_HN_MC_REQS_LOCAL_EVENT; counts number of local requests sent to MC. Filtering is programmed in pmu_sn_home_sel 0x0E PMU_HN_QOS_HH_RETRY_EVENT; counts number of times a HighHigh priority request is protocol retried at the HN-F 0x0F PMU_HN_POCQ_OCCUPANCY_EVENT; counts the POCQ occupancy in HN- F; occupancy filtering is programmed in pmu_occup1_id 0x10 PMU_HN_POCQ_ADDRHAZ_EVENT; counts number of POCQ address hazards upon allocation. Filterfing is programmed in pmu_enhanced_hbt_lbt_sel 0x11 PMU_HN_POCQ_ATOMICS_ADDRHAZ_EVENT; counts number of POCQ address hazards upon allocation for atomic operations . Filterfing is programmed in pmu_enhanced_hbt_lbt_sel 0x14 PMU_HN_TXDAT_STALL_EVENT; counts number of times HN-F has a pending TXDAT flit but no credits to upload 0x15 PMU_HN_TXRSP_STALL_EVENT; counts number of times HN-F has a pending TXRSP flit but no credits to upload 0x17 PMU_HN_SEQ_HIT_EVENT; counts number of times a request in SLC hit a pending SF eviction in SEQ 0x18 PMU_HN_SNP_SENT_EVENT; counts number of snoops sent including directed/multicast/SF back invalidation. Filtering is programmed in pmu_snp_vc_sel 0x19 PMU_HN_SFBI_DIR_SNP_SENT_EVENT; counts number of times directed snoops were sent due to SF back invalidation. Filtering is programmed in pmu_snp_vc_sel 0x1a PMU_HN_SFBI_BRD_SNP_SENT_EVENT; counts number of times multicast snoops were sent due to SF back invalidation. Filtering is programmed in pmu_snp_vc_sel 0x1b Reserved,RW,0x00
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[6:0],pmu_event0_id,HN-F PMU Event 0 select 0x1c PMU_HN_INTV_DIRTY_EVENT; counts number of times SF back invalidation resulted in dirty line intervention from the RN 0x1f PMU_HN_SNP_FWDED_EVENT; counts number of times data forward snoops sent. Filtering is programmed in pmu_snp_vc_sel 0x21 PMU_HN_MPAM_REQ_OVER_HARDLIM_EVENT; counts number of times write req can’t allocate in SLC due to being over hardlimit. Filtering is programmed in cmn_hns_pmu_mpam_pardid_mask 0x22 PMU_HN_MPAM_REQ_OVER_SOFTLIM_EVENT; counts number of times write req is above soft limit. Filtering is programmed in cmn_hns_pmu_mpam_pardid_mask 0x23 PMU_HN_SNP_SENT_CLUSTER_EVENT; counts number of snoops sent to clusters excluding indivual snoops within a cluster. Filtering is programmed in pmu_snp_vc_sel 0x24 PMU_HN_SF_IMPRECISE_EVICT_EVENT; counts number of times an evict op was dropped due to SF clustering. Filtering is programmed in pmu_hbt_lbt_sel 0x25 PMU_HN_SF_EVICT_SHARED_LINE_EVENT; counts number of times a shared line was evicted from SF 0x26 PMU_HN_POCQ_CLASS_OCCUPANCY_EVENT; counts the POCQ occupancy for a given class in HN-F; Class occupancy filtering is programmed in pmu_class_occup_id 0x27 PMU_HN_POCQ_CLASS_RETRY_EVENT; counts number of retried requests for a given class; Class filtering is programmed in pmu_class_occup_id 0x28 PMU_HN_CLASS_MC_REQS_LOCAL_EVENT; counts number of local requests sent to MC for a given class; Class filtering is programmed in pmu_class_occup_id,RW,0x00
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[6:0],pmu_event0_id,"HN-F PMU Event 0 select 0x2A PMU_HN_NUM_SN_CBUSY_THROTTLE_EVENT; counts number of times request to SN was throttled due to cbusy; Event filtering is programmed in pmu_cbusy_snthrottle_sel 0x2B PMU_HN_NUM_SN_CBUSY_THROTTLE_MIN_EVENT; counts number of times request to SN was throttled to the minimum allowed value of 4, due to cbusy; Event filtering is programmed in pmu_cbusy_snthrottle_sel 0x2C PMU_HN_SF_PRECISE_TO_IMPRECISE_EVENT; counts when number sharers exceeds how many RN’s could be precisely tracked in SF 0x2D PMU_HN_SNP_INTV_CLN_EVENT; counts the number of times clean data intervened for a snoop request 0x2E PMU_HN_NC_EXCL_EVENT; counts the number of times non-cacheable exclusive request arrived at HNF 0x2F Reserved 0x30 PMU_HN_SNP_REQ_RECVD_EVENT; counts number of incoming snoop requests 0x31 PMU_HN_SNP_REQ_BYP_POCQ_EVENT; counts number of times incoming snoop request bypass Snoop Queue and allocates in POCQ 0x32 PMU_HN_DIR_CCGHA_SNP_SENT_EVENT; counts number of directed snoops sent to CCG HA. (SFBI and non-SFBI included). 0x33 PMU_HN_BRD_CCGHA_SNP_SENT_EVENT; counts number of broadcast snoops sent to CCG HA. (SFBI and non-SFBI included). 0x35 PMU_HN_LBT_REQ_OVER_HARDLIM_EVENT; counts number of times LBT write req can’t allocate in SLC due to being over LBT cache capacity 0x36 PMU_HN_HBT_REQ_OVER_HARDLIM_EVENT; counts number of times HBT write req can’t allocate in SLC due to being over HBT cache capacity",RW,0x00
Table 8-554: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[6:0],pmu_event0_id,HN-F PMU Event 0 select 0x37 PMU_HN_SF_REUPDATE_EVENT; counts number of times SF needs to be re- updated 0x38 PMU_HN_EXCL_SF_IMPRECISE_EVENT; counts number of times exclusive req hits SF in imprecise mode. Filtering is programmed in pmu_hbt_lbt_sel 0x39 PMU_HN_SNP_POCQ_ADDRHAZ_EVENT; counts number of POCQ address hazards involving external snoop requests at allocation 0x3A PMU_HN_MC_RETRIES_REMOTE_EVENT; counts number of remote retried transactions by the MC. Filtering is programmed in pmu_sn_home_sel 0x3B PMU_HN_MC_REQS_REMOTE_EVENT; counts number of remote requests sent to MC. Filtering is programmed in pmu_sn_home_sel 0x3C PMU_HN_CLASS_MC_REQS_REMOTE_EVENT; counts number of remote requests sent to MC for a given class; Class filtering is programmed in pmu_class_occup_id 0x3D PMU_HN_READONCE_HAZARD_DETECTED_EVENT; Dependent RdOnce or RNSD eligible for forwarding. Filtering is programmed in pmu_enhanced_hbt_lbt_sel 0x3E PMU_HN_READONCE_FWD_DATA_COMPLETED_EVENT; Dependent RdOnce or RNSD entry got forwarded data. Filtering is programmed in pmu_enhanced_hbt_lbt_sel 0x40 PMU_HN_CBUSY00_EVENT; Monitor CBUSY 00 is executed. Filtering is programmed in pmu_cbusy_snthrottle_sel 0x41 PMU_HN_CBUSY01_EVENT; Monitor CBUSY 01 is executed. Filtering is programmed in pmu_cbusy_snthrottle_sel 0x42 PMU_HN_CBUSY10_EVENT; Monitor CBUSY 10 is executed. Filtering is programmed in pmu_cbusy_snthrottle_sel 0x43 PMU_HN_CBUSY11_EVENT; Monitor CBUSY 11 is executed. Filtering is programmed in pmu_cbusy_snthrottle_sel 0x44 PMU_HN_RO_RNSD_NEW_ALLOC_HINT_EVENT; Monitor the new hint/ special requests. Filtering is programmed in pmu_enhanced_hbt_lbt_sel,RW,0x00
Table 8-555: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[63:5],Reserved,Reserved,RO,-
Table 8-555: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[4:3],pmu_mpam_pas_mask_sel,PAS select for PARTID Mask 0b00 PMU MPAM mask is for Secure MPAMID. 0b01 PMU MPAM mask is for Non-Secure MPAMID. 0b10 PMU MPAM mask is for Root MPAMID. 0b11 PMU MPAM mask is for Realm MPAMID.,RW,0b01
Table 8-555: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[2],pmu_mpam_softlim_sel,"When set, HN-F PMU MPAM Softlimit count is filtered for specific PARTIDs 0b0 PMU Softlimit count is total for all PARDIDs. 0b1 PMU Softlimit count is only for PARDIDs indicated in fliter register",RW,0b0
Table 8-555: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[1],pmu_mpam_hardlim_sel,"When set, HN-F PMU MPAM Hardlimit count is filtered for specific PARTIDs 0b0 PMU Hardlimit count is total for all PARDIDs. 0b1 PMU Hardlimit count is only for PARDIDs indicated in fliter register",RW,0b0
Table 8-555: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[0],Reserved,Reserved,RO,-
Table 8-556: cmn_hns_amevcntr0-4 attributes,cmn_hns_amevcntr0-4,[63:0],CNTR,Monitor value,RW,0b0
Table 8-557: cmn_hns_amevtyper0-4 attributes,cmn_hns_amevtyper0-4,[31:16],Reserved,Reserved ‑,RO,-
Table 8-557: cmn_hns_amevtyper0-4 attributes,cmn_hns_amevtyper0-4,[15:0],EVTCOUNT,Event type 0-4,RO,-
Table 8-558: cmn_hns_amcntenset attributes,cmn_hns_amcntenset,[31:5],Reserved,Reserved ‑,RO,-
Table 8-558: cmn_hns_amcntenset attributes,cmn_hns_amcntenset,[4:0],P,AMEVCNTR<m> enable dependent,W1S,Configuration dependent
Table 8-559: cmn_hns_amcntenclr attributes,cmn_hns_amcntenclr,[31:5],Reserved,Reserved ‑,RO,-
Table 8-559: cmn_hns_amcntenclr attributes,cmn_hns_amcntenclr,[4:0],P,AMEVCNTR<m> disable dependent,W1C,Configuration dependent
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[31:28],NCG,Monitor groups not implemented,RO,0x0
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[27:25],Reserved,Reserved,RO,-
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[24],HDBG,Halt-on-debug feature not supported,RO,0x0
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[23],TRO,Trace featrues not supported,RO,0x0
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[22],SS,Snapshot not supported,RO,0x0
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[21:17],Reserved,Reserved,RO,-
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[16],EX,Export not supported,RO,0x0
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[15:14],Reserved,Reserved,RO,-
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[13:8],SIZE,"Monitor size, 64 bit monitors supported",RO,0x3f
Table 8-560: cmn_hns_amcfgr attributes,cmn_hns_amcfgr,[7:0],N,"Number of monitors minor one, 5 monitors supported",RO,0x04
Table 8-561: cmn_hns_amcr attributes,cmn_hns_amcr,[31:12],Reserved,Reserved,RO,-
Table 8-561: cmn_hns_amcr attributes,cmn_hns_amcr,[11],TRO,"Trace enable, RES0",RW,0x0
Table 8-561: cmn_hns_amcr attributes,cmn_hns_amcr,[10],HDBG,"Halt-on-debug, RES0",RW,0x0
Table 8-561: cmn_hns_amcr attributes,cmn_hns_amcr,[9:5],Reserved,Reserved,RO,-
Table 8-561: cmn_hns_amcr attributes,cmn_hns_amcr,[4],X,"Export enable, RES0",RW,0x0
Table 8-561: cmn_hns_amcr attributes,cmn_hns_amcr,[3:0],Reserved,Reserved,RO,-
Table 8-562: cmn_hns_amiidr attributes,cmn_hns_amiidr,[31:20],ProductID,"Part number, bits[11:0]",RO,0x0
Table 8-562: cmn_hns_amiidr attributes,cmn_hns_amiidr,[19:16],Variant,Component major revision,RO,0x0
Table 8-562: cmn_hns_amiidr attributes,cmn_hns_amiidr,[15:12],Revision,Component minor revision,RO,0x0
Table 8-562: cmn_hns_amiidr attributes,cmn_hns_amiidr,[11:8],Implementer_h,Implementer[10:7],RO,0x4
Table 8-562: cmn_hns_amiidr attributes,cmn_hns_amiidr,[7],Reserved,Reserved,RO,-
Table 8-562: cmn_hns_amiidr attributes,cmn_hns_amiidr,[6:0],Implementer_l,Implementer[6:0],RO,0x3b
Table 8-563: cmn_hns_amdevarch attributes,cmn_hns_amdevarch,[31:21],ARCHITECT,Architect,RO,0x23b
Table 8-563: cmn_hns_amdevarch attributes,cmn_hns_amdevarch,[20],PRESENT,DEVARCH present,RO,0x1
Table 8-563: cmn_hns_amdevarch attributes,cmn_hns_amdevarch,[19:16],REVISION,Revision,RO,0x0
Table 8-563: cmn_hns_amdevarch attributes,cmn_hns_amdevarch,[15:12],ARCHVER,Architecture version,RO,0x0
Table 8-563: cmn_hns_amdevarch attributes,cmn_hns_amdevarch,[11:0],ARCHPART,Architecture part,RO,0xa66
Table 8-564: cmn_hns_amdevid attributes,cmn_hns_amdevid,[31:0],RES0,RAZ/WI,RO,0x0
Table 8-565: cmn_hns_amdevtype attributes,cmn_hns_amdevtype,[31:8],Reserved,Reserved,RO,-
Table 8-565: cmn_hns_amdevtype attributes,cmn_hns_amdevtype,[7:4],SUB,Component sub-type,RO,0x1
Table 8-565: cmn_hns_amdevtype attributes,cmn_hns_amdevtype,[3:0],MAJOR,Component major type,RO,0x6
Table 8-566: cmn_hns_ampidr4 attributes,cmn_hns_ampidr4,[31:8],Reserved,Reserved,RO,-
Table 8-566: cmn_hns_ampidr4 attributes,cmn_hns_ampidr4,[7:4],SIZE,Size of the component,RO,0x0
Table 8-566: cmn_hns_ampidr4 attributes,cmn_hns_ampidr4,[3:0],DES_2,"Designer, JEP106 continuation code",RO,0x4
Table 8-567: cmn_hns_ampidr5-7 attributes,cmn_hns_ampidr5-7,[31:8],Reserved,Reserved,RO,-
Table 8-567: cmn_hns_ampidr5-7 attributes,cmn_hns_ampidr5-7,[7:0],RES0,RAZ/WI,RO,0x0
Table 8-568: cmn_hns_ampidr0 attributes,cmn_hns_ampidr0,[31:8],Reserved,Reserved,RO,-
Table 8-568: cmn_hns_ampidr0 attributes,cmn_hns_ampidr0,[7:0],PART_0,"Part number, bits[7:0]",RO,0x0
Table 8-569: cmn_hns_ampidr1 attributes,cmn_hns_ampidr1,[31:8],Reserved,Reserved,RO,-
Table 8-569: cmn_hns_ampidr1 attributes,cmn_hns_ampidr1,[7:4],DES_0,"Designer, JEP106 identification code, bits[3:0]",RO,0xb
Table 8-569: cmn_hns_ampidr1 attributes,cmn_hns_ampidr1,[3:0],PART_1,"Part number, bits[11:8]",RO,0x0
Table 8-570: cmn_hns_ampidr2 attributes,cmn_hns_ampidr2,[31:8],Reserved,Reserved,RO,-
Table 8-570: cmn_hns_ampidr2 attributes,cmn_hns_ampidr2,[7:4],REVISION,Component major revision,RO,0x0
Table 8-570: cmn_hns_ampidr2 attributes,cmn_hns_ampidr2,[3],JEDEC,JEDEC-assigned JEP106 implementer code is used,RO,0x1
Table 8-570: cmn_hns_ampidr2 attributes,cmn_hns_ampidr2,[2:0],DES_1,"Designer, JEP106 identification code, bits[6:4]",RO,0x3
Table 8-571: cmn_hns_ampidr3 attributes,cmn_hns_ampidr3,[31:8],Reserved,Reserved,RO,-
Table 8-571: cmn_hns_ampidr3 attributes,cmn_hns_ampidr3,[7:4],REVAND,Component minor revision,RO,0x0
Table 8-571: cmn_hns_ampidr3 attributes,cmn_hns_ampidr3,[3:0],CMOD,Customer modified,RO,0x0
Table 8-572: cmn_hns_amcidr0 attributes,cmn_hns_amcidr0,[31:8],Reserved,Reserved ‑,RO,-
Table 8-572: cmn_hns_amcidr0 attributes,cmn_hns_amcidr0,[7:0],PRMBL_0,"Component identification preamble, segment 0 dependent",RO,Configuration dependent
Table 8-573: cmn_hns_amcidr1 attributes,cmn_hns_amcidr1,[31:8],Reserved,Reserved ‑,RO,-
Table 8-573: cmn_hns_amcidr1 attributes,cmn_hns_amcidr1,[7:4],COMPONENTCLASS,Component class dependent,RO,Configuration dependent
Table 8-573: cmn_hns_amcidr1 attributes,cmn_hns_amcidr1,[3:0],PRMBL_1,"Component identification preamble, segment 1 dependent",RO,Configuration dependent
Table 8-574: cmn_hns_amcidr2 attributes,cmn_hns_amcidr2,[31:8],Reserved,Reserved ‑,RO,-
Table 8-574: cmn_hns_amcidr2 attributes,cmn_hns_amcidr2,[7:0],PRMBL_2,"Component identification preamble, segment 2 dependent",RO,Configuration dependent
Table 8-575: cmn_hns_amcidr3 attributes,cmn_hns_amcidr3,[31:8],Reserved,Reserved ‑,RO,-
Table 8-575: cmn_hns_amcidr3 attributes,cmn_hns_amcidr3,[7:0],PRMBL_3,"Component identification preamble, segment 3 dependent",RO,Configuration dependent
Table 8-576: cmn_hns_pmu_mpam_pardid_mask0-7 attributes,cmn_hns_pmu_mpam_pardid_mask0-7,[63:0],pmu_mpam_partid_mask#{index},MPAM PMU hardlimit and softlimit mask for PARTID [#{64(index+1)-1}:#{64index}] 0b0 PARTID specified is not counted in PMU count. 0b1 PARTID specified is counted in PMU count. Note This mask is used only when cmn_hns_pmu_mpam_sel is set for PARTID based counting.,RW,0b0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[63],valid_lid#{index}_ra1,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[62],cpa_en_lid#{index}_ra1,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[61:60],Reserved,Reserved ‑,RO,-
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[59],lcn_bypass_dis_lid#{index}_ra1,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra1 = 1,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[58:54],srctype_lid#{index}_ra1,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[53:49],cpa_grp_lid#{index}_ra1,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[48],remote_lid#{index}_ra1,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[47:43],Reserved,Reserved ‑,RO,-
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[42:32],nodeid_lid#{index}_ra1,Specifies the node ID,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[31],valid_lid#{index}_ra0,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[30],cpa_en_lid#{index}_ra0,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[29:28],Reserved,Reserved ‑,RO,-
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[27],lcn_bypass_dis_lid#{index}_ra0,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra0 = 1,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[26:22],srctype_lid#{index}_ra0,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[21:17],cpa_grp_lid#{index}_ra0,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[16],remote_lid#{index}_ra0,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[15:11],Reserved,Reserved ‑,RO,-
Table 8-577: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[10:0],nodeid_lid#{index}_ra0,Specifies the node ID,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[63],valid_lid#{index}_ra1,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[62],cpa_en_lid#{index}_ra1,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[61:60],Reserved,Reserved ‑,RO,-
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[59],lcn_bypass_dis_lid#{index}_ra1,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra1 = 1,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[58:54],srctype_lid#{index}_ra1,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[53:49],cpa_grp_lid#{index}_ra1,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[48],remote_lid#{index}_ra1,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[47:43],Reserved,Reserved ‑,RO,-
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[42:32],nodeid_lid#{index}_ra1,Specifies the node ID,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[31],valid_lid#{index}_ra0,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[30],cpa_en_lid#{index}_ra0,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[29:28],Reserved,Reserved ‑,RO,-
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[27],lcn_bypass_dis_lid#{index}_ra0,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra0 = 1,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[26:22],srctype_lid#{index}_ra0,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[21:17],cpa_grp_lid#{index}_ra0,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[16],remote_lid#{index}_ra0,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[15:11],Reserved,Reserved ‑,RO,-
Table 8-578: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[10:0],nodeid_lid#{index}_ra0,Specifies the node ID,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[63],valid_lid#{index}_ra3,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[62],cpa_en_lid#{index}_ra3,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[61:60],Reserved,Reserved ‑,RO,-
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[59],lcn_bypass_dis_lid#{index}_ra3,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra3 = 1,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[58:54],srctype_lid#{index}_ra3,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[53:49],cpa_grp_lid#{index}_ra3,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[48],remote_lid#{index}_ra3,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[47:43],Reserved,Reserved ‑,RO,-
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[42:32],nodeid_lid#{index}_ra3,Specifies the node ID,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[31],valid_lid#{index}_ra2,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[30],cpa_en_lid#{index}_ra2,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[29:28],Reserved,Reserved ‑,RO,-
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[27],lcn_bypass_dis_lid#{index}_ra2,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra2 = 1,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[26:22],srctype_lid#{index}_ra2,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[21:17],cpa_grp_lid#{index}_ra2,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[16],remote_lid#{index}_ra2,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[15:11],Reserved,Reserved ‑,RO,-
Table 8-579: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[10:0],nodeid_lid#{index}_ra2,Specifies the node ID,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[63],valid_lid#{index}_ra5,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[62],cpa_en_lid#{index}_ra5,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[61:60],Reserved,Reserved ‑,RO,-
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[59],lcn_bypass_dis_lid#{index}_ra5,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra5 = 1,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[58:54],srctype_lid#{index}_ra5,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[53:49],cpa_grp_lid#{index}_ra5,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[48],remote_lid#{index}_ra5,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[47:43],Reserved,Reserved ‑,RO,-
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[42:32],nodeid_lid#{index}_ra5,Specifies the node ID,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[31],valid_lid#{index}_ra4,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[30],cpa_en_lid#{index}_ra4,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[29:28],Reserved,Reserved ‑,RO,-
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[27],lcn_bypass_dis_lid#{index}_ra4,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra4 = 1,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[26:22],srctype_lid#{index}_ra4,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[21:17],cpa_grp_lid#{index}_ra4,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[16],remote_lid#{index}_ra4,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[15:11],Reserved,Reserved ‑,RO,-
Table 8-580: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[10:0],nodeid_lid#{index}_ra4,Specifies the node ID,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[63],valid_lid#{index}_ra7,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[62],cpa_en_lid#{index}_ra7,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[61:60],Reserved,Reserved ‑,RO,-
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[59],lcn_bypass_dis_lid#{index}_ra7,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra7 = 1,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[58:54],srctype_lid#{index}_ra7,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[53:49],cpa_grp_lid#{index}_ra7,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[48],remote_lid#{index}_ra7,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[47:43],Reserved,Reserved ‑,RO,-
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[42:32],nodeid_lid#{index}_ra7,Specifies the node ID,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[31],valid_lid#{index}_ra6,Specifies whether the RN is valid 0b0 RN ID is not valid 0b1 RN ID is pointing to a valid CHI device,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[30],cpa_en_lid#{index}_ra6,Specifies whether the CCIX port aggregation is enabled 0b0 CPA not enabled 0b1 CPA enabled,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[29:28],Reserved,Reserved ‑,RO,-
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[27],lcn_bypass_dis_lid#{index}_ra6,Specifies whether transactions through HA bypasses LCN or not 0b0 Bypass LCN 0b1 LCN bypass disabled Only applicable when remote_lid#{index}_ra6 = 1,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[26:22],srctype_lid#{index}_ra6,Specifies the CHI source type of the RN 0b01000 HN-S 0b01010 256 bit CHI-B RN-F 0b01011 256 bit CHI-C RN-F 0b01100 256 bit CHI-D RN-F 0b01101 256 bit CHI-E RN-F 0b10000 256 bit CHI-F RN-F 0b10001 256 bit CHI-G RN-F Others Reserved,RW,0b00000
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[21:17],cpa_grp_lid#{index}_ra6,Specifies CCIX port aggregation group ID(0-31),RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[16],remote_lid#{index}_ra6,Specifies whether the RN is remote or local 0b0 Local RN 0b1 Remote RN,RW,0x0
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[15:11],Reserved,Reserved ‑,RO,-
Table 8-581: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[10:0],nodeid_lid#{index}_ra6,Specifies the node ID,RW,0x0
Table 8-582: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[63],nonhash_region_valid#{index},valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-582: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[62:56],nonhash_region_size#{index},"Memory region size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b0
Table 8-582: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[55:52],Reserved,Reserved,RO,-
Table 8-582: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[51:20],nonhash_region_base_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM",RW,0x0
Table 8-582: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[19:11],Reserved,Reserved,RO,-
Table 8-582: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[10:0],nonhash_reg_tgtid#{index},SN TgtID for the non-hashed region,RW,0x0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[63:52],Reserved,Reserved,RO,-
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[51:20],nonhash_region_end_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM",RW,0x0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[19:12],Reserved,Reserved,RO,-
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[11],nonhash_sn#{index}_is_chig,nonhash SN #{index} supports CHI-G,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[10],nonhash_sn#{index}_full_data_wr_en,HNS implements always sending 64B write for nonhash SN #{index} when set,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[9],nonhash_sn#{index}_is_chif,nonhash SN #{index} supports CHI-F,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[8],nonhash_sn#{index}_metadata_dis,HNS implements metadata termination flow for nonhash SN #{index} when set,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[7],nonhash_sn#{index}_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[6],nonhash_sn#{index}_is_chie,nonhash SN #{index} supports CHI-E,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[5],nonhash_sn#{index}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[4],nonhash_sn#{index}_sn_is_chic,Indicates that nonhash sn is a CHI-C SN when set,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[3],nonhash_sn#{index}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for nonhash SN #{index} when set CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[2],nonhash_sn#{index}_pcmo_prop_dis,Disables PCMO propagation for nonhash SN #{index} when set,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[1],nonhash_sn#{index}_cmo_prop_en,Enables CMO propagation for nonhash SN #{index} when set,RW,0b0
Table 8-583: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[0],nonhash_sn#{index}_128b,Data width of nonhash SN #{index} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-584: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[63],htg_region_valid#{index},valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-584: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[62:56],htg_region_size#{index},"Memory region size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b00000
Table 8-584: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[55:52],Reserved,Reserved ‑,RO,-
Table 8-584: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[51:20],htg_region_base_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM",RW,0x0
Table 8-584: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[19:0],Reserved,Reserved ‑,RO,-
Table 8-585: cmn_hns_sam_htg_cfg2_memregion0-15 attributes,cmn_hns_sam_htg_cfg2_memregion0-15,[63:52],Reserved,Reserved,RO,-
Table 8-585: cmn_hns_sam_htg_cfg2_memregion0-15 attributes,cmn_hns_sam_htg_cfg2_memregion0-15,[51:20],htg_region_end_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM",RW,0x0
Table 8-585: cmn_hns_sam_htg_cfg2_memregion0-15 attributes,cmn_hns_sam_htg_cfg2_memregion0-15,[19:0],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[63:56],htg#{index}_sn_base_indx,Base index for the HTG SN TgtID table,RW,0xFF
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[55:47],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[46:44],htg#{index}_hash_addr_bits_sel,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[43],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[42:40],htg#{index}_sa_ports_cnt,Specifies the number of CXSA/CXLSA device aggregated 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 3 ports 0b110 6 ports 0b111 12 ports,RW,0b0
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[39:36],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[35:32],htg#{index}_sa_device_interleave_cntl,"This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address bits 0x0 64B Interleaved (CXSA), [52:6] - arithmetic modulo 0x1 128B Interleaved (CXSA), [52:7] - arithmetic modulo 0x2 256B Interleaved (CXSA), [52:8] - arithmetic modulo 0x3 512B Interleaved (CXSA), [52:9] - arithmetic modulo 0x4 1KB Interleaved (CXSA), [52:10] - arithmetic modulo 0x5 2KB Interleaved (CXSA), [52:11] - arithmetic modulo 0x6 4KB Interleaved (CXSA), [52:12] - arithmetic modulo 0x7 8KB Interleaved (CXSA), [52:13] - arithmetic modulo 0x8 16KB Interleaved (CXSA), [52:14] - arithmetic modulo 0x9 Reserved (CXSA), [52:15] - arithmetic modulo Others Reserved",RW,0b0
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[31:29],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[28:25],htg#{index}_sn_mode,"SN selection mode 0b0000 Reserved 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b0
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[24],htg#{index}_inv_top_address_bit,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[23:22],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[21:16],htg#{index}_top_address_bit2,Top address bit 2,RW,0x00
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[15:14],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[13:8],htg#{index}_top_address_bit1,Top address bit 1,RW,0x00
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[7:6],Reserved,Reserved,RO,-
Table 8-586: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[5:0],htg#{index}_top_address_bit0,Top address bit 0,RW,0x00
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[63:59],Reserved,Reserved ‑,RO,-
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[58:48],sn_nodeid_#{index*4 + 3},Hashed target SN node ID #{index*4 + 3},RW,0b00000000000
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[47:43],Reserved,Reserved ‑,RO,-
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[42:32],sn_nodeid_#{index*4 + 2},Hashed target SN node ID #{index*4 + 2},RW,0b00000000000
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[31:27],Reserved,Reserved ‑,RO,-
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[26:16],sn_nodeid_#{index*4 + 1},Hashed target SN node ID #{index*4 + 1},RW,0b00000000000
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[15:11],Reserved,Reserved ‑,RO,-
Table 8-587: cmn_hns_sam_htg_sn_nodeid_reg0-31 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-31,[10:0],sn_nodeid_#{index*4 + 0},Hashed target SN node ID #{index*4 + 0},RW,0b00000000000
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[63:60],Reserved,Reserved ‑,RO,-
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[59],sn#{index*4 + 3}_is_chig,SN #{index*4 + 3} supports CHI-G,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[58],sn#{index*4 + 3}_full_data_wr_en,HNS implements always sending 64B write for SN #{index*4 + 3} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[57],sn#{index*4 + 3}_is_chif,SN #{index*4 + 3} supports CHI-F,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[56],sn#{index*4 + 3}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 3} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[55],sn#{index*4 + 3}_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[54],sn#{index*4 + 3}_is_chie,SN #{index*4 + 3} supports CHI-E,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[53],sn#{index*4 + 3}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[52],sn#{index*4 + 3}_sn_is_chic,Indicates that sn is a CHI-C SN when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[51],sn#{index*4 + 3}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 3} CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[50],sn#{index*4 + 3}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 3} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[49],sn#{index*4 + 3}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 3} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[48],sn#{index*4 + 3}_128b,Data width of SN #{index*4 + 3} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[47:44],Reserved,Reserved ‑,RO,-
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[43],sn#{index*4 + 2}_is_chig,SN #{index*4 + 2} supports CHI-G,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[42],sn#{index*4 + 2}_full_data_wr_en,HNS implements always sending 64B write for SN #{index*4 + 2} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[41],sn#{index*4 + 2}_is_chif,SN #{index*4 + 2} supports CHI-F,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[40],sn#{index*4 + 2}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 2} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[39],sn#{index*4 + 2}_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[38],sn#{index*4 + 2}_is_chie,SN #{index*4 + 2} supports CHI-E,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[37],sn#{index*4 + 2}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[36],sn#{index*4 + 2}_sn_is_chic,Indicates that sn is a CHI-C SN when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[35],sn#{index*4 + 2}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 2} CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[34],sn#{index*4 + 2}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 2} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[33],sn#{index*4 + 2}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 2} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[32],sn#{index*4 + 2}_128b,Data width of SN #{index*4 + 2} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[31:28],Reserved,Reserved ‑,RO,-
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[27],sn#{index*4 + 1}_is_chig,SN #{index*4 + 1} supports CHI-G,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[26],sn#{index*4 + 1}_full_data_wr_en,HNS implements always sending 64B write for SN #{index*4 + 1} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[25],sn#{index*4 + 1}_is_chif,SN #{index*4 + 1} supports CHI-F,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[24],sn#{index*4 + 1}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 1} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[23],sn#{index*4 + 1}_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[22],sn#{index*4 + 1}_is_chie,SN #{index*4 + 1} supports CHI-E,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[21],sn#{index*4 + 1}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[20],sn#{index*4 + 1}_sn_is_chic,Indicates that sn is a CHI-C SN when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[19],sn#{index*4 + 1}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 1} CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[18],sn#{index*4 + 1}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 1} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[17],sn#{index*4 + 1}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 1} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[16],sn#{index*4 + 1}_128b,Data width of SN #{index*4 + 1} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[15:12],Reserved,Reserved ‑,RO,-
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[11],sn#{index*4 + 0}_is_chig,SN #{index*4 + 0} supports CHI-G,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[10],sn#{index*4 + 0}_full_data_wr_en,HNS implements always sending 64B write for SN #{index*4 + 0} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[9],sn#{index*4 + 0}_is_chif,SN #{index*4 + 0} supports CHI-F,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[8],sn#{index*4 + 0}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 0} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[7],sn#{index*4 + 0}_group,Specifies the SN-F grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[6],sn#{index*4 + 0}_is_chie,SN #{index*4 + 0} supports CHI-E,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[5],sn#{index*4 + 0}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[4],sn#{index*4 + 0}_sn_is_chic,Indicates that sn is a CHI-C SN when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[3],sn#{index*4 + 0}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 0} CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[2],sn#{index*4 + 0}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 0} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[1],sn#{index*4 + 0}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 0} when set,RW,0b0
Table 8-588: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[0],sn#{index*4 + 0}_128b,Data width of SN #{index*4 + 0} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[63:59],Reserved,Reserved ‑,RO,-
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[58:48],cxg_sa_nodeid_#{index*4 + 3},Hashed target CCG SA node ID #{index*4 + 3},RW,0b00000000000
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[47:43],Reserved,Reserved ‑,RO,-
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[42:32],cxg_sa_nodeid_#{index*4 + 2},Hashed target CCG SA node ID #{index*4 + 2},RW,0b00000000000
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[31:27],Reserved,Reserved ‑,RO,-
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[26:16],cxg_sa_nodeid_#{index*4 + 1},Hashed target CCG SA node ID #{index*4 + 1},RW,0b00000000000
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[15:11],Reserved,Reserved ‑,RO,-
Table 8-589: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[10:0],cxg_sa_nodeid_#{index*4 + 0},Hashed target CCG SA node ID #{index*4 + 0},RW,0b00000000000
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[63:60],Reserved,Reserved ‑,RO,-
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[59],ccg_sa#{index*4 + 3}_is_chig,CCG_SA #{index*4 + 3} supports CHI-G,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[58],ccg_sa#{index*4 + 3}_full_data_wr_en,HNS implements always sending 64B write for CCG_SA #{index*4 + 3} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[57],ccg_sa#{index*4 + 3}_is_chif,CCG_SA #{index*4 + 3} supports CHI-F,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[56],ccg_sa#{index*4 + 3}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 3} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[55],ccg_sa#{index*4 + 3}_group,Specifies the CCG_SA grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[54],ccg_sa#{index*4 + 3}_is_chie,CCG_SA #{index*4 + 3} supports CHI-E,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[53],ccg_sa#{index*4 + 3}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[52],ccg_sa#{index*4 + 3}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[51],ccg_sa#{index*4 + 3}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[50],ccg_sa#{index*4 + 3}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 3} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[49],ccg_sa#{index*4 + 3}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 3} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[48],ccg_sa#{index*4 + 3}_128b,Data width of CCG_SA #{index*4 + 3} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[47:44],Reserved,Reserved ‑,RO,-
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[43],ccg_sa#{index*4 + 2}_is_chig,CCG_SA #{index*4 + 2} supports CHI-G,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[42],ccg_sa#{index*4 + 2}_full_data_wr_en,HNS implements always sending 64B write for CCG_SA #{index*4 + 2} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[41],ccg_sa#{index*4 + 2}_is_chif,CCG_SA #{index*4 + 2} supports CHI-F,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[40],ccg_sa#{index*4 + 2}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 2} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[39],ccg_sa#{index*4 + 2}_group,Specifies the CCG_SA grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[38],ccg_sa#{index*4 + 2}_is_chie,CCG_SA #{index*4 + 2} supports CHI-E,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[37],ccg_sa#{index*4 + 2}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[36],ccg_sa#{index*4 + 2}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[35],ccg_sa#{index*4 + 2}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[34],ccg_sa#{index*4 + 2}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 2} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[33],ccg_sa#{index*4 + 2}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 2} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[32],ccg_sa#{index*4 + 2}_128b,Data width of CCG_SA #{index*4 + 2} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[31:28],Reserved,Reserved ‑,RO,-
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[27],ccg_sa#{index*4 + 1}_is_chig,CCG_SA #{index*4 + 1} supports CHI-G,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[26],ccg_sa#{index*4 + 1}_full_data_wr_en,HNS implements always sending 64B write for CCG_SA #{index*4 + 1} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[25],ccg_sa#{index*4 + 1}_is_chif,CCG_SA #{index*4 + 1} supports CHI-F,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[24],ccg_sa#{index*4 + 1}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 1} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[23],ccg_sa#{index*4 + 1}_group,Specifies the CCG_SA grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[22],ccg_sa#{index*4 + 1}_is_chie,CCG_SA #{index*4 + 1} supports CHI-E,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[21],ccg_sa#{index*4 + 1}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[20],ccg_sa#{index*4 + 1}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[19],ccg_sa#{index*4 + 1}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[18],ccg_sa#{index*4 + 1}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 1} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[17],ccg_sa#{index*4 + 1}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 1} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[16],ccg_sa#{index*4 + 1}_128b,Data width of CCG_SA #{index*4 + 1} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[15:12],Reserved,Reserved ‑,RO,-
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[11],ccg_sa#{index*4 + 0}_is_chig,CCG_SA #{index*4 + 0} supports CHI-G,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[10],ccg_sa#{index*4 + 0}_full_data_wr_en,HNS implements always sending 64B write for CCG_SA #{index*4 + 0} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[9],ccg_sa#{index*4 + 0}_is_chif,CCG_SA #{index*4 + 0} supports CHI-F,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[8],ccg_sa#{index*4 + 0}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 0} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[7],ccg_sa#{index*4 + 0}_group,Specifies the CCG_SA grouping 0b0 Group A 0b1 Group B,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[6],ccg_sa#{index*4 + 0}_is_chie,CCG_SA #{index*4 + 0} supports CHI-E,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[5],ccg_sa#{index*4 + 0}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[4],ccg_sa#{index*4 + 0}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[3],ccg_sa#{index*4 + 0}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA CONSTRAINT Should not be enabled when sn_pcmo_prop_dis bit is set to 1,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[2],ccg_sa#{index*4 + 0}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 0} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[1],ccg_sa#{index*4 + 0}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 0} when set,RW,0b0
Table 8-590: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[0],ccg_sa#{index*4 + 0}_128b,Data width of CCG_SA #{index*4 + 0} 0b1 128 bits 0b0 256 bits,RW,0b0
Table 8-591: hns_generic_regs0-7 attributes,hns_generic_regs0-7,[63:0],generic_regs#{index},Configuration register for the custom logic,RW,0x0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[63:59],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[58:56],setaddr_indx_12_shutter,Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[55],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[54:52],setaddr_indx_11_shutter,Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[51],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[50:48],setaddr_indx_10_shutter,Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[47],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[46:44],setaddr_indx_9_shutter,Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[43],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[42:40],setaddr_indx_8_shutter,Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[39],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[38:36],setaddr_indx_7_shutter,Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[35],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[34:32],setaddr_indx_6_shutter,Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[31],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[30:28],setaddr_indx_5_shutter,Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[27],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[26:24],setaddr_indx_4_shutter,Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[23],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[22:20],setaddr_indx_3_shutter,Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[19],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[18:16],setaddr_indx_2_shutter,Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[15],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[14:12],setaddr_indx_1_shutter,Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[11],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[10:8],setaddr_indx_0_shutter,Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[7],setaddr_shutter_mode_en,Enables address shuttering mode for SLC as programmed by setaddr_indx_X_shutter registers,RW,0b0
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[6:4],Reserved,Reserved ‑,RO,-
Table 8-592: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[3:0],setaddr_startbit_slc,SLC SetAddr starting bit for SLC 0b0110 Setaddr starts from PA[6] 0b0111 Setaddr starts from PA[7] 0b1000 Setaddr starts from PA[8] 0b1001 Setaddr starts from PA[9] 0b1010 Setaddr starts from PA[10] 0b1011 Setaddr starts from PA[11] 0b1100 Setaddr starts from PA[12],RW,0b0110
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[63:59],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[58:56],setaddr_indx_12_shutter,Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[55],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[54:52],setaddr_indx_11_shutter,Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[51],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[50:48],setaddr_indx_10_shutter,Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[47],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[46:44],setaddr_indx_9_shutter,Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[43],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[42:40],setaddr_indx_8_shutter,Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[39],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[38:36],setaddr_indx_7_shutter,Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[35],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[34:32],setaddr_indx_6_shutter,Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[31],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[30:28],setaddr_indx_5_shutter,Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[27],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[26:24],setaddr_indx_4_shutter,Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[23],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[22:20],setaddr_indx_3_shutter,Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[19],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[18:16],setaddr_indx_2_shutter,Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[15],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[14:12],setaddr_indx_1_shutter,Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[11],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[10:8],setaddr_indx_0_shutter,Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[7],setaddr_shutter_mode_en,Enables address shuttering mode for SF as programmed by setaddr_indx_X_shutter registers,RW,0b0
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[6:4],Reserved,Reserved ‑,RO,-
Table 8-593: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[3:0],setaddr_startbit_sf,SF SetAddr starting bit for SF 0b0110 Setaddr starts from PA[6] 0b0111 Setaddr starts from PA[7] 0b1000 Setaddr starts from PA[8] 0b1001 Setaddr starts from PA[9] 0b1010 Setaddr starts from PA[10] 0b1011 Setaddr starts from PA[11] 0b1100 Setaddr starts from PA[12],RW,0b0110
Table 8-594: cmn_hns_pa2setaddr_flex_slc attributes,cmn_hns_pa2setaddr_flex_slc,[63:0],pa2setaddr_flex_slc,FLEXIBLE PA to SET/TAG ADDR and vice versa conversion config field for SLC,RW,0b0
Table 8-595: cmn_hns_pa2setaddr_flex_sf attributes,cmn_hns_pa2setaddr_flex_sf,[63:0],pa2setaddr_flex_sf,FLEXIBLE PA to SET/TAG ADDR conversion and vice versa config field for SF,RW,0b0
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[63],Reserved,Reserved ‑,RO,-
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[62:56],htg_region#{index}_size,"Memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b0000000
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[55:52],Reserved,Reserved ‑,RO,-
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[51:16],htg_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[15:5],Reserved,Reserved ‑,RO,-
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[4:2],htg_region#{index}_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b000
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[1],htg_region#{index}_nonhash_reg_en,Enables hashed region #{index} to select non-hashed node,RW,0b0
Table 8-596: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[0],htg_region#{index}_valid,Memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-597: lcn_hashed_tgt_grp_cfg2_region0-31 attributes,lcn_hashed_tgt_grp_cfg2_region0-31,[63:52],Reserved,Reserved,RO,-
Table 8-597: lcn_hashed_tgt_grp_cfg2_region0-31 attributes,lcn_hashed_tgt_grp_cfg2_region0-31,[51:16],region#{index}_end_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-597: lcn_hashed_tgt_grp_cfg2_region0-31 attributes,lcn_hashed_tgt_grp_cfg2_region0-31,[15:0],Reserved,Reserved,RO,-
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[63],Reserved,Reserved ‑,RO,-
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[62:56],htg_scndry_region#{index}_size,"Secondary memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b00000
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[55:52],Reserved,Reserved ‑,RO,-
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[51:16],htg_scndry_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[15:5],Reserved,Reserved ‑,RO,-
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[4:2],htg_scndry_region#{index}_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b000
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[1],Reserved,Reserved ‑,RO,-
Table 8-598: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[0],htg_scndry_region#{index}_valid,Secondary memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-599: lcn_hashed_target_grp_secondary_cfg2_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg2_reg0-31,[63:52],Reserved,Reserved ‑,RO,-
Table 8-599: lcn_hashed_target_grp_secondary_cfg2_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg2_reg0-31,[51:16],htg_scndry_region#{index}_end_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0b00000000000000000000000000
Table 8-599: lcn_hashed_target_grp_secondary_cfg2_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg2_reg0-31,[15:0],Reserved,Reserved ‑,RO,-
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[63:29],Reserved,Reserved,RO,-
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[28:25],htg_region#{index}_hier_cluster_mask,Hierarchical hashing Enable cluster masking to achieve different interleave granularity across clusters. 0b0000 64 byte interleave granularity across clusters 0b0001 128 byte interleave granularity across clusters 0b0010 256 byte interleave granularity across clusters 0b0011 512 byte interleave granularity across clusters 0b0100 1024 byte interleave granularity across clusters 0b0101 2048 byte interleave granularity across clusters 0b0110 4096 byte interleave granularity across clusters 0b0111 8192 byte interleave granularity across clusters others Reserved,RW,0b0
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[24:22],Reserved,Reserved,RO,-
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[21:16],htg_region#{index}_hier_hash_nodes,"Hierarchical hashing mode, define number of nodes in each cluster",RW,0x0
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[15:14],Reserved,Reserved,RO,-
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[13:8],htg_region#{index}_hier_hash_clusters,"Hierarchical hashing mode, define number of clusters groups",RW,0x0
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[7:6],Reserved,Reserved,RO,-
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[5:3],htg_region#{index}_hier_enable_address_striping,Hierarchical hashing configure number of address bits needs to shuttered (removed) at second hierarchy hash (LSB bit is based on cluster mask). 0b000 no address shuttering 0b001 one addr bit shuttered (2 clusters) 0b010 two addr bit shuttered (4 clusters) 0b011 three addr bit shuttered (8 clusters) 0b100 four addr bit shuttered (16 clusters) 0b101 five addr bit shuttered (32 clusters) 0b110 six addr bit shuttered (These are configured when the cachelines are > 64B interleaved and clusters are enabled) 0b111 seven addr bit shuttered others Reserved,RW,0b0
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[2],htg_region#{index}_hierarchical_hash_en,Hierarchical Hashing mode enable configure bit,RW,0b0
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[1],htg_region#{index}_nonpowerof2_hash_en,Non power of two Hashing mode enable cconfigure bit,RW,0b0
Table 8-600: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[0],Reserved,Reserved,RO,-
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[63:56],htg#{index*8 + 7}_num_hn,HN count for hashed target group 7,RW,0x00
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[55:48],htg#{index*8 + 6}_num_hn,HN count for hashed target group 6,RW,0x00
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[47:40],htg#{index*8 + 5}_num_hn,HN count for hashed target group 5,RW,0x00
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[39:32],htg#{index*8 + 4}_num_hn,HN count for hashed target group 4,RW,0x00
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[31:24],htg#{index*8 + 3}_num_hn,HN count for hashed target group 3,RW,0x00
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[23:16],htg#{index*8 + 2}_num_hn,HN count for hashed target group 2,RW,0x00
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[15:8],htg#{index*8 + 1}_num_hn,HN count for hashed target group 1,RW,0x00
Table 8-601: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[7:0],htg#{index*8}_num_hn,HN count for hashed target group 0,RW,0x00
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[63:52],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[51],htg#{index*4 + 3}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[50],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[49],htg#{index*4 + 3}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 3} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[48],htg#{index*4 + 3}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 3},RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[47:36],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[35],htg#{index*4 + 2}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[34],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[33],htg#{index*4 + 2}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 2} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[32],htg#{index*4 + 2}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 2},RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[31:20],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[19],htg#{index*4 + 1}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[18],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[17],htg#{index*4 + 1}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 1} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[16],htg#{index*4 + 1}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 1},RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[15:4],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[3],htg#{index*4}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[2],Reserved,Reserved,RO,-
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[1],htg#{index*4}_hn_cal_type,Enables type of HN CAL for HTG #{index*4} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-602: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[0],htg#{index*4}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4},RW,0b0
Table 8-603: lcn_hashed_target_grp_hnf_cpa_en_reg0-1 attributes,lcn_hashed_target_grp_hnf_cpa_en_reg0-1,[63:0],htg_hnf_cpa_en#{index},Enable CPA for each hashed HNF node ID,RW,0x0000000000000000
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[63:62],htg_cpag_linkend_hnf#{index*8 + 7},CPAG Linkend associated to the HNF#{index*8 + 7},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[61],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[60:56],htg_cpag_hnf#{index*8 + 7},CPAG associated to the HNF#{index*8 + 7},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[55:54],htg_cpag_linkend_hnf#{index*8 + 6},CPAG Linkend associated to the HNF#{index*8 + 6},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[53],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[52:48],htg_cpag_hnf#{index*8 + 6},CPAG associated to the HNF#{index*8 + 6},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[47:46],htg_cpag_linkend_hnf#{index*8 + 5},CPAG Linkend associated to the HNF#{index*8 + 5},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[45],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[44:40],htg_cpag_hnf#{index*8 + 5},CPAG associated to the HNF#{index*8 + 5},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[39:38],htg_cpag_linkend_hnf#{index*8 + 4},CPAG Linkend associated to the HNF#{index*8 + 4},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[37],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[36:32],htg_cpag_hnf#{index*8 + 4},CPAG associated to the HNF#{index*8 + 4},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[31:30],htg_cpag_linkend_hnf#{index*8 + 3},CPAG Linkend associated to the HNF#{index*8 + 3},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[29],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[28:24],htg_cpag_hnf#{index*8 + 3},CPAG associated to the HNF#{index*8 + 3},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[23:22],htg_cpag_linkend_hnf#{index*8 + 2},CPAG Linkend associated to the HNF#{index*8 + 2},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[21],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[20:16],htg_cpag_hnf#{index*8 + 2},CPAG associated to the HNF#{index*8 + 2},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[15:14],htg_cpag_linkend_hnf#{index*8 + 1},CPAG Linkend associated to the HNF#{index*8 + 1},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[13],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[12:8],htg_cpag_hnf#{index*8 + 1},CPAG associated to the HNF#{index*8 + 1},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[7:6],htg_cpag_linkend_hnf#{index*8 + 0},CPAG Linkend associated to the HNF#{index*8 + 0},RW,0b0
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[5],Reserved,Reserved,RO,-
Table 8-604: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[4:0],htg_cpag_hnf#{index*8 + 0},CPAG associated to the HNF#{index*8 + 0},RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[63:62],htg#{index}_cpag7_linkend,cpag id for index7,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[61:57],htg#{index}_cpag7,cpag id for index7,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[56],htg#{index}_cpa_en7,cpa enable for index7,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[55:54],htg#{index}_cpag6_linkend,cpag id for index6,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[53:49],htg#{index}_cpag6,cpag id for index6,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[48],htg#{index}_cpa_en6,cpa enable for index6,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[47:46],htg#{index}_cpag5_linkend,cpag id for index5,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[45:41],htg#{index}_cpag5,cpag id for index5,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[40],htg#{index}_cpa_en5,cpa enable for index5,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[39:38],htg#{index}_cpag4_linkend,cpag id for index4,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[37:33],htg#{index}_cpag4,cpag id for index4,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[32],htg#{index}_cpa_en4,cpa enable for index4,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[31:30],htg#{index}_cpag3_linkend,cpag id for index3,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[29:25],htg#{index}_cpag3,cpag id for index0,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[24],htg#{index}_cpa_en3,cpa enable for index3,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[23:22],htg#{index}_cpag2_linkend,cpag id for index2,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[21:17],htg#{index}_cpag2,cpag id for index2,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[16],htg#{index}_cpa_en2,cpa enable for index2,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[15:14],htg#{index}_cpag1_linkend,cpag id for index1,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[13:9],htg#{index}_cpag1,cpag id for index1,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[8],htg#{index}_cpa_en1,cpa enable for index1,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[7:6],htg#{index}_cpag0_linkend,cpag id for index0,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[5:1],htg#{index}_cpag0,cpag id for index0,RW,0b0
Table 8-605: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[0],htg#{index}_cpa_en0,cpa enable for index0,RW,0b0
Table 8-606: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[63:57],Reserved,Reserved,RO,-
Table 8-606: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[56:54],htg#{index}_cpa_hash_index2_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index2. 0b001 SMP hash index2 + 1. 0b010 SMP hash index2 + 2. 0b011 SMP hash index2 + 3. 0b100 SMP hash index2 + 4. 0b101 SMP hash index2 + 5. 0b110 SMP hash index2 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-606: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[53],Reserved,Reserved,RO,-
Table 8-606: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[52:50],htg#{index}_cpa_hash_index1_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index1. 0b001 SMP hash index1 + 1. 0b010 SMP hash index1 + 2. 0b011 SMP hash index1 + 3. 0b100 SMP hash index1 + 4. 0b101 SMP hash index1 + 5. 0b110 SMP hash index1 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-606: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[49],Reserved,Reserved,RO,-
Table 8-606: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[48:46],htg#{index}_cpa_hash_index0_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index0. 0b001 SMP hash index0 + 1. 0b010 SMP hash index0 + 2. 0b011 SMP hash index0 + 3. 0b100 SMP hash index0 + 4. 0b101 SMP hash index0 + 5. 0b110 SMP hash index0 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-606: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[45:0],Reserved,Reserved,RO,-
Table 8-608: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-608: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-608: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-608: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[15:0],node_type,CMN node type identifier,RO,0x00
Table 8-609: cmn_hns_mpam_ns_child_info attributes,cmn_hns_mpam_ns_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-609: cmn_hns_mpam_ns_child_info attributes,cmn_hns_mpam_ns_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-609: cmn_hns_mpam_ns_child_info attributes,cmn_hns_mpam_ns_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[63:44],Reserved,Reserved ‑,RO,-
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[43],hns_ns_mpam_has_nfu,0 HN-F does not support no future use field 1 HN-F supports no future use field,RO,0b0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[42],hns_ns_mpam_has_endis,0 HN-F does not support PARTID enable and disable functionality 1 HN-F supports PARTID enable and disable functionality,RO,0b0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[41],hns_ns_mpam_sp4,0 HN-F supports two PARTID spaces 1 HN-F supports four PARTID spaces,RO,0b1
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[40],hns_ns_mpam_has_err_msi,0 HN-F does not support MSI writes to signal MPAM error interrupt 1 HN-F supports MSI writes to signal MPAM error interrupt,RO,0b0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[39],hns_ns_mpam_has_esr,0 HN-F does not support MPAM error handling 1 HN-F supports MPAM error handling,RO,0b1
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[38],hns_ns_mpam_has_extd_esr,0 MPAMF_ESR is 32 bits 1 MPAMF_ESR is 64 bits,RO,0b0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[37:33],Reserved,Reserved ‑,RO,-
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[32],hns_ns_mpam_has_ris,0 HN-F does not support MPAM resource instance selector 1 HN-F supports MPAM resource instance selector,RO,0b0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[31],hns_ns_mpam_has_partid_nrw,0 HN-F does not support MPAM PARTID Narrowing 1 HN-F supports MPAM PARTID Narrowing,RO,0x0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[30],hns_ns_mpam_has_msmon,0 MPAM performance monitoring is not supported dependent 1 MPAM performance monitoring is supported,RO,Configuration dependent
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[29],hns_ns_mpam_has_impl_idr,0 MPAM implementation specific partitioning features not supported 1 MPAM implementation specific partitioning features supported,RO,0x0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[28],hns_ns_mpam_ext,0 HN-F has no defined bits in [63:32] 1 HN-F has bits defined in [63:32],RO,0b1
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[27],hns_ns_mpam_has_pri_part,0 MPAM priority partitioning is not supported 1 MPAM priority partitioning is supported,RO,0x0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[26],hns_ns_mpam_has_mbw_part,0 MPAM memory bandwidth partitioning is not supported 1 MPAM memory bandwidth partitioning is supported,RO,0x0
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[25],hns_ns_mpam_has_cpor_part,0 MPAM cache portion partitioning is not supported dependent 1 MPAM cache portion partitioning is supported,RO,Configuration dependent
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[24],hns_ns_mpam_has_ccap_part,0 MPAM cache maximum capacity partitioning is not dependent supported 1 MPAM cache maximum capacity partitioning is supported,RO,Configuration dependent
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[23:16],hns_ns_mpam_pmg_max,Maximum value of non-secure PMG supported by this HN-F,RO,0x1
Table 8-610: cmn_hns_ns_mpam_idr attributes,cmn_hns_ns_mpam_idr,[15:0],hns_ns_mpam_partid_max,Maximum value of non-secure PARTID supported by this HN-F,RO,0xf
Table 8-611: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-611: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[31:20],hns_mpam_iidr_productid,Implementation defined value identifying MPAM memory system component,RO,0x3e
Table 8-611: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[19:16],hns_mpam_iidr_variant,Implementation defined value identifying major revision of the product dependent,RO,Configuration dependent
Table 8-611: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[15:12],hns_mpam_iidr_revision,Implementation defined value identifying minor revision of the product,RO,0b0000
Table 8-611: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[11:0],hns_mpam_iidr_implementer,Implementation defined value identifying company that implemented MPAM memory system component,RO,0x43B
Table 8-612: cmn_hns_mpam_aidr attributes,cmn_hns_mpam_aidr,[63:8],Reserved,Reserved ‑,RO,-
Table 8-612: cmn_hns_mpam_aidr attributes,cmn_hns_mpam_aidr,[7:4],hns_mpam_aidr_arch_major_rev,Major revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-612: cmn_hns_mpam_aidr attributes,cmn_hns_mpam_aidr,[3:0],hns_mpam_aidr_arch_minor_rev,Minor revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-613: cmn_hns_ns_mpam_impl_idr attributes,cmn_hns_ns_mpam_impl_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-613: cmn_hns_ns_mpam_impl_idr attributes,cmn_hns_ns_mpam_impl_idr,[31:0],hns_ns_mpam_impl_idr,Implementation defined partitioning features.,RO,0x00000000
Table 8-614: cmn_hns_ns_mpam_cpor_idr attributes,cmn_hns_ns_mpam_cpor_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-614: cmn_hns_ns_mpam_cpor_idr attributes,cmn_hns_ns_mpam_cpor_idr,[15:0],hns_ns_mpam_cpor_idr_cpbm_wd,Number of bits in the cache portion partitioning bit map of this device.,RO,0x10
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[31],hns_ns_mpam_ccap_idr_has_cmax_softlim,0 HN-F has no SOFTLIM field and the maximum capacity is controlled with a hard limit 1 HN-F has a SOFTLIM field and the maximum capacity is controlled with a hard limit,RO,0x0
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[30],hns_ns_mpam_ccap_idr_no_cmax,0 HN-F support MPAMCFG_CMAX 1 HN-F doesn’t support MPAMCFG_CMAX,RO,0x0
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[29],hns_ns_mpam_ccap_idr_has_cmin,0 HN-F does not support MPAMCFG_CMIN 1 HN-F supports MPAMCFG_CMIN,RO,0x0
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[28],hns_ns_mpam_ccap_idr_has_cassoc,0 HN-F does not support MPAMCFG_CASSOC 1 HN-F supports MPAMCFG_CASSOC,RO,0x0
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[27:13],Reserved,Reserved ‑,RO,-
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[12:8],hns_ns_mpam_ccap_idr_cassoc_wd,Number of fractional bits implemented in the cache associativity partitioning.,RO,0x0
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[7:6],Reserved,Reserved ‑,RO,-
Table 8-615: cmn_hns_ns_mpam_ccap_idr attributes,cmn_hns_ns_mpam_ccap_idr,[5:0],hns_ns_mpam_ccap_idr_cmax_wd,Number of fractional bits implemented in the cache capacity partitioning.,RO,0x7
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[63:29],Reserved,Reserved ‑,RO,-
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[28:16],hns_ns_mpam_mbw_idr_bwpbm_wd,Number of bits indication portions in MPAMCFG_MBW_PBM register.,RO,0x0
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[15],Reserved,Reserved ‑,RO,-
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[14],hns_ns_mpam_mbw_idr_windwr,"0 The bandwidth accounting period should be read from MPAMCFG_MBW_WINDWR register, which might be fixed. 1 The bandwidth accounting width is readable and writable per partition in MPAMCFG_MBW_WINDWR register.",RO,0x0
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[13],hns_ns_mpam_mbw_idr_has_prop,0 There is no memory bandwidth proportional stride control and no MPAMCFG_MBW_PROP register 1 MPAMCFG_MBW_PROP register exists and memory bandwidth proportional stride memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[12],hns_ns_mpam_mbw_idr_has_pbm,0 There is no memory bandwidth portion control and no MPAMCFG_MBW_PBM register 1 MPAMCFG_MBW_PBM register exists and memory bandwidth portion allocation scheme is supported.,RO,0x0
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[11],hns_ns_mpam_mbw_idr_has_max,0 There is no maximum memory bandwidth control and no MPAMCFG_MBW_MAX register 1 MPAMCFG_MBW_MAX register exists and maximum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[10],hns_ns_mpam_mbw_idr_has_min,0 There is no minimum memory bandwidth control and no MPAMCFG_MBW_MIN register 1 MPAMCFG_MBW_MIN register exists and minimum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[9:6],Reserved,Reserved ‑,RO,-
Table 8-616: cmn_hns_ns_mpam_mbw_idr attributes,cmn_hns_ns_mpam_mbw_idr,[5:0],hns_ns_mpam_mbw_idr_bwa_wd,"Number of implemented bits in bandwidth allocation fields MIN, MAX, and STRIDE. Value must be between 1 to 16",RO,0b0000
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[63:26],Reserved,Reserved,RO,-
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[25:20],hns_ns_mpam_pri_idr_dspri_wd,Number of bits in downstream priority field (DSPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[19:18],Reserved,Reserved,RO,-
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[17],hns_ns_mpam_pri_idr_has_dspri_0_is_low,"0 In the DSPRI field, a value of 0 means highest priority. 1 In the DSPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[16],hns_ns_mpam_pri_idr_has_dspri,"0 This memory system component supports priority, but doesn’t have a downstream priority (DSPRI) field in MPAMCFG_PRI. 1 This memory system component supports downstream priority and has an DSPRI field.",RO,0x0
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[15:10],Reserved,Reserved,RO,-
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[9:4],hns_ns_mpam_pri_idr_intpri_wd,Number of bits in the internal priority field (INTPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[3:2],Reserved,Reserved,RO,-
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[1],hns_ns_mpam_pri_idr_intpri_0_is_low,"0 In the INTPRI field, a value of 0 means highest priority. 1 In the INTPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-617: cmn_hns_ns_mpam_pri_idr attributes,cmn_hns_ns_mpam_pri_idr,[0],hns_ns_mpam_pri_idr_has_intpri,"0 This memory system component supports priority, but doesn’t have an internal priority field in MPAMCFG_PRI. 1 This memory system component supports internal priority and has an INTPRI field.",RO,0x0
Table 8-618: cmn_hns_ns_mpam_partid_nrw_idr attributes,cmn_hns_ns_mpam_partid_nrw_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-618: cmn_hns_ns_mpam_partid_nrw_idr attributes,cmn_hns_ns_mpam_partid_nrw_idr,[15:0],hns_ns_mpam_partid_nrw_idr_intpartid_max,This field indicates the largest intPARTID supported in this component.,RO,0x00
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[31],hns_ns_mpam_msmon_has_local_capt_evnt,Has the local capture event generator and the MSMON_CAPT_EVNT register.,RO,0x1
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[30],hns_ns_mpam_msmon_no_hw_oflw_intr,0 HNF has hardwired MPAM overflow interrupt 1 HNF doesn’t have hardwired MPAM overflow interrupt,RO,0b1
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[29],hns_ns_mpam_msmon_has_oflow_msi,0 HNF doesn’t have support for MSI writes to signal MPAM monitor overflow interrupt 1 HNF has support for MSI writes to signal MPAM monitor overflow interrupt,RO,0b0
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[28],hns_ns_mpam_msmon_has_oflow_sr,0 HNF doesn’t have overflow status register 1 HNF has overflow status register,RO,0b0
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[27:18],Reserved,Reserved ‑,RO,-
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[17],hns_ns_mpam_msmon_mbwu,This component has a performance monitor for Memory Bandwidth Usage by PARTID and PMG.,RO,0x0
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[16],hns_ns_mpam_msmon_csu,This component has a performance monitor for Cache Storage Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 8-619: cmn_hns_ns_mpam_msmon_idr attributes,cmn_hns_ns_mpam_msmon_idr,[15:0],Reserved,Reserved ‑,RO,-
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[31],hns_ns_mpam_csumon_has_capture,0 MSMON_CSU_CAPTURE is not implemented and there is no support for capture events in this component’s CSU monitor feature. 1 This component’s CSU monitor feature has an MSMON_CSU_CAPTURE register for every MSMON_CSU and supports the capture event behaviour.,RO,0x1
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[30],hns_ns_mpam_csumon_csu_ro,0 MSMON_CSU is read/write. 1 MSMON_CSU is read-only.,RO,0b0
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[29],hns_ns_mpam_csumon_has_xcl,0 MSMON_CFG_CSU_FLT does not implement the XCL field 1 MSMON_CFG_CSU_FLT implements the XCL field,RO,0b0
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[28],Reserved,Reserved ‑,RO,-
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[27],hns_ns_mpam_csumon_has_oflow_lnkg,0 HNF doesn’t support CSU overflow linkage 1 HNF supports CSU overflow linkage,RO,0b0
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[26],hns_ns_mpam_csumon_has_ofsr,0 MSMON_CSU_OFSR register is not implemented 1 MSMON_CSU_OFSR register is implemented,RO,0b0
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[25],hns_ns_mpam_csumon_has_cevnt_oflw,0 HNF doesn’t support MSMON_CFG_CSU_CTL.CEVNT_OFLW 1 HNF supports MSMON_CFG_CSU_CTL.CEVNT_OFLW,RO,0b0
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[24],hns_ns_mpam_csumon_has_oflow_capt,0 HNF doesn’t support MSMON_CFG_CSU_CTL.OFLOW_CAPT 1 HNF supports MSMON_CFG_CSU_CTL.OFLOW_CAPT,RO,0b0
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[23:16],Reserved,Reserved ‑,RO,-
Table 8-620: cmn_hns_ns_mpam_csumon_idr attributes,cmn_hns_ns_mpam_csumon_idr,[15:0],hns_ns_mpam_csumon_num_mon,The number of CSU monitoring counters implemented in this component. dependent,RO,Configuration dependent
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[63:32],Reserved,Reserved,RO,-
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[31],hns_ns_mpam_mbwumon_has_capture,0 MSMON_MBWU_CAPTURE is not implemented and there is no support for capture events in this component’s MBWU monitor feature. 1 This component’s MBWU monitor feature has an MSMON_MBWU_CAPTURE register for every MSMON_MBWU and supports the capture event behaviour.,RO,0x0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[30],hns_ns_mpam_mbwumon_has_long,0 MSMON_MBWU_L is not implemented. 1 MSMON_MBWU_L is implemented.,RO,0b0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[29],hns_ns_mpam_mbwumon_lwd,0 MSMON_MBWU_L has 44-bit VALUE field in bits [43:0]. 1 MSMON_MBWU_L has 63-bit VALUE field in bits [62:0].,RO,0b0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[28],hns_ns_mpam_mbwumon_has_rwbw,0 Read/write bandwidth selection is not implemented. 1 Read/write bandwidth selection is implemented.,RO,0b0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[27],hns_ns_mpam_mbwumon_has_oflow_lnkg,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_LNKG. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_LNKG.,RO,0b0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[26],hns_ns_mpam_mbwumon_has_ofsr,0 MSMON_MBWU_OFSR register is not implemented 1 MSMON_MBWU_OFSR register is implemented,RO,0b0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[25],hns_ns_mpam_mbwumon_cevnt_oflw,0 Doesn’t support MSMON_CFG_MBWU_CTL.CEVNT_OFLW. 1 Support MSMON_CFG_MBWU_CTL.CEVNT_OFLW.,RO,0b0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[24],hns_ns_mpam_mbwumon_has_oflow_capt,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_CAPT. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_CAPT.,RO,0b0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[23:21],Reserved,Reserved,RO,-
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[20:16],hns_ns_mpam_mbwumon_scale,Scalling of MSMON_MBWU.VALUE in bits.,RO,0x0
Table 8-621: cmn_hns_ns_mpam_mbwumon_idr attributes,cmn_hns_ns_mpam_mbwumon_idr,[15:0],hns_ns_mpam_mbwumon_num_mon,The number of MBWU monitoring counters implemented in this component.,RO,0x0
Table 8-622: cmn_hns_ns_mpam_ecr attributes,cmn_hns_ns_mpam_ecr,[63:1],Reserved,Reserved,RO,-
Table 8-622: cmn_hns_ns_mpam_ecr attributes,cmn_hns_ns_mpam_ecr,[0],hns_ns_mpam_ecr_inten,"Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When INTEN = 1, MPAM error interrupts are generated.",RW,0x0
Table 8-623: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[63:32],Reserved,Reserved,RO,-
Table 8-623: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[31],hns_ns_mpam_esr_ovrwr,"Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and ERRCODE is non-zero, a single error has occurred and is recorded in this register. If 1 and ERRCODE is non-zero, multiple errors have occurred and this register records the most recent error. The state where this bit is 1 and ERRCODE is zero is not produced by hardware and is only reached when software writes this combination into this register.",RW,0x0
Table 8-623: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[30:28],Reserved,Reserved,RO,-
Table 8-623: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[27:24],hns_ns_mpam_esr_errcode,Error code,RW,0x0
Table 8-623: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[23:16],hns_ns_mpam_esr_pmg,"PMG captured if the error code captures PMG, otherwise 0x0000.",RW,0x0
Table 8-623: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[15:0],hns_ns_mpam_esr_partid_mon,PARTID captured if the error code captures PARTID. MON selector captured if the error code captures MON. Otherwise 0x0000.,RW,0x0
Table 8-624: cmn_hns_ns_mpamcfg_part_sel attributes,cmn_hns_ns_mpamcfg_part_sel,[63:17],Reserved,Reserved,RO,-
Table 8-624: cmn_hns_ns_mpamcfg_part_sel attributes,cmn_hns_ns_mpamcfg_part_sel,[16],hns_ns_mpamcfg_part_sel_internal,"If MPAMF_IDR.HAS_PARTID_NRW = 0, this field is RAZ/WI. If MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete PARTID_SEL.",RW,0x0
Table 8-624: cmn_hns_ns_mpamcfg_part_sel attributes,cmn_hns_ns_mpamcfg_part_sel,[15:0],hns_ns_mpamcfg_part_sel_partid_sel,Selects the partition ID to configure.,RW,0x0
Table 8-625: cmn_hns_ns_mpamcfg_cmax attributes,cmn_hns_ns_mpamcfg_cmax,[63:16],Reserved,Reserved ‑,RO,-
Table 8-625: cmn_hns_ns_mpamcfg_cmax attributes,cmn_hns_ns_mpamcfg_cmax,[15:9],hns_ns_mpamcfg_cmax_cmax,Maximum cache capacity usage in fixed-point fraction of the cache capacity by the partition selected by MPAMCFG_PART_SEL.,RW,0b1111111
Table 8-625: cmn_hns_ns_mpamcfg_cmax attributes,cmn_hns_ns_mpamcfg_cmax,[8:0],Reserved,Reserved ‑,RO,-
Table 8-626: cmn_hns_ns_mpamcfg_mbw_min attributes,cmn_hns_ns_mpamcfg_mbw_min,[63:16],Reserved,Reserved,RO,-
Table 8-626: cmn_hns_ns_mpamcfg_mbw_min attributes,cmn_hns_ns_mpamcfg_mbw_min,[15:0],hns_ns_mpamcfg_mbw_min_min,Memory minimum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-627: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[63:32],Reserved,Reserved,RO,-
Table 8-627: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[31],hns_ns_mpamcfg_mbw_max_hardlim,"0 When MAX bandwidth is exceeded, the partition may contend with a low preference for downstream bandwidth beyond its maximum bandwidth. 1 When MAX bandwidth is exceeded, the partition may not be use any more bandwidth until its memory bandwidth measurement falls below the maximum limit.",RW,0x0
Table 8-627: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[30:16],Reserved,Reserved,RO,-
Table 8-627: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[15:0],hns_ns_mpamcfg_mbw_max_max,Memory maximum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-628: cmn_hns_ns_mpamcfg_mbw_winwd attributes,cmn_hns_ns_mpamcfg_mbw_winwd,[63:24],Reserved,Reserved,RO,-
Table 8-628: cmn_hns_ns_mpamcfg_mbw_winwd attributes,cmn_hns_ns_mpamcfg_mbw_winwd,[23:8],hns_ns_mpamcfg_mbw_winwd_us_int,Memory bandwidth accounting period integer microseconds.,RW,0x0
Table 8-628: cmn_hns_ns_mpamcfg_mbw_winwd attributes,cmn_hns_ns_mpamcfg_mbw_winwd,[7:0],hns_ns_mpamcfg_mbw_winwd_us_frac,Memory bandwidth accounting period fractions of a microsecond.,RW,0x0
Table 8-629: cmn_hns_ns_mpamcfg_pri attributes,cmn_hns_ns_mpamcfg_pri,[63:32],Reserved,Reserved,RO,-
Table 8-629: cmn_hns_ns_mpamcfg_pri attributes,cmn_hns_ns_mpamcfg_pri,[31:16],hns_ns_mpamcfg_pri_dspri,"If HAS_DSPRI is 1, this field is a priority value applied to downstream communications from this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-629: cmn_hns_ns_mpamcfg_pri attributes,cmn_hns_ns_mpamcfg_pri,[15:0],hns_ns_mpamcfg_pri_intpri,"If HAS_INTPRI is 1, this field is a priority value applied internally inside this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-630: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[63:32],Reserved,Reserved,RO,-
Table 8-630: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[31],hns_ns_mpamcfg_mbw_prop_en,0 The selected partition is not regulated by proportional stride bandwidth partitioning. 1 The selected partition has bandwidth usage regulated by proportional stride bandwidth partitioning as controlled by STRIDEM1.,RW,0x0
Table 8-630: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[30:16],Reserved,Reserved,RO,-
Table 8-630: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[15:0],hns_ns_mpamcfg_mbw_prop_stridem1,Normalized cost of a bandwidth consumption by the partition. STRIDEM1 is the stride for the partition minus one.,RW,0x0
Table 8-631: cmn_hns_ns_mpamcfg_intpartid attributes,cmn_hns_ns_mpamcfg_intpartid,[63:17],Reserved,Reserved,RO,-
Table 8-631: cmn_hns_ns_mpamcfg_intpartid attributes,cmn_hns_ns_mpamcfg_intpartid,[16],hns_ns_mpamcfg_intpartid_internal,"This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association.",RW,0x0
Table 8-631: cmn_hns_ns_mpamcfg_intpartid attributes,cmn_hns_ns_mpamcfg_intpartid,[15:0],hns_ns_mpamcfg_intpartid_intpartid,This field contains the intPARTID mapped to the reqPARTID in MPAMCFG_PART_SEL.,RW,0x0
Table 8-632: cmn_hns_ns_msmon_cfg_mon_sel attributes,cmn_hns_ns_msmon_cfg_mon_sel,[63:16],Reserved,Reserved,RO,-
Table 8-632: cmn_hns_ns_msmon_cfg_mon_sel attributes,cmn_hns_ns_msmon_cfg_mon_sel,[15:0],hns_ns_msmon_cfg_mon_sel_mon_sel,Selects the performance monitor to configure.,RW,0x0
Table 8-633: cmn_hns_ns_msmon_capt_evnt attributes,cmn_hns_ns_msmon_capt_evnt,[63:2],Reserved,Reserved,RO,-
Table 8-633: cmn_hns_ns_msmon_capt_evnt attributes,cmn_hns_ns_msmon_capt_evnt,[1],hns_ns_msmon_capt_evnt_all,"In secure version, if ALL written as 1 and NOW is also written as 1, signal a capture event to secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to secure monitors in this memory system component with CAPT_EVNT = 7. In non-secure version all bits are RAZ/WI. In root version, if ALL written as 1 and NOW is also written as 1, signal a capture event to root, realm, secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to root monitors in this memory system component with CAPT_EVNT = 7. In realm version, if ALL written as 1 and NOW is also written as 1, signal a capture event to realm and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to realm monitors in this memory system component with CAPT_EVNT = 7.",RW,0x0
Table 8-633: cmn_hns_ns_msmon_capt_evnt attributes,cmn_hns_ns_msmon_capt_evnt,[0],hns_ns_msmon_capt_evnt_now,"When written as 1, this bit causes an event to all monitors in this memory system component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no event is signalled.",RW,0x0
Table 8-634: cmn_hns_ns_msmon_cfg_csu_flt attributes,cmn_hns_ns_msmon_cfg_csu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-634: cmn_hns_ns_msmon_cfg_csu_flt attributes,cmn_hns_ns_msmon_cfg_csu_flt,[23:16],hns_ns_msmon_cfg_csu_flt_pmg,Configures the cache storage usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-634: cmn_hns_ns_msmon_cfg_csu_flt attributes,cmn_hns_ns_msmon_cfg_csu_flt,[15:0],hns_ns_msmon_cfg_csu_flt_partid,Configures the cache storage usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[31],hns_ns_msmon_cfg_csu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[30:28],hns_ns_msmon_cfg_csu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[27],hns_ns_msmon_cfg_csu_ctl_capt_reset,Capture is not implemented for the CSU monitor type.,RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[26],hns_ns_msmon_cfg_csu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[25],hns_ns_msmon_cfg_csu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[24],hns_ns_msmon_cfg_csu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[23],Reserved,Reserved,RO,-
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[22:20],hns_ns_msmon_cfg_csu_ctl_subtype,"Not currently used for CSU monitors, but reserved for future use.",RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[19:18],Reserved,Reserved,RO,-
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[17],hns_ns_msmon_cfg_csu_ctl_match_pmg,0 Monitor storage used by all PMG values. 1 Only monitor storage used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[16],hns_ns_msmon_cfg_csu_ctl_match_partid,0 Monitor storage used by all PARTIDs. 1 Only monitor storage used with the PARTID matching MSMON_CFG_CSU_FLT.PARTID.,RW,0x0
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-635: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[7:0],hns_ns_msmon_cfg_csu_ctl_type,Read-only Constant type indicating the type of the monitor. CSU monitor is TYPE = 0x43.,RW,0x43
Table 8-636: cmn_hns_ns_msmon_cfg_mbwu_flt attributes,cmn_hns_ns_msmon_cfg_mbwu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-636: cmn_hns_ns_msmon_cfg_mbwu_flt attributes,cmn_hns_ns_msmon_cfg_mbwu_flt,[23:16],hns_ns_msmon_cfg_mbwu_flt_pmg,Configures the memory bandwidth usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-636: cmn_hns_ns_msmon_cfg_mbwu_flt attributes,cmn_hns_ns_msmon_cfg_mbwu_flt,[15:0],hns_ns_msmon_cfg_mbwu_flt_partid,Configures the memory bandwidth usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[31],hns_ns_msmon_cfg_mbwu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[30:28],hns_ns_msmon_cfg_mbwu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[27],hns_ns_msmon_cfg_mbwu_ctl_capt_reset,0 Monitor is not reset on capture. 1 Monitor is reset on capture.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[26],hns_ns_msmon_cfg_mbwu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[25],hns_ns_msmon_cfg_mbwu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[24],hns_ns_msmon_cfg_mbwu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[23],Reserved,Reserved,RO,-
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[22:20],hns_ns_msmon_cfg_mbwu_ctl_subtype,A monitor can have other event matching criteria. The meaning of values in this field varies by monitor type. The MBWU monitor type supports: 0 Do not count any bandwidth. 1 Count bandwidth used by memory reads 2 Count bandwidth used by memory writes 3 Count bandwidth used by memory reads and memory writes All other values are reserved and behaviour of a monitor with SUBTYPE set to one of the reserved values is UNPREDICTABLE.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[19],hns_ns_msmon_cfg_mbwu_ctl_sclen,"0 MSMON_MBWU.VALUE has bytes counted by the monitor instance. 1 MSMON_MBWU.VALUE has bytes counted by the monitor instance, shifted right by MPAMF_MBWUMON_IDR.SCALE.",RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[18],Reserved,Reserved,RO,-
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[17],hns_ns_msmon_cfg_mbwu_ctl_match_pmg,0 Monitor bandwidth used by all PMG values. 1 Only monitor bandwidth used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[16],hns_ns_msmon_cfg_mbwu_ctl_match_partid,0 Monitor bandwidth used by all PARTIDs. 1 Only monitor bandwidth used with the PARTID matching MSMON_CFG_MBWU_FLT.PARTID.,RW,0x0
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-637: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[7:0],hns_ns_msmon_cfg_mbwu_ctl_type,Read-only Constant type indicating the type of the monitor. MBWU monitor is TYPE = 0x42.,RW,0x42
Table 8-638: cmn_hns_ns_msmon_csu attributes,cmn_hns_ns_msmon_csu,[63:32],Reserved,Reserved,RO,-
Table 8-638: cmn_hns_ns_msmon_csu attributes,cmn_hns_ns_msmon_csu,[31],hns_ns_msmon_csu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-638: cmn_hns_ns_msmon_csu attributes,cmn_hns_ns_msmon_csu,[30:0],hns_ns_msmon_csu_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-639: cmn_hns_ns_msmon_csu_capture attributes,cmn_hns_ns_msmon_csu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-639: cmn_hns_ns_msmon_csu_capture attributes,cmn_hns_ns_msmon_csu_capture,[31],hns_ns_msmon_csu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-639: cmn_hns_ns_msmon_csu_capture attributes,cmn_hns_ns_msmon_csu_capture,[30:0],hns_ns_msmon_csu_capture_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-640: cmn_hns_ns_msmon_mbwu attributes,cmn_hns_ns_msmon_mbwu,[63:32],Reserved,Reserved,RO,-
Table 8-640: cmn_hns_ns_msmon_mbwu attributes,cmn_hns_ns_msmon_mbwu,[31],hns_ns_msmon_mbwu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-640: cmn_hns_ns_msmon_mbwu attributes,cmn_hns_ns_msmon_mbwu,[30:0],hns_ns_msmon_mbwu_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-641: cmn_hns_ns_msmon_mbwu_capture attributes,cmn_hns_ns_msmon_mbwu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-641: cmn_hns_ns_msmon_mbwu_capture attributes,cmn_hns_ns_msmon_mbwu_capture,[31],hns_ns_msmon_mbwu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-641: cmn_hns_ns_msmon_mbwu_capture attributes,cmn_hns_ns_msmon_mbwu_capture,[30:0],hns_ns_msmon_mbwu_capture_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-642: cmn_hns_ns_mpamcfg_cpbm attributes,cmn_hns_ns_mpamcfg_cpbm,[63:16],Reserved,Reserved ‑,RO,-
Table 8-642: cmn_hns_ns_mpamcfg_cpbm attributes,cmn_hns_ns_mpamcfg_cpbm,[15:0],hns_ns_mpamcfg_cpbm_cpbm,Bitmap of portions of cache capacity allocable by the partition selected by MPAMCFG_PART_SEL.,RW,0xFFFF
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[63:44],Reserved,Reserved ‑,RO,-
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[43],hns_rl_mpam_has_nfu,0 HN-F does not support no future use field 1 HN-F supports no future use field,RO,0b0
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[42],hns_rl_mpam_has_endis,0 HN-F does not support PARTID enable and disable functionality 1 HN-F supports PARTID enable and disable functionality,RO,0b0
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[41],hns_rl_mpam_sp4,0 HN-F supports two PARTID spaces 1 HN-F supports four PARTID spaces,RO,0b1
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[40],hns_rl_mpam_has_err_msi,0 HN-F does not support MSI writes to signal MPAM error interrupt 1 HN-F supports MSI writes to signal MPAM error interrupt,RO,0b0
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[39],hns_rl_mpam_has_esr,0 HN-F does not support MPAM error handling 1 HN-F supports MPAM error handling,RO,0b1
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[38],hns_rl_mpam_has_extd_esr,0 MPAMF_ESR is 32 bits 1 MPAMF_ESR is 64 bits,RO,0b0
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[37:33],Reserved,Reserved ‑,RO,-
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[32],hns_rl_mpam_has_ris,0 HN-F does not support MPAM resource instance selector 1 HN-F supports MPAM resource instance selector,RO,0b0
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[31],hns_rl_mpam_has_partid_nrw,0 HN-F does not support MPAM PARTID Narrowing dependent 1 HN-F supports MPAM PARTID Narrowing,RO,Configuration dependent
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[30],hns_rl_mpam_has_msmon,0 MPAM performance monitoring is not supported dependent 1 MPAM performance monitoring is supported,RO,Configuration dependent
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[29],hns_rl_mpam_has_impl_idr,0 MPAM implementation specific partitioning features not dependent supported 1 MPAM implementation specific partitioning features supported,RO,Configuration dependent
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[28],hns_rl_mpam_ext,0 HN-F has no defined bits in [63:32] 1 HN-F has bits defined in [63:32],RO,0b1
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[27],hns_rl_mpam_has_pri_part,0 MPAM priority partitioning is not supported 1 MPAM priority partitioning is supported,RO,0x0
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[26],hns_rl_mpam_has_mbw_part,0 MPAM memory bandwidth partitioning is not supported 1 MPAM memory bandwidth partitioning is supported,RO,0x0
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[25],hns_rl_mpam_has_cpor_part,0 MPAM cache portion partitioning is not supported dependent 1 MPAM cache portion partitioning is supported,RO,Configuration dependent
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[24],hns_rl_mpam_has_ccap_part,0 MPAM cache maximum capacity partitioning is not dependent supported 1 MPAM cache maximum capacity partitioning is supported,RO,Configuration dependent
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[23:16],hns_rl_mpam_pmg_max,Maximum value of realm PMG supported by this HN-F,RO,0x2
Table 8-643: cmn_hns_rl_mpam_idr attributes,cmn_hns_rl_mpam_idr,[15:0],hns_rl_mpam_partid_max,Maximum value of realm PARTID supported by this HN-F,RO,0x1
Table 8-644: cmn_hns_rl_mpam_iidr attributes,cmn_hns_rl_mpam_iidr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-644: cmn_hns_rl_mpam_iidr attributes,cmn_hns_rl_mpam_iidr,[31:20],hns_rl_mpam_iidr_productid,Implementation defined value identifying MPAM memory system component,RO,0x3e
Table 8-644: cmn_hns_rl_mpam_iidr attributes,cmn_hns_rl_mpam_iidr,[19:16],hns_rl_mpam_iidr_variant,Implementation defined value identifying major revision of the product dependent,RO,Configuration dependent
Table 8-644: cmn_hns_rl_mpam_iidr attributes,cmn_hns_rl_mpam_iidr,[15:12],hns_rl_mpam_iidr_revision,Implementation defined value identifying minor revision of the product,RO,0b0000
Table 8-644: cmn_hns_rl_mpam_iidr attributes,cmn_hns_rl_mpam_iidr,[11:0],hns_rl_mpam_iidr_implementer,Implementation defined value identifying company that implemented MPAM memory system component,RO,0x43B
Table 8-645: cmn_hns_rl_mpam_aidr attributes,cmn_hns_rl_mpam_aidr,[63:8],Reserved,Reserved ‑,RO,-
Table 8-645: cmn_hns_rl_mpam_aidr attributes,cmn_hns_rl_mpam_aidr,[7:4],hns_rl_mpam_aidr_arch_major_rev,Major revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-645: cmn_hns_rl_mpam_aidr attributes,cmn_hns_rl_mpam_aidr,[3:0],hns_rl_mpam_aidr_arch_minor_rev,Minor revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-646: cmn_hns_rl_mpam_impl_idr attributes,cmn_hns_rl_mpam_impl_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-646: cmn_hns_rl_mpam_impl_idr attributes,cmn_hns_rl_mpam_impl_idr,[31:0],hns_rl_mpam_impl_idr,Implementation defined partitioning features.,RO,0x00000000
Table 8-647: cmn_hns_rl_mpam_cpor_idr attributes,cmn_hns_rl_mpam_cpor_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-647: cmn_hns_rl_mpam_cpor_idr attributes,cmn_hns_rl_mpam_cpor_idr,[15:0],hns_rl_mpam_cpor_idr_cpbm_wd,Number of bits in the cache portion partitioning bit map of this device.,RO,0x10
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[31],hns_rl_mpam_ccap_idr_has_cmax_softlim,0 HN-F has no SOFTLIM field and the maximum capacity is controlled with a hard limit 1 HN-F has a SOFTLIM field and the maximum capacity is controlled with a hard limit,RO,0x0
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[30],hns_rl_mpam_ccap_idr_no_cmax,0 HN-F support MPAMCFG_CMAX 1 HN-F doesn’t support MPAMCFG_CMAX,RO,0x0
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[29],hns_rl_mpam_ccap_idr_has_cmin,0 HN-F does not support MPAMCFG_CMIN 1 HN-F supports MPAMCFG_CMIN,RO,0x0
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[28],hns_rl_mpam_ccap_idr_has_cassoc,0 HN-F does not support MPAMCFG_CASSOC 1 HN-F supports MPAMCFG_CASSOC,RO,0x0
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[27:13],Reserved,Reserved ‑,RO,-
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[12:8],hns_rl_mpam_ccap_idr_cassoc_wd,Number of fractional bits implemented in the cache associativity partitioning.,RO,0x0
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[7:6],Reserved,Reserved ‑,RO,-
Table 8-648: cmn_hns_rl_mpam_ccap_idr attributes,cmn_hns_rl_mpam_ccap_idr,[5:0],hns_rl_mpam_ccap_idr_cmax_wd,Number of fractional bits implemented in the cache capacity partitioning.,RO,0x7
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[63:29],Reserved,Reserved ‑,RO,-
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[28:16],hns_rl_mpam_mbw_idr_bwpbm_wd,Number of bits indication portions in MPAMCFG_MBW_PBM register.,RO,0x0
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[15],Reserved,Reserved ‑,RO,-
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[14],hns_rl_mpam_mbw_idr_windwr,"0 The bandwidth accounting period should be read from MPAMCFG_MBW_WINDWR register, which might be fixed. 1 The bandwidth accounting width is readable and writable per partition in MPAMCFG_MBW_WINDWR register.",RO,0x0
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[13],hns_rl_mpam_mbw_idr_has_prop,0 There is no memory bandwidth proportional stride control and no MPAMCFG_MBW_PROP register 1 MPAMCFG_MBW_PROP register exists and memory bandwidth proportional stride memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[12],hns_rl_mpam_mbw_idr_has_pbm,0 There is no memory bandwidth portion control and no MPAMCFG_MBW_PBM register 1 MPAMCFG_MBW_PBM register exists and memory bandwidth portion allocation scheme is supported.,RO,0x0
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[11],hns_rl_mpam_mbw_idr_has_max,0 There is no maximum memory bandwidth control and no MPAMCFG_MBW_MAX register 1 MPAMCFG_MBW_MAX register exists and maximum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[10],hns_rl_mpam_mbw_idr_has_min,0 There is no minimum memory bandwidth control and no MPAMCFG_MBW_MIN register 1 MPAMCFG_MBW_MIN register exists and minimum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[9:6],Reserved,Reserved ‑,RO,-
Table 8-649: cmn_hns_rl_mpam_mbw_idr attributes,cmn_hns_rl_mpam_mbw_idr,[5:0],hns_rl_mpam_mbw_idr_bwa_wd,"Number of implemented bits in bandwidth allocation fields MIN, MAX, and STRIDE. Value must be between 1 to 16",RO,0b0000
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[63:26],Reserved,Reserved,RO,-
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[25:20],hns_rl_mpam_pri_idr_dspri_wd,Number of bits in downstream priority field (DSPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[19:18],Reserved,Reserved,RO,-
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[17],hns_rl_mpam_pri_idr_has_dspri_0_is_low,"0 In the DSPRI field, a value of 0 means highest priority. 1 In the DSPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[16],hns_rl_mpam_pri_idr_has_dspri,"0 This memory system component supports priority, but doesn’t have a downstream priority (DSPRI) field in MPAMCFG_PRI. 1 This memory system component supports downstream priority and has an DSPRI field.",RO,0x0
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[15:10],Reserved,Reserved,RO,-
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[9:4],hns_rl_mpam_pri_idr_intpri_wd,Number of bits in the internal priority field (INTPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[3:2],Reserved,Reserved,RO,-
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[1],hns_rl_mpam_pri_idr_intpri_0_is_low,"0 In the INTPRI field, a value of 0 means highest priority. 1 In the INTPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-650: cmn_hns_rl_mpam_pri_idr attributes,cmn_hns_rl_mpam_pri_idr,[0],hns_rl_mpam_pri_idr_has_intpri,"0 This memory system component supports priority, but doesn’t have an internal priority field in MPAMCFG_PRI. 1 This memory system component supports internal priority and has an INTPRI field.",RO,0x0
Table 8-651: cmn_hns_rl_mpam_partid_nrw_idr attributes,cmn_hns_rl_mpam_partid_nrw_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-651: cmn_hns_rl_mpam_partid_nrw_idr attributes,cmn_hns_rl_mpam_partid_nrw_idr,[15:0],hns_rl_mpam_partid_nrw_idr_intpartid_max,This field indicates the largest intPARTID supported in this component.,RO,0x00
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[31],hns_rl_mpam_msmon_has_local_capt_evnt,Has the local capture event generator and the MSMON_CAPT_EVNT register.,RO,0x1
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[30],hns_rl_mpam_msmon_no_hw_oflw_intr,0 HNF has hardwired MPAM overflow interrupt 1 HNF doesn’t have hardwired MPAM overflow interrupt,RO,0b1
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[29],hns_rl_mpam_msmon_has_oflow_msi,0 HNF doesn’t have support for MSI writes to signal MPAM monitor overflow interrupt 1 HNF has support for MSI writes to signal MPAM monitor overflow interrupt,RO,0b0
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[28],hns_rl_mpam_msmon_has_oflow_sr,0 HNF doesn’t have overflow status register 1 HNF has overflow status register,RO,0b0
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[27:18],Reserved,Reserved ‑,RO,-
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[17],hns_rl_mpam_msmon_mbwu,This component has a performance monitor for Memory Bandwidth Usage by PARTID and PMG.,RO,0x0
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[16],hns_rl_mpam_msmon_csu,This component has a performance monitor for Cache Storage Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 8-652: cmn_hns_rl_mpam_msmon_idr attributes,cmn_hns_rl_mpam_msmon_idr,[15:0],Reserved,Reserved ‑,RO,-
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[31],hns_rl_mpam_csumon_has_capture,0 MSMON_CSU_CAPTURE is not implemented and there is no support for capture events in this component’s CSU monitor feature. 1 This component’s CSU monitor feature has an MSMON_CSU_CAPTURE register for every MSMON_CSU and supports the capture event behaviour.,RO,0x1
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[30],hns_rl_mpam_csumon_csu_ro,0 MSMON_CSU is read/write. 1 MSMON_CSU is read-only.,RO,0b0
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[29],hns_rl_mpam_csumon_has_xcl,0 MSMON_CFG_CSU_FLT does not implement the XCL field 1 MSMON_CFG_CSU_FLT implements the XCL field,RO,0b0
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[28],Reserved,Reserved ‑,RO,-
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[27],hns_rl_mpam_csumon_has_oflow_lnkg,0 HNF doesn’t support CSU overflow linkage 1 HNF supports CSU overflow linkage,RO,0b0
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[26],hns_rl_mpam_csumon_has_ofsr,0 MSMON_CSU_OFSR register is not implemented 1 MSMON_CSU_OFSR register is implemented,RO,0b0
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[25],hns_rl_mpam_csumon_has_cevnt_oflw,0 HNF doesn’t support MSMON_CFG_CSU_CTL.CEVNT_OFLW 1 HNF supports MSMON_CFG_CSU_CTL.CEVNT_OFLW,RO,0b0
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[24],hns_rl_mpam_csumon_has_oflow_capt,0 HNF doesn’t support MSMON_CFG_CSU_CTL.OFLOW_CAPT 1 HNF supports MSMON_CFG_CSU_CTL.OFLOW_CAPT,RO,0b0
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[23:16],Reserved,Reserved ‑,RO,-
Table 8-653: cmn_hns_rl_mpam_csumon_idr attributes,cmn_hns_rl_mpam_csumon_idr,[15:0],hns_rl_mpam_csumon_num_mon,The number of CSU monitoring counters implemented in this component.,RO,0x1
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[63:32],Reserved,Reserved,RO,-
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[31],hns_rl_mpam_mbwumon_has_capture,0 MSMON_MBWU_CAPTURE is not implemented and there is no support for capture events in this component’s MBWU monitor feature. 1 This component’s MBWU monitor feature has an MSMON_MBWU_CAPTURE register for every MSMON_MBWU and supports the capture event behaviour.,RO,0x0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[30],hns_rl_mpam_mbwumon_has_long,0 MSMON_MBWU_L is not implemented. 1 MSMON_MBWU_L is implemented.,RO,0b0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[29],hns_rl_mpam_mbwumon_lwd,0 MSMON_MBWU_L has 44-bit VALUE field in bits [43:0]. 1 MSMON_MBWU_L has 63-bit VALUE field in bits [62:0].,RO,0b0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[28],hns_rl_mpam_mbwumon_has_rwbw,0 Read/write bandwidth selection is not implemented. 1 Read/write bandwidth selection is implemented.,RO,0b0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[27],hns_rl_mpam_mbwumon_has_oflow_lnkg,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_LNKG. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_LNKG.,RO,0b0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[26],hns_rl_mpam_mbwumon_has_ofsr,0 MSMON_MBWU_OFSR register is not implemented 1 MSMON_MBWU_OFSR register is implemented,RO,0b0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[25],hns_rl_mpam_mbwumon_cevnt_oflw,0 Doesn’t support MSMON_CFG_MBWU_CTL.CEVNT_OFLW. 1 Support MSMON_CFG_MBWU_CTL.CEVNT_OFLW.,RO,0b0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[24],hns_rl_mpam_mbwumon_has_oflow_capt,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_CAPT. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_CAPT.,RO,0b0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[23:21],Reserved,Reserved,RO,-
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[20:16],hns_rl_mpam_mbwumon_scale,Scalling of MSMON_MBWU.VALUE in bits.,RO,0x0
Table 8-654: cmn_hns_rl_mpam_mbwumon_idr attributes,cmn_hns_rl_mpam_mbwumon_idr,[15:0],hns_rl_mpam_mbwumon_num_mon,The number of MBWU monitoring counters implemented in this component.,RO,0x0
Table 8-655: cmn_hns_rl_mpam_ecr attributes,cmn_hns_rl_mpam_ecr,[63:1],Reserved,Reserved,RO,-
Table 8-655: cmn_hns_rl_mpam_ecr attributes,cmn_hns_rl_mpam_ecr,[0],hns_rl_mpam_ecr_inten,"Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When INTEN = 1, MPAM error interrupts are generated.",RW,0x0
Table 8-656: cmn_hns_rl_mpam_esr attributes,cmn_hns_rl_mpam_esr,[63:32],Reserved,Reserved,RO,-
Table 8-656: cmn_hns_rl_mpam_esr attributes,cmn_hns_rl_mpam_esr,[31],hns_rl_mpam_esr_ovrwr,"Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and ERRCODE is non-zero, a single error has occurred and is recorded in this register. If 1 and ERRCODE is non-zero, multiple errors have occurred and this register records the most recent error. The state where this bit is 1 and ERRCODE is zero is not produced by hardware and is only reached when software writes this combination into this register.",RW,0x0
Table 8-656: cmn_hns_rl_mpam_esr attributes,cmn_hns_rl_mpam_esr,[30:28],Reserved,Reserved,RO,-
Table 8-656: cmn_hns_rl_mpam_esr attributes,cmn_hns_rl_mpam_esr,[27:24],hns_rl_mpam_esr_errcode,Error code,RW,0x0
Table 8-656: cmn_hns_rl_mpam_esr attributes,cmn_hns_rl_mpam_esr,[23:16],hns_rl_mpam_esr_pmg,"PMG captured if the error code captures PMG, otherwise 0x0000.",RW,0x0
Table 8-656: cmn_hns_rl_mpam_esr attributes,cmn_hns_rl_mpam_esr,[15:0],hns_rl_mpam_esr_partid_mon,PARTID captured if the error code captures PARTID. MON selector captured if the error code captures MON. Otherwise 0x0000.,RW,0x0
Table 8-657: cmn_hns_rl_mpamcfg_part_sel attributes,cmn_hns_rl_mpamcfg_part_sel,[63:17],Reserved,Reserved,RO,-
Table 8-657: cmn_hns_rl_mpamcfg_part_sel attributes,cmn_hns_rl_mpamcfg_part_sel,[16],hns_rl_mpamcfg_part_sel_internal,"If MPAMF_IDR.HAS_PARTID_NRW = 0, this field is RAZ/WI. If MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete PARTID_SEL.",RW,0x0
Table 8-657: cmn_hns_rl_mpamcfg_part_sel attributes,cmn_hns_rl_mpamcfg_part_sel,[15:0],hns_rl_mpamcfg_part_sel_partid_sel,Selects the partition ID to configure.,RW,0x0
Table 8-658: cmn_hns_rl_mpamcfg_cmax attributes,cmn_hns_rl_mpamcfg_cmax,[63:16],Reserved,Reserved ‑,RO,-
Table 8-658: cmn_hns_rl_mpamcfg_cmax attributes,cmn_hns_rl_mpamcfg_cmax,[15:9],hns_rl_mpamcfg_cmax_cmax,Maximum cache capacity usage in fixed-point fraction of the cache capacity by the partition selected by MPAMCFG_PART_SEL.,RW,0b1111111
Table 8-658: cmn_hns_rl_mpamcfg_cmax attributes,cmn_hns_rl_mpamcfg_cmax,[8:0],Reserved,Reserved ‑,RO,-
Table 8-659: cmn_hns_rl_mpamcfg_mbw_min attributes,cmn_hns_rl_mpamcfg_mbw_min,[63:16],Reserved,Reserved,RO,-
Table 8-659: cmn_hns_rl_mpamcfg_mbw_min attributes,cmn_hns_rl_mpamcfg_mbw_min,[15:0],hns_rl_mpamcfg_mbw_min_min,Memory minimum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-660: cmn_hns_rl_mpamcfg_mbw_max attributes,cmn_hns_rl_mpamcfg_mbw_max,[63:32],Reserved,Reserved,RO,-
Table 8-660: cmn_hns_rl_mpamcfg_mbw_max attributes,cmn_hns_rl_mpamcfg_mbw_max,[31],hns_rl_mpamcfg_mbw_max_hardlim,"0 When MAX bandwidth is exceeded, the partition may contend with a low preference for downstream bandwidth beyond its maximum bandwidth. 1 When MAX bandwidth is exceeded, the partition may not be use any more bandwidth until its memory bandwidth measurement falls below the maximum limit.",RW,0x0
Table 8-660: cmn_hns_rl_mpamcfg_mbw_max attributes,cmn_hns_rl_mpamcfg_mbw_max,[30:16],Reserved,Reserved,RO,-
Table 8-660: cmn_hns_rl_mpamcfg_mbw_max attributes,cmn_hns_rl_mpamcfg_mbw_max,[15:0],hns_rl_mpamcfg_mbw_max_max,Memory maximum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-661: cmn_hns_rl_mpamcfg_mbw_winwd attributes,cmn_hns_rl_mpamcfg_mbw_winwd,[63:24],Reserved,Reserved,RO,-
Table 8-661: cmn_hns_rl_mpamcfg_mbw_winwd attributes,cmn_hns_rl_mpamcfg_mbw_winwd,[23:8],hns_rl_mpamcfg_mbw_winwd_us_int,Memory bandwidth accounting period integer microseconds.,RW,0x0
Table 8-661: cmn_hns_rl_mpamcfg_mbw_winwd attributes,cmn_hns_rl_mpamcfg_mbw_winwd,[7:0],hns_rl_mpamcfg_mbw_winwd_us_frac,Memory bandwidth accounting period fractions of a microsecond.,RW,0x0
Table 8-662: cmn_hns_rl_mpamcfg_pri attributes,cmn_hns_rl_mpamcfg_pri,[63:32],Reserved,Reserved,RO,-
Table 8-662: cmn_hns_rl_mpamcfg_pri attributes,cmn_hns_rl_mpamcfg_pri,[31:16],hns_rl_mpamcfg_pri_dspri,"If HAS_DSPRI is 1, this field is a priority value applied to downstream communications from this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-662: cmn_hns_rl_mpamcfg_pri attributes,cmn_hns_rl_mpamcfg_pri,[15:0],hns_rl_mpamcfg_pri_intpri,"If HAS_INTPRI is 1, this field is a priority value applied internally inside this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-663: cmn_hns_rl_mpamcfg_mbw_prop attributes,cmn_hns_rl_mpamcfg_mbw_prop,[63:32],Reserved,Reserved,RO,-
Table 8-663: cmn_hns_rl_mpamcfg_mbw_prop attributes,cmn_hns_rl_mpamcfg_mbw_prop,[31],hns_rl_mpamcfg_mbw_prop_en,0 The selected partition is not regulated by proportional stride bandwidth partitioning. 1 The selected partition has bandwidth usage regulated by proportional stride bandwidth partitioning as controlled by STRIDEM1.,RW,0x0
Table 8-663: cmn_hns_rl_mpamcfg_mbw_prop attributes,cmn_hns_rl_mpamcfg_mbw_prop,[30:16],Reserved,Reserved,RO,-
Table 8-663: cmn_hns_rl_mpamcfg_mbw_prop attributes,cmn_hns_rl_mpamcfg_mbw_prop,[15:0],hns_rl_mpamcfg_mbw_prop_stridem1,Normalized cost of a bandwidth consumption by the partition. STRIDEM1 is the stride for the partition minus one.,RW,0x0
Table 8-664: cmn_hns_rl_mpamcfg_intpartid attributes,cmn_hns_rl_mpamcfg_intpartid,[63:17],Reserved,Reserved,RO,-
Table 8-664: cmn_hns_rl_mpamcfg_intpartid attributes,cmn_hns_rl_mpamcfg_intpartid,[16],hns_rl_mpamcfg_intpartid_internal,"This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association.",RW,0x0
Table 8-664: cmn_hns_rl_mpamcfg_intpartid attributes,cmn_hns_rl_mpamcfg_intpartid,[15:0],hns_rl_mpamcfg_intpartid_intpartid,This field contains the intPARTID mapped to the reqPARTID in MPAMCFG_PART_SEL.,RW,0x0
Table 8-665: cmn_hns_rl_msmon_cfg_mon_sel attributes,cmn_hns_rl_msmon_cfg_mon_sel,[63:16],Reserved,Reserved,RO,-
Table 8-665: cmn_hns_rl_msmon_cfg_mon_sel attributes,cmn_hns_rl_msmon_cfg_mon_sel,[15:0],hns_rl_msmon_cfg_mon_sel_mon_sel,Selects the performance monitor to configure.,RW,0x0
Table 8-666: cmn_hns_rl_msmon_capt_evnt attributes,cmn_hns_rl_msmon_capt_evnt,[63:2],Reserved,Reserved,RO,-
Table 8-666: cmn_hns_rl_msmon_capt_evnt attributes,cmn_hns_rl_msmon_capt_evnt,[1],hns_rl_msmon_capt_evnt_all,"In secure version, if ALL written as 1 and NOW is also written as 1, signal a capture event to secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to secure monitors in this memory system component with CAPT_EVNT = 7. In non-secure version if NOW is written as 1, signal a capture event to non-secure monitors in this memory system component with CAPT_EVNT = 7. In root version, if ALL written as 1 and NOW is also written as 1, signal a capture event to root, realm, secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to root monitors in this memory system component with CAPT_EVNT = 7. In realm version, if ALL written as 1 and NOW is also written as 1, signal a capture event to realm and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to realm monitors in this memory system component with CAPT_EVNT = 7.",RW,0x0
Table 8-666: cmn_hns_rl_msmon_capt_evnt attributes,cmn_hns_rl_msmon_capt_evnt,[0],hns_rl_msmon_capt_evnt_now,"When written as 1, this bit causes an event to all monitors in this memory system component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no event is signalled.",RW,0x0
Table 8-667: cmn_hns_rl_msmon_cfg_csu_flt attributes,cmn_hns_rl_msmon_cfg_csu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-667: cmn_hns_rl_msmon_cfg_csu_flt attributes,cmn_hns_rl_msmon_cfg_csu_flt,[23:16],hns_rl_msmon_cfg_csu_flt_pmg,Configures the cache storage usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-667: cmn_hns_rl_msmon_cfg_csu_flt attributes,cmn_hns_rl_msmon_cfg_csu_flt,[15:0],hns_rl_msmon_cfg_csu_flt_partid,Configures the cache storage usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[31],hns_rl_msmon_cfg_csu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[30:28],hns_rl_msmon_cfg_csu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[27],hns_rl_msmon_cfg_csu_ctl_capt_reset,Capture is not implemented for the CSU monitor type.,RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[26],hns_rl_msmon_cfg_csu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[25],hns_rl_msmon_cfg_csu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[24],hns_rl_msmon_cfg_csu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[23],Reserved,Reserved,RO,-
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[22:20],hns_rl_msmon_cfg_csu_ctl_subtype,"Not currently used for CSU monitors, but reserved for future use.",RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[19:18],Reserved,Reserved,RO,-
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[17],hns_rl_msmon_cfg_csu_ctl_match_pmg,0 Monitor storage used by all PMG values. 1 Only monitor storage used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[16],hns_rl_msmon_cfg_csu_ctl_match_partid,0 Monitor storage used by all PARTIDs. 1 Only monitor storage used with the PARTID matching MSMON_CFG_CSU_FLT.PARTID.,RW,0x0
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-668: cmn_hns_rl_msmon_cfg_csu_ctl attributes,cmn_hns_rl_msmon_cfg_csu_ctl,[7:0],hns_rl_msmon_cfg_csu_ctl_type,Read-only Constant type indicating the type of the monitor. CSU monitor is TYPE = 0x43.,RW,0x43
Table 8-669: cmn_hns_rl_msmon_cfg_mbwu_flt attributes,cmn_hns_rl_msmon_cfg_mbwu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-669: cmn_hns_rl_msmon_cfg_mbwu_flt attributes,cmn_hns_rl_msmon_cfg_mbwu_flt,[23:16],hns_rl_msmon_cfg_mbwu_flt_pmg,Configures the memory bandwidth usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-669: cmn_hns_rl_msmon_cfg_mbwu_flt attributes,cmn_hns_rl_msmon_cfg_mbwu_flt,[15:0],hns_rl_msmon_cfg_mbwu_flt_partid,Configures the memory bandwidth usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[31],hns_rl_msmon_cfg_mbwu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[30:28],hns_rl_msmon_cfg_mbwu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[27],hns_rl_msmon_cfg_mbwu_ctl_capt_reset,0 Monitor is not reset on capture. 1 Monitor is reset on capture.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[26],hns_rl_msmon_cfg_mbwu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[25],hns_rl_msmon_cfg_mbwu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[24],hns_rl_msmon_cfg_mbwu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[23],Reserved,Reserved,RO,-
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[22:20],hns_rl_msmon_cfg_mbwu_ctl_subtype,A monitor can have other event matching criteria. The meaning of values in this field varies by monitor type. The MBWU monitor type supports: 0 Do not count any bandwidth. 1 Count bandwidth used by memory reads 2 Count bandwidth used by memory writes 3 Count bandwidth used by memory reads and memory writes All other values are reserved and behaviour of a monitor with SUBTYPE set to one of the reserved values is UNPREDICTABLE.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[19],hns_rl_msmon_cfg_mbwu_ctl_sclen,"0 MSMON_MBWU.VALUE has bytes counted by the monitor instance. 1 MSMON_MBWU.VALUE has bytes counted by the monitor instance, shifted right by MPAMF_MBWUMON_IDR.SCALE.",RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[18],Reserved,Reserved,RO,-
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[17],hns_rl_msmon_cfg_mbwu_ctl_match_pmg,0 Monitor bandwidth used by all PMG values. 1 Only monitor bandwidth used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[16],hns_rl_msmon_cfg_mbwu_ctl_match_partid,0 Monitor bandwidth used by all PARTIDs. 1 Only monitor bandwidth used with the PARTID matching MSMON_CFG_MBWU_FLT.PARTID.,RW,0x0
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-670: cmn_hns_rl_msmon_cfg_mbwu_ctl attributes,cmn_hns_rl_msmon_cfg_mbwu_ctl,[7:0],hns_rl_msmon_cfg_mbwu_ctl_type,Read-only Constant type indicating the type of the monitor. MBWU monitor is TYPE = 0x42.,RW,0x42
Table 8-671: cmn_hns_rl_msmon_csu attributes,cmn_hns_rl_msmon_csu,[63:32],Reserved,Reserved,RO,-
Table 8-671: cmn_hns_rl_msmon_csu attributes,cmn_hns_rl_msmon_csu,[31],hns_rl_msmon_csu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-671: cmn_hns_rl_msmon_csu attributes,cmn_hns_rl_msmon_csu,[30:0],hns_rl_msmon_csu_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-672: cmn_hns_rl_msmon_csu_capture attributes,cmn_hns_rl_msmon_csu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-672: cmn_hns_rl_msmon_csu_capture attributes,cmn_hns_rl_msmon_csu_capture,[31],hns_rl_msmon_csu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-672: cmn_hns_rl_msmon_csu_capture attributes,cmn_hns_rl_msmon_csu_capture,[30:0],hns_rl_msmon_csu_capture_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-673: cmn_hns_rl_msmon_mbwu attributes,cmn_hns_rl_msmon_mbwu,[63:32],Reserved,Reserved,RO,-
Table 8-673: cmn_hns_rl_msmon_mbwu attributes,cmn_hns_rl_msmon_mbwu,[31],hns_rl_msmon_mbwu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-673: cmn_hns_rl_msmon_mbwu attributes,cmn_hns_rl_msmon_mbwu,[30:0],hns_rl_msmon_mbwu_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-674: cmn_hns_rl_msmon_mbwu_capture attributes,cmn_hns_rl_msmon_mbwu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-674: cmn_hns_rl_msmon_mbwu_capture attributes,cmn_hns_rl_msmon_mbwu_capture,[31],hns_rl_msmon_mbwu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-674: cmn_hns_rl_msmon_mbwu_capture attributes,cmn_hns_rl_msmon_mbwu_capture,[30:0],hns_rl_msmon_mbwu_capture_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-675: cmn_hns_rl_mpamcfg_cpbm attributes,cmn_hns_rl_mpamcfg_cpbm,[63:16],Reserved,Reserved ‑,RO,-
Table 8-675: cmn_hns_rl_mpamcfg_cpbm attributes,cmn_hns_rl_mpamcfg_cpbm,[15:0],hns_rl_mpamcfg_cpbm_cpbm,Bitmap of portions of cache capacity allocable by the partition selected by MPAMCFG_PART_SEL. NOTE CPBM can not be all zeros for any PARTID.,RW,0xFFFF
Table 8-677: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-677: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-677: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-677: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[15:0],node_type,CMN node type identifier,RO,0x0
Table 8-678: cmn_hns_mpam_s_child_info attributes,cmn_hns_mpam_s_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-678: cmn_hns_mpam_s_child_info attributes,cmn_hns_mpam_s_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-678: cmn_hns_mpam_s_child_info attributes,cmn_hns_mpam_s_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[63:44],Reserved,Reserved ‑,RO,-
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[43],hns_s_mpam_has_nfu,0 HN-F does not support no future use field 1 HN-F supports no future use field,RO,0b0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[42],hns_s_mpam_has_endis,0 HN-F does not support PARTID enable and disable functionality 1 HN-F supports PARTID enable and disable functionality,RO,0b0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[41],hns_s_mpam_sp4,0 HN-F supports two PARTID spaces 1 HN-F supports four PARTID spaces,RO,0b1
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[40],hns_s_mpam_has_err_msi,0 HN-F does not support MSI writes to signal MPAM error interrupt 1 HN-F supports MSI writes to signal MPAM error interrupt,RO,0b0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[39],hns_s_mpam_has_esr,0 HN-F does not support MPAM error handling 1 HN-F supports MPAM error handling,RO,0b1
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[38],hns_s_mpam_has_extd_esr,0 MPAMF_ESR is 32 bits 1 MPAMF_ESR is 64 bits,RO,0b0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[37:33],Reserved,Reserved ‑,RO,-
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[32],hns_s_mpam_has_ris,0 HN-F does not support MPAM resource instance selector 1 HN-F supports MPAM resource instance selector,RO,0b0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[31],hns_s_mpam_has_partid_nrw,0 HN-F does not support MPAM PARTID Narrowing 1 HN-F supports MPAM PARTID Narrowing,RO,0x0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[30],hns_s_mpam_has_msmon,0 MPAM performance monitoring is not supported 1 MPAM performance monitoring is supported,RO,0x0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[29],hns_s_mpam_has_impl_idr,0 MPAM implementation specific partitioning features not dependent supported 1 MPAM implementation specific partitioning features supported,RO,Configuration dependent
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[28],hns_s_mpam_ext,0 HN-F has no defined bits in [63:32] 1 HN-F has bits defined in [63:32],RO,0b1
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[27],hns_s_mpam_has_pri_part,0 MPAM priority partitioning is not supported 1 MPAM priority partitioning is supported,RO,0x0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[26],hns_s_mpam_has_mbw_part,0 MPAM memory bandwidth partitioning is not supported 1 MPAM memory bandwidth partitioning is supported,RO,0x0
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[25],hns_s_mpam_has_cpor_part,0 MPAM cache portion partitioning is not supported dependent 1 MPAM cache portion partitioning is supported,RO,Configuration dependent
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[24],hns_s_mpam_has_ccap_part,0 MPAM cache maximum capacity partitioning is not dependent supported 1 MPAM cache maximum capacity partitioning is supported,RO,Configuration dependent
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[23:16],hns_s_mpam_pmg_max,Maximum value of non-secure PMG supported by this HN-F,RO,0x1
Table 8-679: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[15:0],hns_s_mpam_partid_max,Maximum value of secure PARTID supported by this HN-F,RO,0xF
Table 8-680: cmn_hns_mpam_sidr attributes,cmn_hns_mpam_sidr,[63:24],Reserved,Reserved ‑,RO,-
Table 8-680: cmn_hns_mpam_sidr attributes,cmn_hns_mpam_sidr,[23:16],hns_mpam_s_pmg_max,Maximum value of secure PMG supported by this HN-F,RO,0x1
Table 8-680: cmn_hns_mpam_sidr attributes,cmn_hns_mpam_sidr,[15:0],hns_mpam_s_partid_max,Maximum value of secure PARTID supported by this HN-F,RO,0xF
Table 8-681: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-681: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[31:20],hns_mpam_iidr_productid,Implementation defined value identifying MPAM memory system component,RO,0x3e
Table 8-681: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[19:16],hns_mpam_iidr_variant,Implementation defined value identifying major revision of the product dependent,RO,Configuration dependent
Table 8-681: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[15:12],hns_mpam_iidr_revision,Implementation defined value identifying minor revision of the product,RO,0b0000
Table 8-681: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[11:0],hns_mpam_iidr_implementer,Implementation defined value identifying company that implemented MPAM memory system component,RO,0x43B
Table 8-682: cmn_hns_s_mpam_aidr attributes,cmn_hns_s_mpam_aidr,[63:8],Reserved,Reserved ‑,RO,-
Table 8-682: cmn_hns_s_mpam_aidr attributes,cmn_hns_s_mpam_aidr,[7:4],hns_mpam_aidr_arch_major_rev,Major revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-682: cmn_hns_s_mpam_aidr attributes,cmn_hns_s_mpam_aidr,[3:0],hns_mpam_aidr_arch_minor_rev,Minor revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-683: cmn_hns_s_mpam_impl_idr attributes,cmn_hns_s_mpam_impl_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-683: cmn_hns_s_mpam_impl_idr attributes,cmn_hns_s_mpam_impl_idr,[31:0],hns_s_mpam_impl_idr,Implementation defined partitioning features.,RO,0x00000000
Table 8-684: cmn_hns_s_mpam_cpor_idr attributes,cmn_hns_s_mpam_cpor_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-684: cmn_hns_s_mpam_cpor_idr attributes,cmn_hns_s_mpam_cpor_idr,[15:0],hns_s_mpam_cpor_idr_cpbm_wd,Number of bits in the cache portion partitioning bit map of this device.,RO,0x10
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[31],hns_s_mpam_ccap_idr_has_cmax_softlim,0 HN-F has no SOFTLIM field and the maximum capacity is controlled with a hard limit 1 HN-F has a SOFTLIM field and the maximum capacity is controlled with a hard limit,RO,0x0
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[30],hns_s_mpam_ccap_idr_no_cmax,0 HN-F support MPAMCFG_CMAX 1 HN-F doesn’t support MPAMCFG_CMAX,RO,0x0
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[29],hns_s_mpam_ccap_idr_has_cmin,0 HN-F does not support MPAMCFG_CMIN 1 HN-F supports MPAMCFG_CMIN,RO,0x0
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[28],hns_s_mpam_ccap_idr_has_cassoc,0 HN-F does not support MPAMCFG_CASSOC 1 HN-F supports MPAMCFG_CASSOC,RO,0x0
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[27:13],Reserved,Reserved ‑,RO,-
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[12:8],hns_s_mpam_ccap_idr_cassoc_wd,Number of fractional bits implemented in the cache associativity partitioning.,RO,0x0
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[7:6],Reserved,Reserved ‑,RO,-
Table 8-685: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[5:0],hns_s_mpam_ccap_idr_cmax_wd,Number of fractional bits implemented in the cache capacity partitioning.,RO,0x7
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[63:29],Reserved,Reserved ‑,RO,-
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[28:16],hns_s_mpam_mbw_idr_bwpbm_wd,Number of bits indication portions in MPAMCFG_MBW_PBM register.,RO,0x0
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[15],Reserved,Reserved ‑,RO,-
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[14],hns_s_mpam_mbw_idr_windwr,"0 The bandwidth accounting period should be read from MPAMCFG_MBW_WINDWR register, which might be fixed. 1 The bandwidth accounting width is readable and writable per partition in MPAMCFG_MBW_WINDWR register.",RO,0x0
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[13],hns_s_mpam_mbw_idr_has_prop,0 There is no memory bandwidth proportional stride control and no MPAMCFG_MBW_PROP register 1 MPAMCFG_MBW_PROP register exists and memory bandwidth proportional stride memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[12],hns_s_mpam_mbw_idr_has_pbm,0 There is no memory bandwidth portion control and no MPAMCFG_MBW_PBM register 1 MPAMCFG_MBW_PBM register exists and memory bandwidth portion allocation scheme is supported.,RO,0x0
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[11],hns_s_mpam_mbw_idr_has_max,0 There is no maximum memory bandwidth control and no MPAMCFG_MBW_MAX register 1 MPAMCFG_MBW_MAX register exists and maximum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[10],hns_s_mpam_mbw_idr_has_min,0 There is no minimum memory bandwidth control and no MPAMCFG_MBW_MIN register 1 MPAMCFG_MBW_MIN register exists and minimum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[9:6],Reserved,Reserved ‑,RO,-
Table 8-686: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[5:0],hns_s_mpam_mbw_idr_bwa_wd,"Number of implemented bits in bandwidth allocation fields: MIN, MAX, and STRIDE. Value must be between 1 to 16",RO,0b0000
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[63:26],Reserved,Reserved,RO,-
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[25:20],hns_s_mpam_pri_idr_dspri_wd,Number of bits in downstream priority field (DSPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[19:18],Reserved,Reserved,RO,-
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[17],hns_s_mpam_pri_idr_has_dspri_0_is_low,"0 In the DSPRI field, a value of 0 means highest priority. 1 In the DSPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[16],hns_s_mpam_pri_idr_has_dspri,"0 This memory system component supports priority, but doesn’t have a downstream priority (DSPRI) field in MPAMCFG_PRI. 1 This memory system component supports downstream priority and has an DSPRI field.",RO,0x0
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[15:10],Reserved,Reserved,RO,-
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[9:4],hns_s_mpam_pri_idr_intpri_wd,Number of bits in the internal priority field (INTPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[3:2],Reserved,Reserved,RO,-
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[1],hns_s_mpam_pri_idr_intpri_0_is_low,"0 In the INTPRI field, a value of 0 means highest priority. 1 In the INTPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-687: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[0],hns_s_mpam_pri_idr_has_intpri,"0 This memory system component supports priority, but doesn’t have an internal priority field in MPAMCFG_PRI. 1 This memory system component supports internal priority and has an INTPRI field.",RO,0x0
Table 8-688: cmn_hns_s_mpam_partid_nrw_idr attributes,cmn_hns_s_mpam_partid_nrw_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-688: cmn_hns_s_mpam_partid_nrw_idr attributes,cmn_hns_s_mpam_partid_nrw_idr,[15:0],hns_s_mpam_partid_nrw_idr_intpartid_max,This field indicates the largest intPARTID supported in this component.,RO,0x00
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[31],hns_s_mpam_msmon_has_local_capt_evnt,Has the local capture event generator and the MSMON_CAPT_EVNT register.,RO,0x1
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[30],hns_s_mpam_msmon_no_hw_oflw_intr,0 HNF has hardwired MPAM overflow interrupt 1 HNF doesn’t have hardwired MPAM overflow interrupt,RO,0b1
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[29],hns_s_mpam_msmon_has_oflow_msi,0 HNF doesn’t have support for MSI writes to signal MPAM monitor overflow interrupt 1 HNF has support for MSI writes to signal MPAM monitor overflow interrupt,RO,0b0
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[28],hns_s_mpam_msmon_has_oflow_sr,0 HNF doesn’t have overflow status register 1 HNF has overflow status register,RO,0b0
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[27:18],Reserved,Reserved ‑,RO,-
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[17],hns_s_mpam_msmon_mbwu,This component has a performance monitor for Memory Bandwidth Usage by PARTID and PMG.,RO,0x0
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[16],hns_s_mpam_msmon_csu,This component has a performance monitor for Cache Storage Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 8-689: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[15:0],Reserved,Reserved ‑,RO,-
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[31],hns_s_mpam_csumon_has_capture,0 MSMON_CSU_CAPTURE is not implemented and there is no support for capture events in this component’s CSU monitor feature. 1 This component’s CSU monitor feature has an MSMON_CSU_CAPTURE register for every MSMON_CSU and supports the capture event behaviour.,RO,0x1
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[30],hns_s_mpam_csumon_csu_ro,0 MSMON_CSU is read/write. 1 MSMON_CSU is read-only.,RO,0b0
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[29],hns_s_mpam_csumon_has_xcl,0 MSMON_CFG_CSU_FLT does not implement the XCL field 1 MSMON_CFG_CSU_FLT implements the XCL field,RO,0b0
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[28],Reserved,Reserved ‑,RO,-
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[27],hns_s_mpam_csumon_has_oflow_lnkg,0 HNF doesn’t support CSU overflow linkage 1 HNF supports CSU overflow linkage,RO,0b0
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[26],hns_s_mpam_csumon_has_ofsr,0 MSMON_CSU_OFSR register is not implemented 1 MSMON_CSU_OFSR register is implemented,RO,0b0
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[25],hns_s_mpam_csumon_has_cevnt_oflw,0 HNF doesn’t support MSMON_CFG_CSU_CTL.CEVNT_OFLW 1 HNF supports MSMON_CFG_CSU_CTL.CEVNT_OFLW,RO,0b0
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[24],hns_s_mpam_csumon_has_oflow_capt,0 HNF doesn’t support MSMON_CFG_CSU_CTL.OFLOW_CAPT 1 HNF supports MSMON_CFG_CSU_CTL.OFLOW_CAPT,RO,0b0
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[23:16],Reserved,Reserved ‑,RO,-
Table 8-690: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[15:0],hns_s_mpam_csumon_num_mon,The number of CSU monitoring counters implemented in this component. dependent,RO,Configuration dependent
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[63:32],Reserved,Reserved,RO,-
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[31],hns_s_mpam_mbwumon_has_capture,0 MSMON_MBWU_CAPTURE is not implemented and there is no support for capture events in this component’s MBWU monitor feature. 1 This component’s MBWU monitor feature has an MSMON_MBWU_CAPTURE register for every MSMON_MBWU and supports the capture event behaviour.,RO,0x0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[30],hns_s_mpam_mbwumon_has_long,0 MSMON_MBWU_L is not implemented. 1 MSMON_MBWU_L is implemented.,RO,0b0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[29],hns_s_mpam_mbwumon_lwd,0 MSMON_MBWU_L has 44-bit VALUE field in bits [43:0]. 1 MSMON_MBWU_L has 63-bit VALUE field in bits [62:0].,RO,0b0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[28],hns_s_mpam_mbwumon_has_rwbw,0 Read/write bandwidth selection is not implemented. 1 Read/write bandwidth selection is implemented.,RO,0b0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[27],hns_s_mpam_mbwumon_has_oflow_lnkg,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_LNKG. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_LNKG.,RO,0b0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[26],hns_s_mpam_mbwumon_has_ofsr,0 MSMON_MBWU_OFSR register is not implemented 1 MSMON_MBWU_OFSR register is implemented,RO,0b0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[25],hns_s_mpam_mbwumon_cevnt_oflw,0 Doesn’t support MSMON_CFG_MBWU_CTL.CEVNT_OFLW. 1 Support MSMON_CFG_MBWU_CTL.CEVNT_OFLW.,RO,0b0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[24],hns_s_mpam_mbwumon_has_oflow_capt,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_CAPT. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_CAPT.,RO,0b0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[23:21],Reserved,Reserved,RO,-
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[20:16],hns_s_mpam_mbwumon_scale,Scalling of MSMON_MBWU.VALUE in bits.,RO,0x0
Table 8-691: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[15:0],hns_s_mpam_mbwumon_num_mon,The number of MBWU monitoring counters implemented in this component.,RO,0x0
Table 8-692: cmn_hns_s_mpam_ecr attributes,cmn_hns_s_mpam_ecr,[63:1],Reserved,Reserved,RO,-
Table 8-692: cmn_hns_s_mpam_ecr attributes,cmn_hns_s_mpam_ecr,[0],hns_s_mpam_ecr_inten,"Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When INTEN = 1, MPAM error interrupts are generated.",RW,0x0
Table 8-693: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[63:32],Reserved,Reserved,RO,-
Table 8-693: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[31],hns_s_mpam_esr_ovrwr,"Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and ERRCODE is non-zero, a single error has occurred and is recorded in this register. If 1 and ERRCODE is non-zero, multiple errors have occurred and this register records the most recent error. The state where this bit is 1 and ERRCODE is zero is not produced by hardware and is only reached when software writes this combination into this register.",RW,0x0
Table 8-693: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[30:28],Reserved,Reserved,RO,-
Table 8-693: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[27:24],hns_s_mpam_esr_errcode,Error code,RW,0x0
Table 8-693: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[23:16],hns_s_mpam_esr_pmg,"PMG captured if the error code captures PMG, otherwise 0x0000.",RW,0x0
Table 8-693: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[15:0],hns_s_mpam_esr_partid_mon,PARTID captured if the error code captures PARTID. MON selector captured if the error code captures MON. Otherwise 0x0000.,RW,0x0
Table 8-694: cmn_hns_s_mpamcfg_part_sel attributes,cmn_hns_s_mpamcfg_part_sel,[63:17],Reserved,Reserved,RO,-
Table 8-694: cmn_hns_s_mpamcfg_part_sel attributes,cmn_hns_s_mpamcfg_part_sel,[16],hns_s_mpamcfg_part_sel_internal,"If MPAMF_IDR.HAS_PARTID_NRW = 0, this field is RAZ/WI. If MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete PARTID_SEL.",RW,0x0
Table 8-694: cmn_hns_s_mpamcfg_part_sel attributes,cmn_hns_s_mpamcfg_part_sel,[15:0],hns_s_mpamcfg_part_sel_partid_sel,Selects the partition ID to configure.,RW,0x0
Table 8-695: cmn_hns_s_mpamcfg_cmax attributes,cmn_hns_s_mpamcfg_cmax,[63:16],Reserved,Reserved ‑,RO,-
Table 8-695: cmn_hns_s_mpamcfg_cmax attributes,cmn_hns_s_mpamcfg_cmax,[15:9],hns_s_mpamcfg_cmax_cmax,Maximum cache capacity usage in fixed-point fraction of the cache capacity by the partition selected by MPAMCFG_PART_SEL.,RW,0b1111111
Table 8-695: cmn_hns_s_mpamcfg_cmax attributes,cmn_hns_s_mpamcfg_cmax,[8:0],Reserved,Reserved ‑,RO,-
Table 8-696: cmn_hns_s_mpamcfg_mbw_min attributes,cmn_hns_s_mpamcfg_mbw_min,[63:16],Reserved,Reserved,RO,-
Table 8-696: cmn_hns_s_mpamcfg_mbw_min attributes,cmn_hns_s_mpamcfg_mbw_min,[15:0],hns_s_mpamcfg_mbw_min_min,Memory minimum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-697: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[63:32],Reserved,Reserved,RO,-
Table 8-697: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[31],hns_s_mpamcfg_mbw_max_hardlim,"0 When MAX bandwidth is exceeded, the partition may contend with a low preference for downstream bandwidth beyond its maximum bandwidth. 1 When MAX bandwidth is exceeded, the partition may not be use any more bandwidth until its memory bandwidth measurement falls below the maximum limit.",RW,0x0
Table 8-697: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[30:16],Reserved,Reserved,RO,-
Table 8-697: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[15:0],hns_s_mpamcfg_mbw_max_max,Memory maximum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-698: cmn_hns_s_mpamcfg_mbw_winwd attributes,cmn_hns_s_mpamcfg_mbw_winwd,[63:24],Reserved,Reserved,RO,-
Table 8-698: cmn_hns_s_mpamcfg_mbw_winwd attributes,cmn_hns_s_mpamcfg_mbw_winwd,[23:8],hns_s_mpamcfg_mbw_winwd_us_int,Memory bandwidth accounting period integer microseconds.,RW,0x0
Table 8-698: cmn_hns_s_mpamcfg_mbw_winwd attributes,cmn_hns_s_mpamcfg_mbw_winwd,[7:0],hns_s_mpamcfg_mbw_winwd_us_frac,Memory bandwidth accounting period fractions of a microsecond.,RW,0x0
Table 8-699: cmn_hns_s_mpamcfg_pri attributes,cmn_hns_s_mpamcfg_pri,[63:32],Reserved,Reserved,RO,-
Table 8-699: cmn_hns_s_mpamcfg_pri attributes,cmn_hns_s_mpamcfg_pri,[31:16],hns_s_mpamcfg_pri_dspri,"If HAS_DSPRI is 1, this field is a priority value applied to downstream communications from this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-699: cmn_hns_s_mpamcfg_pri attributes,cmn_hns_s_mpamcfg_pri,[15:0],hns_s_mpamcfg_pri_intpri,"If HAS_INTPRI is 1, this field is a priority value applied internally inside this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-700: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[63:32],Reserved,Reserved,RO,-
Table 8-700: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[31],hns_s_mpamcfg_mbw_prop_en,0 The selected partition is not regulated by proportional stride bandwidth partitioning. 1 The selected partition has bandwidth usage regulated by proportional stride bandwidth partitioning as controlled by STRIDEM1.,RW,0x0
Table 8-700: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[30:16],Reserved,Reserved,RO,-
Table 8-700: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[15:0],hns_s_mpamcfg_mbw_prop_stridem1,Normalized cost of a bandwidth consumption by the partition. STRIDEM1 is the stride for the partition minus one.,RW,0x0
Table 8-701: cmn_hns_s_mpamcfg_intpartid attributes,cmn_hns_s_mpamcfg_intpartid,[63:17],Reserved,Reserved,RO,-
Table 8-701: cmn_hns_s_mpamcfg_intpartid attributes,cmn_hns_s_mpamcfg_intpartid,[16],hns_s_mpamcfg_intpartid_internal,"This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association.",RW,0x0
Table 8-701: cmn_hns_s_mpamcfg_intpartid attributes,cmn_hns_s_mpamcfg_intpartid,[15:0],hns_s_mpamcfg_intpartid_intpartid,This field contains the intPARTID mapped to the reqPARTID in MPAMCFG_PART_SEL.,RW,0x0
Table 8-702: cmn_hns_s_msmon_cfg_mon_sel attributes,cmn_hns_s_msmon_cfg_mon_sel,[63:16],Reserved,Reserved,RO,-
Table 8-702: cmn_hns_s_msmon_cfg_mon_sel attributes,cmn_hns_s_msmon_cfg_mon_sel,[15:0],hns_s_msmon_cfg_mon_sel_mon_sel,Selects the performance monitor to configure.,RW,0x0
Table 8-703: cmn_hns_s_msmon_capt_evnt attributes,cmn_hns_s_msmon_capt_evnt,[63:2],Reserved,Reserved,RO,-
Table 8-703: cmn_hns_s_msmon_capt_evnt attributes,cmn_hns_s_msmon_capt_evnt,[1],hns_s_msmon_capt_evnt_all,"In secure version, if ALL written as 1 and NOW is also written as 1, signal a capture event to secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to secure monitors in this memory system component with CAPT_EVNT = 7. In non-secure version if NOW is written as 1, signal a capture event to non-secure monitors in this memory system component with CAPT_EVNT = 7. In root version, if ALL written as 1 and NOW is also written as 1, signal a capture event to root, realm, secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to root monitors in this memory system component with CAPT_EVNT = 7. In realm version, if ALL written as 1 and NOW is also written as 1, signal a capture event to realm and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to realm monitors in this memory system component with CAPT_EVNT = 7.",RW,0x0
Table 8-703: cmn_hns_s_msmon_capt_evnt attributes,cmn_hns_s_msmon_capt_evnt,[0],hns_s_msmon_capt_evnt_now,"When written as 1, this bit causes an event to all monitors in this memory system component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no event is signalled.",RW,0x0
Table 8-704: cmn_hns_s_msmon_cfg_csu_flt attributes,cmn_hns_s_msmon_cfg_csu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-704: cmn_hns_s_msmon_cfg_csu_flt attributes,cmn_hns_s_msmon_cfg_csu_flt,[23:16],hns_s_msmon_cfg_csu_flt_pmg,Configures the cache storage usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-704: cmn_hns_s_msmon_cfg_csu_flt attributes,cmn_hns_s_msmon_cfg_csu_flt,[15:0],hns_s_msmon_cfg_csu_flt_partid,Configures the cache storage usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[31],hns_s_msmon_cfg_csu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[30:28],hns_s_msmon_cfg_csu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[27],hns_s_msmon_cfg_csu_ctl_capt_reset,Capture is not implemented for the CSU monitor type.,RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[26],hns_s_msmon_cfg_csu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[25],hns_s_msmon_cfg_csu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[24],hns_s_msmon_cfg_csu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[23],Reserved,Reserved,RO,-
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[22:20],hns_s_msmon_cfg_csu_ctl_subtype,"Not currently used for CSU monitors, but reserved for future use.",RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[19:18],Reserved,Reserved,RO,-
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[17],hns_s_msmon_cfg_csu_ctl_match_pmg,0 Monitor storage used by all PMG values. 1 Only monitor storage used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[16],hns_s_msmon_cfg_csu_ctl_match_partid,0 Monitor storage used by all PARTIDs. 1 Only monitor storage used with the PARTID matching MSMON_CFG_CSU_FLT.PARTID.,RW,0x0
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-705: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[7:0],hns_s_msmon_cfg_csu_ctl_type,Read-only Constant type indicating the type of the monitor. CSU monitor is TYPE = 0x43.,RW,0x43
Table 8-706: cmn_hns_s_msmon_cfg_mbwu_flt attributes,cmn_hns_s_msmon_cfg_mbwu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-706: cmn_hns_s_msmon_cfg_mbwu_flt attributes,cmn_hns_s_msmon_cfg_mbwu_flt,[23:16],hns_s_msmon_cfg_mbwu_flt_pmg,Configures the memory bandwidth usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-706: cmn_hns_s_msmon_cfg_mbwu_flt attributes,cmn_hns_s_msmon_cfg_mbwu_flt,[15:0],hns_s_msmon_cfg_mbwu_flt_partid,Configures the memory bandwidth usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[31],hns_s_msmon_cfg_mbwu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[30:28],hns_s_msmon_cfg_mbwu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[27],hns_s_msmon_cfg_mbwu_ctl_capt_reset,0 Monitor is not reset on capture. 1 Monitor is reset on capture.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[26],hns_s_msmon_cfg_mbwu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[25],hns_s_msmon_cfg_mbwu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[24],hns_s_msmon_cfg_mbwu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[23],Reserved,Reserved,RO,-
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[22:20],hns_s_msmon_cfg_mbwu_ctl_subtype,A monitor can have other event matching criteria. The meaning of values in this field varies by monitor type. The MBWU monitor type supports: 0 Do not count any bandwidth. 1 Count bandwidth used by memory reads 2 Count bandwidth used by memory writes 3 Count bandwidth used by memory reads and memory writes All other values are reserved and behaviour of a monitor with SUBTYPE set to one of the reserved values is UNPREDICTABLE.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[19],hns_s_msmon_cfg_mbwu_ctl_sclen,"0 MSMON_MBWU.VALUE has bytes counted by the monitor instance. 1 MSMON_MBWU.VALUE has bytes counted by the monitor instance, shifted right by MPAMF_MBWUMON_IDR.SCALE.",RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[18],Reserved,Reserved,RO,-
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[17],hns_s_msmon_cfg_mbwu_ctl_match_pmg,0 Monitor bandwidth used by all PMG values. 1 Only monitor bandwidth used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[16],hns_s_msmon_cfg_mbwu_ctl_match_partid,0 Monitor bandwidth used by all PARTIDs. 1 Only monitor bandwidth used with the PARTID matching MSMON_CFG_MBWU_FLT.PARTID.,RW,0x0
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-707: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[7:0],hns_s_msmon_cfg_mbwu_ctl_type,Read-only Constant type indicating the type of the monitor. MBWU monitor is TYPE = 0x42.,RW,0x42
Table 8-708: cmn_hns_s_msmon_csu attributes,cmn_hns_s_msmon_csu,[63:32],Reserved,Reserved,RO,-
Table 8-708: cmn_hns_s_msmon_csu attributes,cmn_hns_s_msmon_csu,[31],hns_s_msmon_csu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-708: cmn_hns_s_msmon_csu attributes,cmn_hns_s_msmon_csu,[30:0],hns_s_msmon_csu_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-709: cmn_hns_s_msmon_csu_capture attributes,cmn_hns_s_msmon_csu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-709: cmn_hns_s_msmon_csu_capture attributes,cmn_hns_s_msmon_csu_capture,[31],hns_s_msmon_csu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-709: cmn_hns_s_msmon_csu_capture attributes,cmn_hns_s_msmon_csu_capture,[30:0],hns_s_msmon_csu_capture_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-710: cmn_hns_s_msmon_mbwu attributes,cmn_hns_s_msmon_mbwu,[63:32],Reserved,Reserved,RO,-
Table 8-710: cmn_hns_s_msmon_mbwu attributes,cmn_hns_s_msmon_mbwu,[31],hns_s_msmon_mbwu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-710: cmn_hns_s_msmon_mbwu attributes,cmn_hns_s_msmon_mbwu,[30:0],hns_s_msmon_mbwu_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-711: cmn_hns_s_msmon_mbwu_capture attributes,cmn_hns_s_msmon_mbwu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-711: cmn_hns_s_msmon_mbwu_capture attributes,cmn_hns_s_msmon_mbwu_capture,[31],hns_s_msmon_mbwu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-711: cmn_hns_s_msmon_mbwu_capture attributes,cmn_hns_s_msmon_mbwu_capture,[30:0],hns_s_msmon_mbwu_capture_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-712: cmn_hns_s_mpamcfg_cpbm attributes,cmn_hns_s_mpamcfg_cpbm,[63:16],Reserved,Reserved ‑,RO,-
Table 8-712: cmn_hns_s_mpamcfg_cpbm attributes,cmn_hns_s_mpamcfg_cpbm,[15:0],hns_s_mpamcfg_cpbm_cpbm,Bitmap of portions of cache capacity allocable by the partition selected by MPAMCFG_PART_SEL.,RW,0xFFFF
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[63:44],Reserved,Reserved ‑,RO,-
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[43],hns_rt_mpam_has_nfu,0 HN-F does not support no future use field 1 HN-F supports no future use field,RO,0b0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[42],hns_rt_mpam_has_endis,0 HN-F does not support PARTID enable and disable functionality 1 HN-F supports PARTID enable and disable functionality,RO,0b0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[41],hns_rt_mpam_sp4,0 HN-F supports two PARTID spaces 1 HN-F supports four PARTID spaces,RO,0b1
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[40],hns_rt_mpam_has_err_msi,0 HN-F does not support MSI writes to signal MPAM error interrupt 1 HN-F supports MSI writes to signal MPAM error interrupt,RO,0b0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[39],hns_rt_mpam_has_esr,0 HN-F does not support MPAM error handling 1 HN-F supports MPAM error handling,RO,0b1
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[38],hns_rt_mpam_has_extd_esr,0 MPAMF_ESR is 32 bits 1 MPAMF_ESR is 64 bits,RO,0b0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[37:33],Reserved,Reserved ‑,RO,-
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[32],hns_rt_mpam_has_ris,0 HN-F does not support MPAM resource instance selector 1 HN-F supports MPAM resource instance selector,RO,0b0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[31],hns_rt_mpam_has_partid_nrw,0 HN-F does not support MPAM PARTID Narrowing 1 HN-F supports MPAM PARTID Narrowing,RO,0x0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[30],hns_rt_mpam_has_msmon,0 MPAM performance monitoring is not supported dependent 1 MPAM performance monitoring is supported,RO,Configuration dependent
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[29],hns_rt_mpam_has_impl_idr,0 MPAM implementation specific partitioning features not supported 1 MPAM implementation specific partitioning features supported,RO,0x0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[28],hns_rt_mpam_ext,0 HN-F has no defined bits in [63:32] 1 HN-F has bits defined in [63:32],RO,0b1
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[27],hns_rt_mpam_has_pri_part,0 MPAM priority partitioning is not supported 1 MPAM priority partitioning is supported,RO,0x0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[26],hns_rt_mpam_has_mbw_part,0 MPAM memory bandwidth partitioning is not supported 1 MPAM memory bandwidth partitioning is supported,RO,0x0
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[25],hns_rt_mpam_has_cpor_part,0 MPAM cache portion partitioning is not supported dependent 1 MPAM cache portion partitioning is supported,RO,Configuration dependent
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[24],hns_rt_mpam_has_ccap_part,0 MPAM cache maximum capacity partitioning is not dependent supported 1 MPAM cache maximum capacity partitioning is supported,RO,Configuration dependent
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[23:16],hns_rt_mpam_pmg_max,Maximum value of root PMG supported by this HN-F,RO,0x2
Table 8-713: cmn_hns_rt_mpam_idr attributes,cmn_hns_rt_mpam_idr,[15:0],hns_rt_mpam_partid_max,Maximum value of root PARTID supported by this HN-F,RO,0x1
Table 8-714: cmn_hns_rt_mpam_iidr attributes,cmn_hns_rt_mpam_iidr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-714: cmn_hns_rt_mpam_iidr attributes,cmn_hns_rt_mpam_iidr,[31:20],hns_rt_mpam_iidr_productid,Implementation defined value identifying MPAM memory system component,RO,0x3e
Table 8-714: cmn_hns_rt_mpam_iidr attributes,cmn_hns_rt_mpam_iidr,[19:16],hns_rt_mpam_iidr_variant,Implementation defined value identifying major revision of the product dependent,RO,Configuration dependent
Table 8-714: cmn_hns_rt_mpam_iidr attributes,cmn_hns_rt_mpam_iidr,[15:12],hns_rt_mpam_iidr_revision,Implementation defined value identifying minor revision of the product,RO,0b0000
Table 8-714: cmn_hns_rt_mpam_iidr attributes,cmn_hns_rt_mpam_iidr,[11:0],hns_rt_mpam_iidr_implementer,Implementation defined value identifying company that implemented MPAM memory system component,RO,0x43B
Table 8-715: cmn_hns_rt_mpam_aidr attributes,cmn_hns_rt_mpam_aidr,[63:8],Reserved,Reserved ‑,RO,-
Table 8-715: cmn_hns_rt_mpam_aidr attributes,cmn_hns_rt_mpam_aidr,[7:4],hns_rt_mpam_aidr_arch_major_rev,Major revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-715: cmn_hns_rt_mpam_aidr attributes,cmn_hns_rt_mpam_aidr,[3:0],hns_rt_mpam_aidr_arch_minor_rev,Minor revision of the MPAM architecture that this memory system component implements,RO,0b0001
Table 8-716: cmn_hns_rt_mpam_impl_idr attributes,cmn_hns_rt_mpam_impl_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-716: cmn_hns_rt_mpam_impl_idr attributes,cmn_hns_rt_mpam_impl_idr,[31:0],hns_rt_mpam_impl_idr,Implementation defined partitioning features.,RO,0x00000000
Table 8-717: cmn_hns_rt_mpam_cpor_idr attributes,cmn_hns_rt_mpam_cpor_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-717: cmn_hns_rt_mpam_cpor_idr attributes,cmn_hns_rt_mpam_cpor_idr,[15:0],hns_rt_mpam_cpor_idr_cpbm_wd,Number of bits in the cache portion partitioning bit map of this device.,RO,0x10
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[31],hns_rt_mpam_ccap_idr_has_cmax_softlim,0 HN-F has no SOFTLIM field and the maximum capacity is controlled with a hard limit 1 HN-F has a SOFTLIM field and the maximum capacity is controlled with a hard limit,RO,0x0
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[30],hns_rt_mpam_ccap_idr_no_cmax,0 HN-F support MPAMCFG_CMAX 1 HN-F doesn’t support MPAMCFG_CMAX,RO,0x0
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[29],hns_rt_mpam_ccap_idr_has_cmin,0 HN-F does not support MPAMCFG_CMIN 1 HN-F supports MPAMCFG_CMIN,RO,0x0
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[28],hns_rt_mpam_ccap_idr_has_cassoc,0 HN-F does not support MPAMCFG_CASSOC 1 HN-F supports MPAMCFG_CASSOC,RO,0x0
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[27:13],Reserved,Reserved ‑,RO,-
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[12:8],hns_rt_mpam_ccap_idr_cassoc_wd,Number of fractional bits implemented in the cache associativity partitioning.,RO,0x0
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[7:6],Reserved,Reserved ‑,RO,-
Table 8-718: cmn_hns_rt_mpam_ccap_idr attributes,cmn_hns_rt_mpam_ccap_idr,[5:0],hns_rt_mpam_ccap_idr_cmax_wd,Number of fractional bits implemented in the cache capacity partitioning.,RO,0x7
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[63:29],Reserved,Reserved ‑,RO,-
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[28:16],hns_rt_mpam_mbw_idr_bwpbm_wd,Number of bits indication portions in MPAMCFG_MBW_PBM register.,RO,0x0
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[15],Reserved,Reserved ‑,RO,-
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[14],hns_rt_mpam_mbw_idr_windwr,"0 The bandwidth accounting period should be read from MPAMCFG_MBW_WINDWR register, which might be fixed. 1 The bandwidth accounting width is readable and writable per partition in MPAMCFG_MBW_WINDWR register.",RO,0x0
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[13],hns_rt_mpam_mbw_idr_has_prop,0 There is no memory bandwidth proportional stride control and no MPAMCFG_MBW_PROP register 1 MPAMCFG_MBW_PROP register exists and memory bandwidth proportional stride memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[12],hns_rt_mpam_mbw_idr_has_pbm,0 There is no memory bandwidth portion control and no MPAMCFG_MBW_PBM register 1 MPAMCFG_MBW_PBM register exists and memory bandwidth portion allocation scheme is supported.,RO,0x0
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[11],hns_rt_mpam_mbw_idr_has_max,0 There is no maximum memory bandwidth control and no MPAMCFG_MBW_MAX register 1 MPAMCFG_MBW_MAX register exists and maximum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[10],hns_rt_mpam_mbw_idr_has_min,0 There is no minimum memory bandwidth control and no MPAMCFG_MBW_MIN register 1 MPAMCFG_MBW_MIN register exists and minimum memory bandwidth allocation scheme is supported.,RO,0x0
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[9:6],Reserved,Reserved ‑,RO,-
Table 8-719: cmn_hns_rt_mpam_mbw_idr attributes,cmn_hns_rt_mpam_mbw_idr,[5:0],hns_rt_mpam_mbw_idr_bwa_wd,"Number of implemented bits in bandwidth allocation fields MIN, MAX, and STRIDE. Value must be between 1 to 16",RO,0b0000
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[63:26],Reserved,Reserved,RO,-
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[25:20],hns_rt_mpam_pri_idr_dspri_wd,Number of bits in downstream priority field (DSPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[19:18],Reserved,Reserved,RO,-
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[17],hns_rt_mpam_pri_idr_has_dspri_0_is_low,"0 In the DSPRI field, a value of 0 means highest priority. 1 In the DSPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[16],hns_rt_mpam_pri_idr_has_dspri,"0 This memory system component supports priority, but doesn’t have a downstream priority (DSPRI) field in MPAMCFG_PRI. 1 This memory system component supports downstream priority and has an DSPRI field.",RO,0x0
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[15:10],Reserved,Reserved,RO,-
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[9:4],hns_rt_mpam_pri_idr_intpri_wd,Number of bits in the internal priority field (INTPRI) in MPAMCFG_PRI.,RO,0x0
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[3:2],Reserved,Reserved,RO,-
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[1],hns_rt_mpam_pri_idr_intpri_0_is_low,"0 In the INTPRI field, a value of 0 means highest priority. 1 In the INTPRI field, a value of 0 means lowest priority.",RO,0x0
Table 8-720: cmn_hns_rt_mpam_pri_idr attributes,cmn_hns_rt_mpam_pri_idr,[0],hns_rt_mpam_pri_idr_has_intpri,"0 This memory system component supports priority, but doesn’t have an internal priority field in MPAMCFG_PRI. 1 This memory system component supports internal priority and has an INTPRI field.",RO,0x0
Table 8-721: cmn_hns_rt_mpam_partid_nrw_idr attributes,cmn_hns_rt_mpam_partid_nrw_idr,[63:16],Reserved,Reserved ‑,RO,-
Table 8-721: cmn_hns_rt_mpam_partid_nrw_idr attributes,cmn_hns_rt_mpam_partid_nrw_idr,[15:0],hns_rt_mpam_partid_nrw_idr_intpartid_max,This field indicates the largest intPARTID supported in this component.,RO,0x00
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[31],hns_rt_mpam_msmon_has_local_capt_evnt,Has the local capture event generator and the MSMON_CAPT_EVNT register.,RO,0x1
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[30],hns_rt_mpam_msmon_no_hw_oflw_intr,0 HNF has hardwired MPAM overflow interrupt 1 HNF doesn’t have hardwired MPAM overflow interrupt,RO,0b1
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[29],hns_rt_mpam_msmon_has_oflow_msi,0 HNF doesn’t have support for MSI writes to signal MPAM monitor overflow interrupt 1 HNF has support for MSI writes to signal MPAM monitor overflow interrupt,RO,0b0
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[28],hns_rt_mpam_msmon_has_oflow_sr,0 HNF doesn’t have overflow status register 1 HNF has overflow status register,RO,0b0
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[27:18],Reserved,Reserved ‑,RO,-
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[17],hns_rt_mpam_msmon_mbwu,This component has a performance monitor for Memory Bandwidth Usage by PARTID and PMG.,RO,0x0
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[16],hns_rt_mpam_msmon_csu,This component has a performance monitor for Cache Storage Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 8-722: cmn_hns_rt_mpam_msmon_idr attributes,cmn_hns_rt_mpam_msmon_idr,[15:0],Reserved,Reserved ‑,RO,-
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[63:32],Reserved,Reserved ‑,RO,-
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[31],hns_rt_mpam_csumon_has_capture,0 MSMON_CSU_CAPTURE is not implemented and there is no support for capture events in this component’s CSU monitor feature. 1 This component’s CSU monitor feature has an MSMON_CSU_CAPTURE register for every MSMON_CSU and supports the capture event behaviour.,RO,0x1
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[30],hns_rt_mpam_csumon_csu_ro,0 MSMON_CSU is read/write. 1 MSMON_CSU is read-only.,RO,0b0
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[29],hns_rt_mpam_csumon_has_xcl,0 MSMON_CFG_CSU_FLT does not implement the XCL field 1 MSMON_CFG_CSU_FLT implements the XCL field,RO,0b0
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[28],Reserved,Reserved ‑,RO,-
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[27],hns_rt_mpam_csumon_has_oflow_lnkg,0 HNF doesn’t support CSU overflow linkage 1 HNF supports CSU overflow linkage,RO,0b0
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[26],hns_rt_mpam_csumon_has_ofsr,0 MSMON_CSU_OFSR register is not implemented 1 MSMON_CSU_OFSR register is implemented,RO,0b0
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[25],hns_rt_mpam_csumon_has_cevnt_oflw,0 HNF doesn’t support MSMON_CFG_CSU_CTL.CEVNT_OFLW 1 HNF supports MSMON_CFG_CSU_CTL.CEVNT_OFLW,RO,0b0
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[24],hns_rt_mpam_csumon_has_oflow_capt,0 HNF doesn’t support MSMON_CFG_CSU_CTL.OFLOW_CAPT 1 HNF supports MSMON_CFG_CSU_CTL.OFLOW_CAPT,RO,0b0
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[23:16],Reserved,Reserved ‑,RO,-
Table 8-723: cmn_hns_rt_mpam_csumon_idr attributes,cmn_hns_rt_mpam_csumon_idr,[15:0],hns_rt_mpam_csumon_num_mon,The number of CSU monitoring counters implemented in this component.,RO,0x1
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[63:32],Reserved,Reserved,RO,-
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[31],hns_rt_mpam_mbwumon_has_capture,0 MSMON_MBWU_CAPTURE is not implemented and there is no support for capture events in this component’s MBWU monitor feature. 1 This component’s MBWU monitor feature has an MSMON_MBWU_CAPTURE register for every MSMON_MBWU and supports the capture event behaviour.,RO,0x0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[30],hns_rt_mpam_mbwumon_has_long,0 MSMON_MBWU_L is not implemented. 1 MSMON_MBWU_L is implemented.,RO,0b0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[29],hns_rt_mpam_mbwumon_lwd,0 MSMON_MBWU_L has 44-bit VALUE field in bits [43:0]. 1 MSMON_MBWU_L has 63-bit VALUE field in bits [62:0].,RO,0b0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[28],hns_rt_mpam_mbwumon_has_rwbw,0 Read/write bandwidth selection is not implemented. 1 Read/write bandwidth selection is implemented.,RO,0b0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[27],hns_rt_mpam_mbwumon_has_oflow_lnkg,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_LNKG. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_LNKG.,RO,0b0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[26],hns_rt_mpam_mbwumon_has_ofsr,0 MSMON_MBWU_OFSR register is not implemented 1 MSMON_MBWU_OFSR register is implemented,RO,0b0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[25],hns_rt_mpam_mbwumon_cevnt_oflw,0 Doesn’t support MSMON_CFG_MBWU_CTL.CEVNT_OFLW. 1 Support MSMON_CFG_MBWU_CTL.CEVNT_OFLW.,RO,0b0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[24],hns_rt_mpam_mbwumon_has_oflow_capt,0 Doesn’t support MSMON_CFG_MBWU_CTL.OFLOW_CAPT. 1 Support MSMON_CFG_MBWU_CTL.OFLOW_CAPT.,RO,0b0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[23:21],Reserved,Reserved,RO,-
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[20:16],hns_rt_mpam_mbwumon_scale,Scalling of MSMON_MBWU.VALUE in bits.,RO,0x0
Table 8-724: cmn_hns_rt_mpam_mbwumon_idr attributes,cmn_hns_rt_mpam_mbwumon_idr,[15:0],hns_rt_mpam_mbwumon_num_mon,The number of MBWU monitoring counters implemented in this component.,RO,0x0
Table 8-725: cmn_hns_rt_mpam_ecr attributes,cmn_hns_rt_mpam_ecr,[63:1],Reserved,Reserved,RO,-
Table 8-725: cmn_hns_rt_mpam_ecr attributes,cmn_hns_rt_mpam_ecr,[0],hns_rt_mpam_ecr_inten,"Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When INTEN = 1, MPAM error interrupts are generated.",RW,0x0
Table 8-726: cmn_hns_rt_mpam_esr attributes,cmn_hns_rt_mpam_esr,[63:32],Reserved,Reserved,RO,-
Table 8-726: cmn_hns_rt_mpam_esr attributes,cmn_hns_rt_mpam_esr,[31],hns_rt_mpam_esr_ovrwr,"Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and ERRCODE is non-zero, a single error has occurred and is recorded in this register. If 1 and ERRCODE is non-zero, multiple errors have occurred and this register records the most recent error. The state where this bit is 1 and ERRCODE is zero is not produced by hardware and is only reached when software writes this combination into this register.",RW,0x0
Table 8-726: cmn_hns_rt_mpam_esr attributes,cmn_hns_rt_mpam_esr,[30:28],Reserved,Reserved,RO,-
Table 8-726: cmn_hns_rt_mpam_esr attributes,cmn_hns_rt_mpam_esr,[27:24],hns_rt_mpam_esr_errcode,Error code,RW,0x0
Table 8-726: cmn_hns_rt_mpam_esr attributes,cmn_hns_rt_mpam_esr,[23:16],hns_rt_mpam_esr_pmg,"PMG captured if the error code captures PMG, otherwise 0x0000.",RW,0x0
Table 8-726: cmn_hns_rt_mpam_esr attributes,cmn_hns_rt_mpam_esr,[15:0],hns_rt_mpam_esr_partid_mon,PARTID captured if the error code captures PARTID. MON selector captured if the error code captures MON. Otherwise 0x0000.,RW,0x0
Table 8-727: cmn_hns_rt_mpamcfg_part_sel attributes,cmn_hns_rt_mpamcfg_part_sel,[63:17],Reserved,Reserved,RO,-
Table 8-727: cmn_hns_rt_mpamcfg_part_sel attributes,cmn_hns_rt_mpamcfg_part_sel,[16],hns_rt_mpamcfg_part_sel_internal,"If MPAMF_IDR.HAS_PARTID_NRW = 0, this field is RAZ/WI. If MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete PARTID_SEL.",RW,0x0
Table 8-727: cmn_hns_rt_mpamcfg_part_sel attributes,cmn_hns_rt_mpamcfg_part_sel,[15:0],hns_rt_mpamcfg_part_sel_partid_sel,Selects the partition ID to configure.,RW,0x0
Table 8-728: cmn_hns_rt_mpamcfg_cmax attributes,cmn_hns_rt_mpamcfg_cmax,[63:16],Reserved,Reserved ‑,RO,-
Table 8-728: cmn_hns_rt_mpamcfg_cmax attributes,cmn_hns_rt_mpamcfg_cmax,[15:9],hns_rt_mpamcfg_cmax_cmax,Maximum cache capacity usage in fixed-point fraction of the cache capacity by the partition selected by MPAMCFG_PART_SEL.,RW,0b1111111
Table 8-728: cmn_hns_rt_mpamcfg_cmax attributes,cmn_hns_rt_mpamcfg_cmax,[8:0],Reserved,Reserved ‑,RO,-
Table 8-729: cmn_hns_rt_mpamcfg_mbw_min attributes,cmn_hns_rt_mpamcfg_mbw_min,[63:16],Reserved,Reserved,RO,-
Table 8-729: cmn_hns_rt_mpamcfg_mbw_min attributes,cmn_hns_rt_mpamcfg_mbw_min,[15:0],hns_rt_mpamcfg_mbw_min_min,Memory minimum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-730: cmn_hns_rt_mpamcfg_mbw_max attributes,cmn_hns_rt_mpamcfg_mbw_max,[63:32],Reserved,Reserved,RO,-
Table 8-730: cmn_hns_rt_mpamcfg_mbw_max attributes,cmn_hns_rt_mpamcfg_mbw_max,[31],hns_rt_mpamcfg_mbw_max_hardlim,"0 When MAX bandwidth is exceeded, the partition may contend with a low preference for downstream bandwidth beyond its maximum bandwidth. 1 When MAX bandwidth is exceeded, the partition may not be use any more bandwidth until its memory bandwidth measurement falls below the maximum limit.",RW,0x0
Table 8-730: cmn_hns_rt_mpamcfg_mbw_max attributes,cmn_hns_rt_mpamcfg_mbw_max,[30:16],Reserved,Reserved,RO,-
Table 8-730: cmn_hns_rt_mpamcfg_mbw_max attributes,cmn_hns_rt_mpamcfg_mbw_max,[15:0],hns_rt_mpamcfg_mbw_max_max,Memory maximum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL.,RW,0x0
Table 8-731: cmn_hns_rt_mpamcfg_mbw_winwd attributes,cmn_hns_rt_mpamcfg_mbw_winwd,[63:24],Reserved,Reserved,RO,-
Table 8-731: cmn_hns_rt_mpamcfg_mbw_winwd attributes,cmn_hns_rt_mpamcfg_mbw_winwd,[23:8],hns_rt_mpamcfg_mbw_winwd_us_int,Memory bandwidth accounting period integer microseconds.,RW,0x0
Table 8-731: cmn_hns_rt_mpamcfg_mbw_winwd attributes,cmn_hns_rt_mpamcfg_mbw_winwd,[7:0],hns_rt_mpamcfg_mbw_winwd_us_frac,Memory bandwidth accounting period fractions of a microsecond.,RW,0x0
Table 8-732: cmn_hns_rt_mpamcfg_pri attributes,cmn_hns_rt_mpamcfg_pri,[63:32],Reserved,Reserved,RO,-
Table 8-732: cmn_hns_rt_mpamcfg_pri attributes,cmn_hns_rt_mpamcfg_pri,[31:16],hns_rt_mpamcfg_pri_dspri,"If HAS_DSPRI is 1, this field is a priority value applied to downstream communications from this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-732: cmn_hns_rt_mpamcfg_pri attributes,cmn_hns_rt_mpamcfg_pri,[15:0],hns_rt_mpamcfg_pri_intpri,"If HAS_INTPRI is 1, this field is a priority value applied internally inside this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL.",RW,0x0
Table 8-733: cmn_hns_rt_mpamcfg_mbw_prop attributes,cmn_hns_rt_mpamcfg_mbw_prop,[63:32],Reserved,Reserved,RO,-
Table 8-733: cmn_hns_rt_mpamcfg_mbw_prop attributes,cmn_hns_rt_mpamcfg_mbw_prop,[31],hns_rt_mpamcfg_mbw_prop_en,0 The selected partition is not regulated by proportional stride bandwidth partitioning. 1 The selected partition has bandwidth usage regulated by proportional stride bandwidth partitioning as controlled by STRIDEM1.,RW,0x0
Table 8-733: cmn_hns_rt_mpamcfg_mbw_prop attributes,cmn_hns_rt_mpamcfg_mbw_prop,[30:16],Reserved,Reserved,RO,-
Table 8-733: cmn_hns_rt_mpamcfg_mbw_prop attributes,cmn_hns_rt_mpamcfg_mbw_prop,[15:0],hns_rt_mpamcfg_mbw_prop_stridem1,Normalized cost of a bandwidth consumption by the partition. STRIDEM1 is the stride for the partition minus one.,RW,0x0
Table 8-734: cmn_hns_rt_mpamcfg_intpartid attributes,cmn_hns_rt_mpamcfg_intpartid,[63:17],Reserved,Reserved,RO,-
Table 8-734: cmn_hns_rt_mpamcfg_intpartid attributes,cmn_hns_rt_mpamcfg_intpartid,[16],hns_rt_mpamcfg_intpartid_internal,"This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association.",RW,0x0
Table 8-734: cmn_hns_rt_mpamcfg_intpartid attributes,cmn_hns_rt_mpamcfg_intpartid,[15:0],hns_rt_mpamcfg_intpartid_intpartid,This field contains the intPARTID mapped to the reqPARTID in MPAMCFG_PART_SEL.,RW,0x0
Table 8-735: cmn_hns_rt_msmon_cfg_mon_sel attributes,cmn_hns_rt_msmon_cfg_mon_sel,[63:16],Reserved,Reserved,RO,-
Table 8-735: cmn_hns_rt_msmon_cfg_mon_sel attributes,cmn_hns_rt_msmon_cfg_mon_sel,[15:0],hns_rt_msmon_cfg_mon_sel_mon_sel,Selects the performance monitor to configure.,RW,0x0
Table 8-736: cmn_hns_rt_msmon_capt_evnt attributes,cmn_hns_rt_msmon_capt_evnt,[63:2],Reserved,Reserved,RO,-
Table 8-736: cmn_hns_rt_msmon_capt_evnt attributes,cmn_hns_rt_msmon_capt_evnt,[1],hns_rt_msmon_capt_evnt_all,"In secure version, if ALL written as 1 and NOW is also written as 1, signal a capture event to secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to secure monitors in this memory system component with CAPT_EVNT = 7. In non-secure version if NOW is written as 1, signal a capture event to non-secure monitors in this memory system component with CAPT_EVNT = 7. In root version, if ALL written as 1 and NOW is also written as 1, signal a capture event to root, realm, secure and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to root monitors in this memory system component with CAPT_EVNT = 7. In realm version, if ALL written as 1 and NOW is also written as 1, signal a capture event to realm and non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to realm monitors in this memory system component with CAPT_EVNT = 7.",RW,0x0
Table 8-736: cmn_hns_rt_msmon_capt_evnt attributes,cmn_hns_rt_msmon_capt_evnt,[0],hns_rt_msmon_capt_evnt_now,"When written as 1, this bit causes an event to all monitors in this memory system component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no event is signalled.",RW,0x0
Table 8-737: cmn_hns_rt_msmon_cfg_csu_flt attributes,cmn_hns_rt_msmon_cfg_csu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-737: cmn_hns_rt_msmon_cfg_csu_flt attributes,cmn_hns_rt_msmon_cfg_csu_flt,[23:16],hns_rt_msmon_cfg_csu_flt_pmg,Configures the cache storage usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-737: cmn_hns_rt_msmon_cfg_csu_flt attributes,cmn_hns_rt_msmon_cfg_csu_flt,[15:0],hns_rt_msmon_cfg_csu_flt_partid,Configures the cache storage usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the storage usage by cache lines labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[31],hns_rt_msmon_cfg_csu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[30:28],hns_rt_msmon_cfg_csu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[27],hns_rt_msmon_cfg_csu_ctl_capt_reset,Capture is not implemented for the CSU monitor type.,RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[26],hns_rt_msmon_cfg_csu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[25],hns_rt_msmon_cfg_csu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[24],hns_rt_msmon_cfg_csu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[23],Reserved,Reserved,RO,-
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[22:20],hns_rt_msmon_cfg_csu_ctl_subtype,"Not currently used for CSU monitors, but reserved for future use.",RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[19:18],Reserved,Reserved,RO,-
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[17],hns_rt_msmon_cfg_csu_ctl_match_pmg,0 Monitor storage used by all PMG values. 1 Only monitor storage used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[16],hns_rt_msmon_cfg_csu_ctl_match_partid,0 Monitor storage used by all PARTIDs. 1 Only monitor storage used with the PARTID matching MSMON_CFG_CSU_FLT.PARTID.,RW,0x0
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-738: cmn_hns_rt_msmon_cfg_csu_ctl attributes,cmn_hns_rt_msmon_cfg_csu_ctl,[7:0],hns_rt_msmon_cfg_csu_ctl_type,Read-only Constant type indicating the type of the monitor. CSU monitor is TYPE = 0x43.,RW,0x43
Table 8-739: cmn_hns_rt_msmon_cfg_mbwu_flt attributes,cmn_hns_rt_msmon_cfg_mbwu_flt,[63:24],Reserved,Reserved,RO,-
Table 8-739: cmn_hns_rt_msmon_cfg_mbwu_flt attributes,cmn_hns_rt_msmon_cfg_mbwu_flt,[23:16],hns_rt_msmon_cfg_mbwu_flt_pmg,Configures the memory bandwidth usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-739: cmn_hns_rt_msmon_cfg_mbwu_flt attributes,cmn_hns_rt_msmon_cfg_mbwu_flt,[15:0],hns_rt_msmon_cfg_mbwu_flt_partid,Configures the memory bandwidth usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[63:32],Reserved,Reserved,RO,-
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[31],hns_rt_msmon_cfg_mbwu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[30:28],hns_rt_msmon_cfg_mbwu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered. 1 External capture event 1 (optional but recommended),RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[27],hns_rt_msmon_cfg_mbwu_ctl_capt_reset,0 Monitor is not reset on capture. 1 Monitor is reset on capture.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[26],hns_rt_msmon_cfg_mbwu_ctl_oflow_status,0 No overflow has occurred. 1 At least one overflow has occurred since this bit was last written.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[25],hns_rt_msmon_cfg_mbwu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled.",RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[24],hns_rt_msmon_cfg_mbwu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[23],Reserved,Reserved,RO,-
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[22:20],hns_rt_msmon_cfg_mbwu_ctl_subtype,A monitor can have other event matching criteria. The meaning of values in this field varies by monitor type. The MBWU monitor type supports: 0 Do not count any bandwidth. 1 Count bandwidth used by memory reads 2 Count bandwidth used by memory writes 3 Count bandwidth used by memory reads and memory writes All other values are reserved and behaviour of a monitor with SUBTYPE set to one of the reserved values is UNPREDICTABLE.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[19],hns_rt_msmon_cfg_mbwu_ctl_sclen,"0 MSMON_MBWU.VALUE has bytes counted by the monitor instance. 1 MSMON_MBWU.VALUE has bytes counted by the monitor instance, shifted right by MPAMF_MBWUMON_IDR.SCALE.",RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[18],Reserved,Reserved,RO,-
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[17],hns_rt_msmon_cfg_mbwu_ctl_match_pmg,0 Monitor bandwidth used by all PMG values. 1 Only monitor bandwidth used with the PMG value matching MSMON_CFG_CSU_FLT.PMG.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[16],hns_rt_msmon_cfg_mbwu_ctl_match_partid,0 Monitor bandwidth used by all PARTIDs. 1 Only monitor bandwidth used with the PARTID matching MSMON_CFG_MBWU_FLT.PARTID.,RW,0x0
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[15:8],Reserved,Reserved,RO,-
Table 8-740: cmn_hns_rt_msmon_cfg_mbwu_ctl attributes,cmn_hns_rt_msmon_cfg_mbwu_ctl,[7:0],hns_rt_msmon_cfg_mbwu_ctl_type,Read-only Constant type indicating the type of the monitor. MBWU monitor is TYPE = 0x42.,RW,0x42
Table 8-741: cmn_hns_rt_msmon_csu attributes,cmn_hns_rt_msmon_csu,[63:32],Reserved,Reserved,RO,-
Table 8-741: cmn_hns_rt_msmon_csu attributes,cmn_hns_rt_msmon_csu,[31],hns_rt_msmon_csu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-741: cmn_hns_rt_msmon_csu attributes,cmn_hns_rt_msmon_csu,[30:0],hns_rt_msmon_csu_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-742: cmn_hns_rt_msmon_csu_capture attributes,cmn_hns_rt_msmon_csu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-742: cmn_hns_rt_msmon_csu_capture attributes,cmn_hns_rt_msmon_csu_capture,[31],hns_rt_msmon_csu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-742: cmn_hns_rt_msmon_csu_capture attributes,cmn_hns_rt_msmon_csu_capture,[30:0],hns_rt_msmon_csu_capture_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes.,RW,0x0
Table 8-743: cmn_hns_rt_msmon_mbwu attributes,cmn_hns_rt_msmon_mbwu,[63:32],Reserved,Reserved,RO,-
Table 8-743: cmn_hns_rt_msmon_mbwu attributes,cmn_hns_rt_msmon_mbwu,[31],hns_rt_msmon_mbwu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-743: cmn_hns_rt_msmon_mbwu attributes,cmn_hns_rt_msmon_mbwu,[30:0],hns_rt_msmon_mbwu_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-744: cmn_hns_rt_msmon_mbwu_capture attributes,cmn_hns_rt_msmon_mbwu_capture,[63:32],Reserved,Reserved,RO,-
Table 8-744: cmn_hns_rt_msmon_mbwu_capture attributes,cmn_hns_rt_msmon_mbwu_capture,[31],hns_rt_msmon_mbwu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured.",RW,0x0
Table 8-744: cmn_hns_rt_msmon_mbwu_capture attributes,cmn_hns_rt_msmon_mbwu_capture,[30:0],hns_rt_msmon_mbwu_capture_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes.,RW,0x0
Table 8-745: cmn_hns_rt_mpamcfg_cpbm attributes,cmn_hns_rt_mpamcfg_cpbm,[63:16],Reserved,Reserved ‑,RO,-
Table 8-745: cmn_hns_rt_mpamcfg_cpbm attributes,cmn_hns_rt_mpamcfg_cpbm,[15:0],hns_rt_mpamcfg_cpbm_cpbm,Bitmap of portions of cache capacity allocable by the partition selected by MPAMCFG_PART_SEL. NOTE CPBM can not be all zeros for any PARTID.,RW,0xFFFF
Table 8-747: por_hni_node_info attributes,por_hni_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-747: por_hni_node_info attributes,por_hni_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-747: por_hni_node_info attributes,por_hni_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-747: por_hni_node_info attributes,por_hni_node_info,[15:0],node_type,CMN node type identifier dependent,RO,Configuration dependent
Table 8-748: por_hni_child_info attributes,por_hni_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-748: por_hni_child_info attributes,por_hni_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-748: por_hni_child_info attributes,por_hni_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-749: por_hni_rcr attributes,por_hni_rcr,[63:8],Reserved,Reserved,RO,-
Table 8-749: por_hni_rcr attributes,por_hni_rcr,[7],ras,Allow Root override of the RAS registers,RW,0b0
Table 8-749: por_hni_rcr attributes,por_hni_rcr,[6:2],Reserved,Reserved,RO,-
Table 8-749: por_hni_rcr attributes,por_hni_rcr,[1],sam,Allows Root override of the SAM registers,RW,0b0
Table 8-749: por_hni_rcr attributes,por_hni_rcr,[0],cfg_ctl,Allows Root override of the configuration control registers,RW,0b0
Table 8-750: por_hni_scr attributes,por_hni_scr,[63:8],Reserved,Reserved,RO,-
Table 8-750: por_hni_scr attributes,por_hni_scr,[7],ras,Allows Secure override of the RAS registers,RW,0b0
Table 8-750: por_hni_scr attributes,por_hni_scr,[6:2],Reserved,Reserved,RO,-
Table 8-750: por_hni_scr attributes,por_hni_scr,[1],sam,Allows Secure override of the SAM registers,RW,0b0
Table 8-750: por_hni_scr attributes,por_hni_scr,[0],cfg_ctl,Allows Secure override of the configuration control registers,RW,0b0
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[63:61],Reserved,Reserved ‑,RO,-
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[60:51],a4s_logicalid_base,AXI4Stream interfaces logical ID base,RO,0x0
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[50:49],a4s_num,Number of AXI4Stream interfaces present dependent,RO,Configuration dependent
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[48],hni_2xtxrsp_en,Enables 2 CHI TXRSP channels. Only allowed on HN-P instances.,RO,0x0
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[47],ax_mecid_en,MECID enable on ACE-Lite/AXI4 interface dependent 0b0 Not enabled 0b1 Enabled,RO,Configuration dependent
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[46],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 0b0 Not enabled 0b1 Enabled,RO,Configuration dependent
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[45],axdata_poison_en,Data poison support on ACE-Lite/AXI4 interface dependent 0b0 Not supported 0b1 Supported,RO,Configuration dependent
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[44],Reserved,Reserved ‑,RO,-
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[43:42],axdata_width,Data width on ACE-Lite/AXI4 interface 0b00 128 bits 0b01 256 bits 0b10 512 bits,RO,0x0
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[41:34],num_wr_data_buf,Number of write data buffers in HN-I dependent,RO,Configuration dependent
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[33:24],num_ax_reqs,Maximum number of outstanding ACE-Lite/AXI4 requests dependent,RO,Configuration dependent
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[23:16],num_rrt_reqs,Number of CHI RRT request tracker entries in HN-I. dependent,RO,Configuration dependent
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[15:10],Reserved,Reserved ‑,RO,-
Table 8-751: por_hni_unit_info attributes,por_hni_unit_info,[9:0],num_excl,Number of exclusive monitors in HN-I dependent,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[63:61],Reserved,Reserved ‑,RO,-
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[60:58],num_hnp_wr_gather_buf_size,Size of HN-P Write Gather buffers. dependent 0x0 256 bytes 0x1 512 bytes,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[57:53],num_hnp_wr_gather_num_buf,Number of HN-P Write Gather buffers. dependent,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[52],num_hnp_wr_gather_present,Indicates the HN-P Write Gather buffer is present. dependent,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[51:44],num_hnp_adw_ax_reqs,Maximum number of outstanding Atomic/Deferrable Write ACE-Lite/ AXI4 requests. HN-P only.,RO,0x20
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[43:36],num_hnp_adw_rrt_reqs,Number of Atomic/Deferrable Write CHI RRT request tracker entries. HN-P only. dependent,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[35:28],num_hnp_wr_wr_data_buf,Number of P2P write data buffers in HN-I. HN-P only. dependent,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[27:18],num_hnp_rd_ax_reqs,Maximum number of outstanding P2P Read ACE-Lite/AXI4 requests. HN-P only. dependent,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[17:8],num_hnp_wr_ax_reqs,Maximum number of outstanding P2P Write ACE-Lite/AXI4 requests. HN-P only. dependent,RO,Configuration dependent
Table 8-752: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[7:0],num_hnp_wr_rrt_reqs,Number of P2P Write CHI RRT request tracker entries. HN-P only. dependent,RO,Configuration dependent
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[63],Reserved,Reserved ‑,RO,-
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 0; used to improve write performance,RW,0b1
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[61],Reserved,Reserved ‑,RO,-
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 0,RW,0b0
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 0,RW,0b0
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[58],physical_mem_en,Address Region 0 follows Arm Architecture Reference Manual physical memory ordering guarantees,RW,0b0
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[57:6],Reserved,Reserved ‑,RO,-
Table 8-753: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 0 size within Address Region 0 (2^n*4KB),RW,0b111111
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[63],valid,Address Region 1 fields are programmed and valid,RW,0x0
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 1; used to improve write performance,RW,0b1
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[61],Reserved,Reserved,RO,-
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 1,RW,0b0
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 1,RW,0b0
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[58],physical_mem_en,Address Region 1 follows Arm Architecture Reference Manual physical memory ordering guarantees,RW,0b0
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[57:56],Reserved,Reserved,RO,-
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[55:16],base_addr,Address Region 1 base address; [address width-1:12] CONSTRAINT Must be an integer multiple of the Address Region 1 size.,RW,0x0
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[15:14],Reserved,Reserved,RO,-
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[13:8],addr_region_size,<n>; used to calculate Address Region 1 size (2^n*4KB) CONSTRAINT <n> must be configured so that the Address Region 1 size is less than or equal to 2^(address width).,RW,0x0
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[7:6],Reserved,Reserved,RO,-
Table 8-754: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 1 size within Address Region 1 (2^n*4KB),RW,0x0
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[63],valid,Address Region 2 fields are programmed and valid,RW,0x0
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 2; used to improve write performance,RW,0b1
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[61],Reserved,Reserved,RO,-
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 2,RW,0b0
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 2,RW,0b0
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[58],physical_mem_en,Address Region 2 follows Arm Architecture Reference Manual physical memory ordering guarantees,RW,0b0
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[57:56],Reserved,Reserved,RO,-
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[55:16],base_addr,Address Region 2 base address; [address width-1:12] CONSTRAINT Must be an integer multiple of the Address Region 2 size,RW,0x0
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[15:14],Reserved,Reserved,RO,-
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[13:8],addr_region_size,<n>; used to calculate Address Region 2 size (2^n*4KB) CONSTRAINT <n> must be configured so that the Address Region 2 size is less than or equal to 2^(address width).,RW,0x0
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[7:6],Reserved,Reserved,RO,-
Table 8-755: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 2 size within Address Region 2 (2^n*4KB),RW,0x0
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[63],valid,Fields of Address Region 3 are programmed and valid,RW,0x0
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 3; used to improve write performance,RW,0b1
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[61],Reserved,Reserved,RO,-
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 3,RW,0b0
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 3,RW,0b0
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[58],physical_mem_en,Address Region 3 follows Arm Architecture Reference Manual physical memory ordering guarantees,RW,0b0
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[57:56],Reserved,Reserved,RO,-
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[55:16],base_addr,Address Region 3 base address; [address width-1:12] CONSTRAINT Must be an integer multiple of the Address Region 3 size,RW,0x0
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[15:14],Reserved,Reserved,RO,-
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[13:8],addr_region_size,<n>; used to calculate Address Region 3 size (2^n*4KB) CONSTRAINT <n> must be configured so that the Address Region 3 size is less than or equal to 2^(address width).,RW,0x0
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[7:6],Reserved,Reserved,RO,-
Table 8-756: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 3 size within Address Region 3 (2^n*4KB),RW,0x0
Table 8-757: por_hnp_multi_mesh_chn_ctrl attributes,por_hnp_multi_mesh_chn_ctrl,[63:1],Reserved,Reserved,RO,-
Table 8-757: por_hnp_multi_mesh_chn_ctrl attributes,por_hnp_multi_mesh_chn_ctrl,[0],multi_mesh_chn_sel_programmed,Indicates that multi CHI VC channel configured for all the targets specified in the channel select registers.,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[63],multi_mesh_chn_sel_reg_#{index}_valid,Indicates that multi mesh CHI VC channel configured for the targets specified in this register.,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[62],Reserved,Reserved,RO,-
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[61:60],cal_dev_chn_map_sel_#{(4*index)+3},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field) 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[59:49],tgtid_#{(4*index)+3},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[48],mesh_channel_sel_#{(4*index)+3},CHI VC channel select: 1 - CHI VC channel 1 is selected 0 - CHI VC channel 0 is selected,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[47:46],Reserved,Reserved,RO,-
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[45:44],cal_dev_chn_map_sel_#{(4*index)+2},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field) 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[43:33],tgtid_#{(4*index)+2},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[32],mesh_channel_sel_#{(4*index)+2},CHI VC channel select 1 - CHI VC channel 1 is selected 0 - CHI VC channel 0 is selected,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[31:30],Reserved,Reserved,RO,-
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[29:28],cal_dev_chn_map_sel_#{(4*index)+1},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field) 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[27:17],tgtid_#{(4*index)+1},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[16],mesh_channel_sel_#{(4*index)+1},CHI VC channel select 1 - CHI VC channel 1 is selected 0 - CHI VC channel 0 is selected,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[15:14],Reserved,Reserved,RO,-
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[13:12],cal_dev_chn_map_sel_#{4*index},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field) 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[11:1],tgtid_#{4*index},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-758: por_hnp_multi_mesh_chn_sel_0-15 attributes,por_hnp_multi_mesh_chn_sel_0-15,[0],mesh_channel_sel_#{4*index},CHI VC channel select 1 - CHI VC channel 1 is selected 0 - CHI VC channel 0 is selected,RW,0b0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[63:11],Reserved,Reserved,RO,-
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[10],hnp_wr_gather_disable,Disable the write gathering feature.,RW,0x0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[9:7],Reserved,Reserved,RO,-
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[6],txrsp_byp_tgtid_cam,Bypass the Tgtid CAM for finding the tx rsp port to be used.,RW,0x0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[5],deferrable_write_termination,Enables termination of CHI Deferrable Writes when the ACE Lite/AXI Subordinate does not support receiving Deferrable Writes.,RW,0b0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[4],reqerr_iocohreq_en,"Enables sending of NDE response error and logging of RAS error information for the following I/O coherent request types 1. I/O Coherent ReadOnce (excluding ReadOnceMakeInvalid and ReadOnceCleanInvalid - these are covered by the reqerr_cohreq_en bit) 2. I/O Coherent WriteUnique* This bit only applies to P2P requests from an RNI/RND. All other coherent request types are covered by the reqerr_cohreq_en bit. Note if reqerr_cohreq_en is disabled, this bit has no effect and all coherent request types will be accepted without error.",RW,0b0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[3],io_use_p2p_only,"All I/O traffic (not just PCIe) from RNI/RND uses only the P2P slices. CPU traffic continues to use the NP2P slice. When enabled, the following apply • No support for DWT • No external write combining supported • No P2P write burst support • HNP is not the PoS, so CHI COMP will only be issued after receiving AXI BRESP • No transaction ordering among reads, no ordering among writes, no ordering across the two, no OWO/ExpCompAck support • Source-based ordering is required (ie, source must wait for COMP of previous request before issuing dependent request) • ExpCompAck read requests will continue to route to the Non-P2P slice for handling • All AWID and ARID will be unique",RW,0b0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[2],disable_hnp_excl_err,Disables sending NDE and Error logging on ReadNoSnp and WriteNoSnp Exclusives,RW,0b0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[1],crdgnt_priority_posted_en,Enables High priority Credit Grant responses to Posted requests,RW,0b0
Table 8-759: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[0],reqerr_cohreq_en,Enables sending of NDE response error and logging of RAS error information for the following coherent request types 1. Fully Coherent Read (excluding I/O coherent ReadOnce from RNI/D) 2. Coherent Dataless (CleanUnique/MakeUnique/Evict/StashOnce/CMO) 3. Fully Coherent/CopyBack Write (excluding I/O coherent WriteUnique* from RNI/D) The P2P I/O coherent types from RNI/D are covered by the reqerr_iocohreq_en bit. Atomic* requests will always generate an NDE response error and logging of RAS error information.,RW,0b1
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[63:14],Reserved,Reserved ‑,RO,-
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[13],disable_axid_chaining_p2p_wr,Disables AXID based chaining of PCIe writes in P2P Write slice. HNP only,RW,0b0
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[12],rni_intm_burst_early_comp_disable,Disables Early COMP to RNI for non-last burst writes,RW,0b0
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[11:10],Reserved,Reserved ‑,RO,-
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[9],Reserved,Reserved ‑,RO,-
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[8],tnl_disable,Disables RNI-HNI Tunneling in HNI. por_rni_aux_ctl.dis_hni_wr_stream must be set before setting this bit,RW,0b0
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[7:5],Reserved,Reserved ‑,RO,-
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[4],side_reader_for_phymem_present,Enables side reader in physical memory range,RW,0b0
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[3:1],Reserved,Reserved ‑,RO,-
Table 8-760: por_hni_aux_ctl attributes,por_hni_aux_ctl,[0],cg_disable,Disables HN-I architectural clock gates,RW,0b0
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[63:24],Reserved,Reserved ‑,RO,-
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[23:22],cplt_func_set_val,"Completer Functional value to use when cplt_func_set is set to 1. Supported values are: 0b00 - Default/PrefetchTgt not useful, 0b01 - PrefetchTgt useful Prefetch useful 0b01 is only supported when cplt_type_set_val is non-zero.",RW,0b00
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[21],Reserved,Reserved ‑,RO,-
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[20:18],cplt_type_set_val,"Completer Type value to use when cplt_type_set is set to 1. Supported values are: 0b000 - Default Completer Type, 0b001 - DRAM Completer Type, 0b011 - High Bandwidth Memory (HBM) Completer Type",RW,0b000
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[17:16],cplt_dist_set_val,Completer Distance value to use when cplt_dist_set is set to 1.,RW,0b00
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[15:7],Reserved,Reserved ‑,RO,-
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[6],cplt_func_set,"Completer Functional Set 0b0 - Reserved, 0b1 - Set Completer Functional field to cplt_func_set_val when sending CompData",RW,0b1
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[5:3],Reserved,Reserved ‑,RO,-
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[2],cplt_type_set,"Completer Type Set 0b0 - Reserved, 0b1 - Set Completer Type field to cplt_type_set_val when sending CompData",RW,0b1
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[1],Reserved,Reserved ‑,RO,-
Table 8-761: por_hni_datasource_ctl attributes,por_hni_datasource_ctl,[0],cplt_dist_set,"Completer Distance Set 0b0 - Reserved, 0b1 - Set Completer Distance field to cplt_dist_set_val when sending CompData",RW,0b1
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[63:55],Reserved,Reserved ‑,RO,-
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[52],DE,Deferred Error recording,RO,0b1
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[51:50],Reserved,Reserved ‑,RO,-
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[48:32],Reserved,Reserved ‑,RO,-
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[31],FRX,Feature Register Extension,RO,0b1
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[30:22],Reserved,Reserved ‑,RO,-
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[21:20],INJ,Fault Injection Extension,RO,0b01
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[19:18],CEO,Corrected Error Overwrite,RO,0b00
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[17:16],DUI,Error Recovery Interrupt for Deferred Errors control,RO,0b10
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[15],RP,Repeat Corrected Error Counter,RO,0b0
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[14:12],CEC,Corrected Error Counter,RO,0b000
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[11:10],CFI,Fault Handling Interrupt for Corrected Errors control,RO,0b00
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[9:8],UE,In-band error response,RO,0b01
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[7:6],FI,Fault Handling Interrupt,RO,0b10
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[5:4],UI,Error Recovery Interrupt for Uncorrected Errors,RO,0b10
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[3:2],Reserved,Reserved ‑,RO,-
Table 8-762: por_hni_errfr attributes,por_hni_errfr,[1:0],ED,Error reporting and logging,RO,0b10
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[63:11],Reserved,Reserved,RO,-
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[10],DUI,Error recovery interrupt for Deferred Errors enable,RW,0b0
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[9],Reserved,Reserved,RO,-
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[8],CFI,Fault handling interrupt for Corrected Errors enable,RW,0b0
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[7:4],Reserved,Reserved,RO,-
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[3],FI,Fault handling interrupt enable,RW,0b0
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[2],UI,Uncorrected error recovery interrupt enable,RW,0b0
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[1],Reserved,Reserved,RO,-
Table 8-763: por_hni_errctlr attributes,por_hni_errctlr,[0],ED,Error reporting and logging enable,RW,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[63:32],Reserved,Reserved,RO,-
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[31],AV,Address Valid,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[30],V,Status Register Valid,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[29],UE,Uncorrected Error,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[28],ER,Error Reported,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[27],OF,Overflow,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[26],MV,Miscellaneous Register Valid,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[25:24],CE,Corrected Error,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[23],DE,Deferred Error,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[22],PN,Poison,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[21:20],UET,Uncorrected Error Type,W1C,0b00
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[19:16],Reserved,Reserved,RO,-
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-764: por_hni_errstatus attributes,por_hni_errstatus,[7:0],SERR,Architecturally-defined primary error code,W1C,0b0
Table 8-765: por_hni_erraddr attributes,por_hni_erraddr,[63],NS,"Non-Secure attribute (NS, also PAS[0])",RW,0b0
Table 8-765: por_hni_erraddr attributes,por_hni_erraddr,[62],SI,PAS Incorrect 0b0 PAS[1:0] is correct 0b1 PAS[1:0] might not be correct,RW,0b0
Table 8-765: por_hni_erraddr attributes,por_hni_erraddr,[61:60],Reserved,Reserved,RO,-
Table 8-765: por_hni_erraddr attributes,por_hni_erraddr,[59],NSE,"Non-Secure Extension attribute (NSE, also PAS[1])",RW,0b0
Table 8-765: por_hni_erraddr attributes,por_hni_erraddr,[58:52],Reserved,Reserved,RO,-
Table 8-765: por_hni_erraddr attributes,por_hni_erraddr,[51:0],PADDR,Physical Address,RW,0b0
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[63:57],Reserved,Reserved,RO,-
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[56:52],LPID,CHI Logic Processor ID (LPID) field,RW,0b0
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[51:50],Reserved,Reserved,RO,-
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[49:48],ORDER,CHI Order field,RW,0b0
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[47:31],Reserved,Reserved,RO,-
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[30:28],SIZE,CHI Size field,RW,0b0
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[27:24],MEMATTR,CHI Memory Attributes field,RW,0b0
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[23],Reserved,Reserved,RO,-
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[22:16],OPCODE,CHI Opcode field,RW,0b0
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[15],Reserved,Reserved,RO,-
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[14:4],SRCID,CHI Source ID field,RW,0b0
Table 8-766: por_hni_errmisc1 attributes,por_hni_errmisc1,[3:0],ERRSRC,Error source,RW,0b0
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[63:30],Reserved,Reserved,RO,-
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[29],SYN,Fault syndrome injection,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[28],NA,No access required,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[27:13],Reserved,Reserved,RO,-
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[12],MV,Miscellaneous syndrome,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[11],AV,Address syndrome,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[10],PN,Poison flag,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[9],ER,Error reported flag,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[8],Reserved,Reserved,RO,-
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[7:6],CE,Corrected Error generation,RO,0b00
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[5],DE,Deferred Error generation,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[4:3],Reserved,Reserved,RO,-
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[2],UEU,Unrecoverable Error generation,RO,0b1
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[1],Reserved,Reserved,RO,-
Table 8-767: por_hni_errpfgf attributes,por_hni_errpfgf,[0],OF,Overflow flag,RO,0b1
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[63:32],Reserved,Reserved,RO,-
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[31],CDNEN,Countdown Enable,RW,0b0
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[30:13],Reserved,Reserved,RO,-
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[12],MV,Miscellaneous syndrome,RW,0b0
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[11],AV,Address syndrome,RW,0b0
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[10],PN,Poison flag,RW,0b0
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[9],ER,Error Reported flag,RW,0b0
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[8],Reserved,Reserved,RO,-
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[7:6],CE,Corrected Error generation enable,RW,0b00
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[5],DE,Deferred Error generation enable,RW,0b0
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[4:3],Reserved,Reserved,RO,-
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[2],UEU,Unrecoverable Error generation enable,RW,0b0
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[1],Reserved,Reserved,RO,-
Table 8-768: por_hni_errpfgctl attributes,por_hni_errpfgctl,[0],OF,Overflow flag,RW,0b0
Table 8-769: por_hni_errpfgcdn attributes,por_hni_errpfgcdn,[63:32],Reserved,Reserved,RO,-
Table 8-769: por_hni_errpfgcdn attributes,por_hni_errpfgcdn,[31:0],CDN,Countdown value,RW,0b0
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[63:55],Reserved,Reserved ‑,RO,-
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[52],DE,Deferred Error recording,RO,0b1
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[51:50],Reserved,Reserved ‑,RO,-
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[48:32],Reserved,Reserved ‑,RO,-
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[31],FRX,Feature Register extension,RO,0b1
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[30:22],Reserved,Reserved ‑,RO,-
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[21:20],INJ,Fault Injection Extension,RO,0b01
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[19:18],CEO,Corrected Error Overwrite,RO,0b00
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[17:16],DUI,Error Recovery Interrupt for Deferred Errors control,RO,0b10
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[15],RP,Repeat Corrected Error Counter,RO,0b0
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[14:12],CEC,Corrected Error Counter,RO,0b000
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[11:10],CFI,Fault Handling Interrupt for Corrected Errors control,RO,0b00
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[9:8],UE,In-band error response,RO,0b01
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[7:6],FI,Fault Handling Interrupt,RO,0b10
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[5:4],UI,Error Recovery Interrupt for Uncorrected Errors,RO,0b10
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[3:2],Reserved,Reserved ‑,RO,-
Table 8-770: por_hni_errfr_NS attributes,por_hni_errfr_NS,[1:0],ED,Error reporting and logging,RO,0b10
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[63:11],Reserved,Reserved,RO,-
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[10],DUI,Error recovery interrupt for Deferred Errors enable,RW,0b0
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[9],Reserved,Reserved,RO,-
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[8],CFI,Fault handling interrupt for Corrected Errors enable,RW,0b0
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[3],FI,Fault handling interrupt enable,RW,0b0
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[2],UI,Uncorrected error recovery interrupt enable,RW,0b0
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[1],Reserved,Reserved,RO,-
Table 8-771: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[0],ED,Error reporting and logging enable,RW,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[31],AV,Address Valid,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[30],V,Status Register Valid,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[29],UE,Uncorrected Error,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[28],ER,Error Reported,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[27],OF,Overflow,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[26],MV,Miscellaneous Register Valid,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[25:24],CE,Corrected Error,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[23],DE,Deferred Error,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[22],PN,Poison,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[21:20],UET,Uncorrected Error Type,W1C,0b00
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[19:16],Reserved,Reserved,RO,-
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-772: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[7:0],SERR,Architecturally-defined primary error code,W1C,0b0
Table 8-773: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[63],NS,"Non-Secure attribute (NS, also PAS[0])",RW,0b0
Table 8-773: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[62],SI,PAS Incorrect 0b0 PAS[1:0] is correct 0b1 PAS[1:0] might not be correct,RW,0b0
Table 8-773: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[61:60],Reserved,Reserved,RO,-
Table 8-773: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[59],NSE,"Non-Secure Extension attribute (NSE, also PAS[1])",RW,0b0
Table 8-773: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[58:52],Reserved,Reserved,RO,-
Table 8-773: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[51:0],PADDR,Physical Address,RW,0b0
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[63:57],Reserved,Reserved,RO,-
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[56:52],LPID,CHI Logic Processor ID (LPID) field,RW,0b0
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[51:50],Reserved,Reserved,RO,-
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[49:48],ORDER,CHI Order field,RW,0b0
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[47:31],Reserved,Reserved,RO,-
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[30:28],SIZE,CHI Size field,RW,0b0
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[27:24],MEMATTR,CHI Memory Attributes field,RW,0b0
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[23],Reserved,Reserved,RO,-
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[22:16],OPCODE,CHI Opcode field,RW,0b0
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[15],Reserved,Reserved,RO,-
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[14:4],SRCID,CHI Source ID field,RW,0b0
Table 8-774: por_hni_errmisc1_NS attributes,por_hni_errmisc1_NS,[3:0],ERRSRC,Error source,RW,0b0
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[63:30],Reserved,Reserved,RO,-
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[29],SYN,Fault syndrome injection,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[28],NA,No access required,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[27:13],Reserved,Reserved,RO,-
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[12],MV,Miscellaneous syndrome,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[11],AV,Address syndrome,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[10],PN,Poison flag,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[9],ER,Error reported flag,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[8],Reserved,Reserved,RO,-
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[7:6],CE,Corrected Error generation,RO,0b00
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[5],DE,Deferred Error generation,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[4:3],Reserved,Reserved,RO,-
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[2],UEU,Unrecoverable Error generation,RO,0b1
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[1],Reserved,Reserved,RO,-
Table 8-775: por_hni_errpfgf_NS attributes,por_hni_errpfgf_NS,[0],OF,Overflow flag,RO,0b1
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[63:32],Reserved,Reserved,RO,-
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[31],CDNEN,Countdown Enable,RW,0b0
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[30:13],Reserved,Reserved,RO,-
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[12],MV,Miscellaneous syndrome,RW,0b0
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[11],AV,Address syndrome,RW,0b0
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[10],PN,Poison flag,RW,0b0
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[9],ER,Error Reported flag,RW,0b0
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[8],Reserved,Reserved,RO,-
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[7:6],CE,Corrected Error generation enable,RW,0b00
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[5],DE,Deferred Error generation enable,RW,0b0
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[4:3],Reserved,Reserved,RO,-
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[2],UEU,Unrecoverable Error generation enable,RW,0b0
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[1],Reserved,Reserved,RO,-
Table 8-776: por_hni_errpfgctl_NS attributes,por_hni_errpfgctl_NS,[0],OF,Overflow flag,RW,0b0
Table 8-777: por_hni_errpfgcdn_NS attributes,por_hni_errpfgcdn_NS,[63:32],Reserved,Reserved,RO,-
Table 8-777: por_hni_errpfgcdn_NS attributes,por_hni_errpfgcdn_NS,[31:0],CDN,Countdown value,RW,0b0
Table 8-778: por_hni_errcapctl attributes,por_hni_errcapctl,[63:2],Reserved,Reserved,RO,-
Table 8-778: por_hni_errcapctl attributes,por_hni_errcapctl,[1],secure_capture_control,Secure Capture Control 0b0 Transaction with Secure PAS captured in Root error record 0b1 Transaction with Secure PAS captured in Non-secure error record,RW,0b0
Table 8-778: por_hni_errcapctl attributes,por_hni_errcapctl,[0],realm_capture_control,Realm Capture Control 0b0 Transaction with Realm PAS captured in Root error record 0b1 Transaction with Realm PAS captured in Non-secure error record,RW,0b0
Table 8-779: por_hni_errgsr attributes,por_hni_errgsr,[63:2],Reserved,Reserved,RO,-
Table 8-779: por_hni_errgsr attributes,por_hni_errgsr,[1:0],STATUS,"Read-only copy of {por_hni_errstatus_NS.V, por_hni_errstatus.V}",RO,0b0
Table 8-780: por_hni_erriidr attributes,por_hni_erriidr,[63:32],Reserved,Reserved,RO,-
Table 8-780: por_hni_erriidr attributes,por_hni_erriidr,[31:20],PRODUCTID,Product Part number,RO,0x0
Table 8-780: por_hni_erriidr attributes,por_hni_erriidr,[19:16],VARIANT,Component major revision,RO,0x0
Table 8-780: por_hni_erriidr attributes,por_hni_erriidr,[15:12],REVISION,Component minor revision,RO,0x0
Table 8-780: por_hni_erriidr attributes,por_hni_erriidr,[11:8],IMPLEMENTER_H,Implementer[10:7],RO,0x4
Table 8-780: por_hni_erriidr attributes,por_hni_erriidr,[7],Reserved,Reserved,RO,-
Table 8-780: por_hni_erriidr attributes,por_hni_erriidr,[6:0],IMPLEMENTER_L,Implementer[6:0],RO,0x3B
Table 8-781: por_hni_errdevaff attributes,por_hni_errdevaff,[63:0],DEVAFF,Device affinity register,RO,0b0
Table 8-782: por_hni_errdevarch attributes,por_hni_errdevarch,[63:53],ARCHITECT,"Architect 0x23B JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.",RO,0x23B
Table 8-782: por_hni_errdevarch attributes,por_hni_errdevarch,[52],PRESENT,DEVARCH Present 0b1 Device Architecture information present,RO,0b1
Table 8-782: por_hni_errdevarch attributes,por_hni_errdevarch,[51:48],ARCHREVISION,Architecture revision 0x1 RAS System Architecture v1.1,RO,0b1
Table 8-782: por_hni_errdevarch attributes,por_hni_errdevarch,[47:44],ARCHVER,Architecture Version 0x0 RAS System Architecture v1,RO,0x0
Table 8-782: por_hni_errdevarch attributes,por_hni_errdevarch,[43:32],ARCHPART,Architecture Part 0xA00 RAS System Architecture,RO,0xA00
Table 8-782: por_hni_errdevarch attributes,por_hni_errdevarch,[31:0],Reserved,Reserved ‑,RO,-
Table 8-783: por_hni_errdevid attributes,por_hni_errdevid,[63:16],Reserved,Reserved,RO,-
Table 8-783: por_hni_errdevid attributes,por_hni_errdevid,[15:0],NUM,Number of error records,RO,0x2
Table 8-784: por_hni_errpidr45 attributes,por_hni_errpidr45,[63:8],Reserved,Reserved,RO,-
Table 8-784: por_hni_errpidr45 attributes,por_hni_errpidr45,[7:4],SIZE,Size of the RAS component. 0x0 means 4K block,RO,0x0
Table 8-784: por_hni_errpidr45 attributes,por_hni_errpidr45,[3:0],DES_2,Designer bit[10:7],RO,0x4
Table 8-785: por_hni_errpidr01 attributes,por_hni_errpidr01,[63:40],Reserved,Reserved,RO,-
Table 8-785: por_hni_errpidr01 attributes,por_hni_errpidr01,[39:36],DES_0,Designer bit[3:0],RO,0xb
Table 8-785: por_hni_errpidr01 attributes,por_hni_errpidr01,[35:32],PART_1,Product ID Part 1,RO,0x0
Table 8-785: por_hni_errpidr01 attributes,por_hni_errpidr01,[31:8],Reserved,Reserved,RO,-
Table 8-785: por_hni_errpidr01 attributes,por_hni_errpidr01,[7:0],PART_0,Product ID Part 0,RO,0x0
Table 8-786: por_hni_errpidr23 attributes,por_hni_errpidr23,[63:4],Reserved,Reserved,RO,-
Table 8-786: por_hni_errpidr23 attributes,por_hni_errpidr23,[3],JEDEC,JEDEC-assigned JEP106 implementer code is used.,RO,0b1
Table 8-786: por_hni_errpidr23 attributes,por_hni_errpidr23,[2:0],DES_1,Designer bit[6:4],RO,0x3
Table 8-787: por_hni_errcidr01 attributes,por_hni_errcidr01,[63:40],Reserved,Reserved,RO,-
Table 8-787: por_hni_errcidr01 attributes,por_hni_errcidr01,[39:36],COMP_CLASS,Component Class,RO,0xF
Table 8-787: por_hni_errcidr01 attributes,por_hni_errcidr01,[35:32],PRMBL_1,PRMBL_1,RO,0x0
Table 8-787: por_hni_errcidr01 attributes,por_hni_errcidr01,[31:8],Reserved,Reserved,RO,-
Table 8-787: por_hni_errcidr01 attributes,por_hni_errcidr01,[7:0],PRMBL_0,PRMBL_0,RO,0xD
Table 8-788: por_hni_errcidr23 attributes,por_hni_errcidr23,[63:40],Reserved,Reserved,RO,-
Table 8-788: por_hni_errcidr23 attributes,por_hni_errcidr23,[39:32],PRMBL_3,PRMBL_3,RO,0xB1
Table 8-788: por_hni_errcidr23 attributes,por_hni_errcidr23,[31:8],Reserved,Reserved,RO,-
Table 8-788: por_hni_errcidr23 attributes,por_hni_errcidr23,[7:0],PRMBL_2,PRMBL_2,RO,0x5
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[29:24],pmu_event3_id,HN-I PMU Event 3 select; see pmu_event0_id for encodings,RW,0b0
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[21:16],pmu_event2_id,HN-I PMU Event 2 select; see pmu_event0_id for encodings,RW,0b0
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[13:8],pmu_event1_id,HN-I PMU Event 1 select; see pmu_event0_id for encodings,RW,0b0
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 8-789: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[5:0],pmu_event0_id,HN-I PMU Event 0 select 0x00 No event 0x20 RRT read occupancy count overflow 0x21 RRT write occupancy count overflow 0x22 RDT read occupancy count overflow 0x23 RDT write occupancy count overflow 0x24 WDB occupancy count overflow 0x25 RRT read allocation 0x26 RRT write allocation 0x27 RDT read allocation 0x28 RDT write allocation 0x29 WDB allocation 0x2A RETRYACK TXRSP flit sent 0x2B ARVALID set without ARREADY event 0x2C ARREADY set without ARVALID event 0x2D AWVALID set without AWREADY event 0x2E AWREADY set without AWVALID event 0x2F WVALID set without WREADY event 0x30 TXDAT stall (TXDAT valid but no link credit available) 0x31 Non-PCIe serialization event 0x32 PCIe serialization event NOTE All other encodings are reserved.,RW,0b0
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[29:24],pmu_event3_id,P2P Slice PMU Event 3 select; see pmu_event0_id for encodings”,RW,0b0
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[21:16],pmu_event2_id,P2P Slice PMU Event 2 select; see pmu_event0_id for encodings,RW,0b0
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[13:8],pmu_event1_id,P2P Slice PMU Event 1 select; see pmu_event0_id for encodings,RW,0b0
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 8-790: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[5:0],pmu_event0_id,P2P Slice PMU Event 0 select 0x00 No event 0x01 P2P Write Slice RRT write occupancy count overflow 0x02 P2P Write Slice RDT write occupancy count overflow 0x03 P2P Write Slice WDB occupancy count overflow 0x04 P2P Write Slice RRT write allocation 0x05 P2P Write Slice RDT write allocation 0x06 P2P Write Slice WDB allocation 0x07 P2P Write Slice AWVALID set without AWREADY event 0x08 P2P Write Slice AWREADY set without AWVALID event 0x09 P2P Write Slice WVALID set without WREADY event 0x11 P2P Read Slice RRT read occupancy count overflow 0x12 P2P Read Slice RDT read occupancy count overflow 0x13 P2P Read Slice RRT read allocation 0x14 P2P Read Slice RDT read allocation 0x15 P2P Read Slice ARVALID set without ARREADY event 0x16 P2P Read Slice ARREADY set without ARVALID event NOTE All other encodings are reserved.,RW,0b0
Table 8-792: por_mtu_node_info attributes,por_mtu_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-792: por_mtu_node_info attributes,por_mtu_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-792: por_mtu_node_info attributes,por_mtu_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-792: por_mtu_node_info attributes,por_mtu_node_info,[15:0],node_type,CMN node type identifier,RO,0x0010
Table 8-793: por_mtu_child_info attributes,por_mtu_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-793: por_mtu_child_info attributes,por_mtu_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-793: por_mtu_child_info attributes,por_mtu_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-794: por_mtu_rcr attributes,por_mtu_rcr,[63:8],Reserved,Reserved,RO,-
Table 8-794: por_mtu_rcr attributes,por_mtu_rcr,[7],ras,Allow Root override of the RAS registers,RW,0b0
Table 8-794: por_mtu_rcr attributes,por_mtu_rcr,[6:2],Reserved,Reserved,RO,-
Table 8-794: por_mtu_rcr attributes,por_mtu_rcr,[1],tc_dbgrd,Allows Root override of the secure debug register (por_mtu_cfg_tc_dgbrd),RW,0b0
Table 8-794: por_mtu_rcr attributes,por_mtu_rcr,[0],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-795: por_mtu_scr attributes,por_mtu_scr,[63:8],Reserved,Reserved,RO,-
Table 8-795: por_mtu_scr attributes,por_mtu_scr,[7],ras,Allow Secure override of the RAS registers,RW,0b0
Table 8-795: por_mtu_scr attributes,por_mtu_scr,[6:2],Reserved,Reserved,RO,-
Table 8-795: por_mtu_scr attributes,por_mtu_scr,[1],tc_dbgrd,Allows Secure override of the secure debug register (por_mtu_cfg_tc_dgbrd),RW,0b0
Table 8-795: por_mtu_scr attributes,por_mtu_scr,[0],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-796: por_mtu_unit_info attributes,por_mtu_unit_info,[63:22],Reserved,Reserved ‑,RO,-
Table 8-796: por_mtu_unit_info attributes,por_mtu_unit_info,[21:16],mtu_max_dram_addr_width,DRAM Addr width dependent,RO,Configuration dependent
Table 8-796: por_mtu_unit_info attributes,por_mtu_unit_info,[15:10],mtu_num_data_buf,Number of data buffers in MTU dependent,RO,Configuration dependent
Table 8-796: por_mtu_unit_info attributes,por_mtu_unit_info,[9:3],mtu_num_outstanding_reqs,Maximum number of outstanding AXI requests from MTU dependent,RO,Configuration dependent
Table 8-796: por_mtu_unit_info attributes,por_mtu_unit_info,[2:0],tc_size,"TC size dependent 0b000 No TC 0b001 128KB 0b010 256KB 0b011 512KB 0b100 1MB 0b101 2MB 0b110 32KB, 0b111 64KB",RO,Configuration dependent
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[63:13],Reserved,Reserved ‑,RO,-
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[12],mtu_req_alloc_hint_en,"Request Alloc Hint is used to determine TC allocation for TC Miss. Note If this bit is clear, Tags are always allocated in TC. During no_tc_mode, and no_fill_mode; Tags are never allocated.",RW,0b0
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[11],mtu_cmo_late_comp_en,Enables CMO completion only when data is flushed out of TC to Memory,RW,0b0
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[10],mtu_tag_pa_out_of_range_chk_en,Enables Tag Address Out of Range checking.,RW,0b0
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[9:6],mtu_axi_rd_qos_override_value,QoS Override value to be used for all AXI Read requests generated by MTU. This value is used only when axi_rd_qos_override_en is set.,RW,0b0000
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[5],mtu_axi_rd_qos_override_en,Enables QoS override for all AXI Read requests.,RW,0b0
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[4:1],mtu_axi_wr_qos_override_value,QoS Override value to be used for all AXI Write requests generated by MTU. This value is used only when axi_wr_qos_override_en is set.,RW,0b0000
Table 8-797: por_mtu_cfg_ctl attributes,por_mtu_cfg_ctl,[0],mtu_axi_wr_qos_override_en,Enables QoS override for all AXI Write requests.,RW,0b0
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[63:8],Reserved,Reserved,RO,-
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[7],mtu_cg_disable,Disables MTU architectural clock gating.,RW,0b0
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[6],mtu_nderr_disable,Disable NDErr from MTU to RN for any Tag errors.,RW,0b0
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[5],prefetchtgt_tc_alloc_disable,Do not allocate PrefetchTgt requests in TC.,RW,0b0
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[4],tdb_fwd_disable,Disable Tag Data Buffer forwarding from a request to a dependent child request.,RW,0b0
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[3:2],tc_flush_tcq_limit,Controls number of TC Flush requests allowed to occupy TCQ entries. 0b00 TC Flush Requests allowed to take one TCQ entry. 0b01 TC Flush Requests allowed to take 25% of TCQ entries. 0b10 TC Flush Requests allowed to take 50% of TCQ entries. 0b11 TC Flush Requests allowed to take All TCQ entries.,RW,0b10
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[1],no_fill_mode,"Enables No Fill Mode for Tag Cache. When set, no new lines would be allocated in Tag Cache.",RW,0b0
Table 8-798: por_mtu_aux_ctl attributes,por_mtu_aux_ctl,[0],no_tc_mode,Enables No TC Mode; disables MTU Tag Cache when set.,RW,0b0
Table 8-799: por_mtu_tc_flush_pr attributes,por_mtu_tc_flush_pr,[63:2],Reserved,Reserved,RO,-
Table 8-799: por_mtu_tc_flush_pr attributes,por_mtu_tc_flush_pr,[1],mtu_tc_flush_mode,Tag Cache Flush Mode 0b0 Clean Invalid. WB dirty data and invalidate local copy in TC. 0b1 Clean Shared. WB dirty data and keep clean copy in TC.,RW,0b0
Table 8-799: por_mtu_tc_flush_pr attributes,por_mtu_tc_flush_pr,[0],mtu_tc_flush_enable,Start Tag Cache Flush,RW,0b0
Table 8-800: por_mtu_tc_flush_sr attributes,por_mtu_tc_flush_sr,[63:1],Reserved,Reserved,RO,-
Table 8-800: por_mtu_tc_flush_sr attributes,por_mtu_tc_flush_sr,[0],mtu_tc_flush_complete,Tag Cache Flush Complete,RO,0b0
Table 8-801: por_mtu_tag_addr_ctl attributes,por_mtu_tag_addr_ctl,[63:3],Reserved,Reserved,RO,-
Table 8-801: por_mtu_tag_addr_ctl attributes,por_mtu_tag_addr_ctl,[2:0],memory_map_mode,Memory map mode used for translating data physical address to data DRAM address 0b000 Pass-through 0b001 PDD 0b010 Infra 0b011 Infra with 2 sockets 0b100 Map Type 0,RW,0b0
Table 8-802: por_mtu_tag_addr_base attributes,por_mtu_tag_addr_base,[63:52],Reserved,Reserved,RO,-
Table 8-802: por_mtu_tag_addr_base attributes,por_mtu_tag_addr_base,[51:0],tag_base_addr,52-bit Physical address for tag base,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[63],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[62:60],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+21},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[59],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[58:56],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+20},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[55],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[54:52],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+19},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[51],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[50:48],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+18},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[47],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[46:44],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+17},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[43],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[42:40],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+16},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[39],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[38:36],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+15},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[35],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[34:32],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+14},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[31],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[30:28],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+13},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[27],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[26:24],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+12},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[23],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[22:20],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+11},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[19],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[18:16],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+10},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[15],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[14:12],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+9},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[11],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[10:8],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+8},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[7],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[6:4],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+7},should be driven from,RW,0b0
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[3],Reserved,Reserved,RO,-
Table 8-803: por_mtu_tag_addr_shutter0-2 attributes,por_mtu_tag_addr_shutter0-2,[2:0],addr_shutter_bit#{16*index Program to specify how shuttered address bit #{16*index+6},should be driven from,RW,0b0
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[63:55],Reserved,Reserved ‑,RO,-
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[54:53],CE,Corrected Error recording,RO,0b10
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[52],DE,Deferred Error recording,RO,0b0
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[51:50],Reserved,Reserved ‑,RO,-
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[48:32],Reserved,Reserved ‑,RO,-
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[31],FRX,Feature Register extension,RO,0b1
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[30:22],Reserved,Reserved ‑,RO,-
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[21:20],INJ,Fault Injection Extension,RO,0b01
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[19:18],CEO,Corrected Error overwrite,RO,0b00
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b00
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[15],RP,Repeat counter (valid only when por_mtu_errfr.CEC == 0b100.),RO,0b1
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[14:12],CEC,Standard corrected error counter,RO,0b100
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b10
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[7:6],FI,Fault Handling Interrupt for Deferred and Uncorrected errors control,RO,0b10
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[3:2],Reserved,Reserved ‑,RO,-
Table 8-804: por_mtu_errfr attributes,por_mtu_errfr,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[63:11],Reserved,Reserved,RO,-
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_mtu_errfr.DUI,RW,0b0
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[9],Reserved,Reserved,RO,-
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_mtu_errfr.CFI,RW,0b0
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[7:4],Reserved,Reserved,RO,-
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[3],FI,Enables fault handling interrupt for uncorrected errors as specified in por_mtu_errfr.FI,RW,0b0
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_mtu_errfr.UI,RW,0b0
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[1],Reserved,Reserved,RO,-
Table 8-805: por_mtu_errctlr attributes,por_mtu_errctlr,[0],ED,Enables error detection as specified in por_mtu_errfr.ED,RW,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[63:32],Reserved,Reserved,RO,-
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[31],AV,Address register valid,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[30],V,Status register valid,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[29],UE,Uncorrected errors,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[28],ER,Error Reported,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[26],MV,por_mtu_errmisc<01> valid,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[25:24],CE,Corrected errors,W1C,0b00
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[23],DE,Deferred errors,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[22],PN,Poison,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[19:16],Reserved,Reserved,RO,-
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-806: por_mtu_errstatus attributes,por_mtu_errstatus,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-807: por_mtu_erraddr attributes,por_mtu_erraddr,[63],NS,Secure status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-807: por_mtu_erraddr attributes,por_mtu_erraddr,[62],SI,"{NSE,NS} valid",RW,0b0
Table 8-807: por_mtu_erraddr attributes,por_mtu_erraddr,[61:60],Reserved,Reserved,RO,-
Table 8-807: por_mtu_erraddr attributes,por_mtu_erraddr,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-807: por_mtu_erraddr attributes,por_mtu_erraddr,[58:52],Reserved,Reserved,RO,-
Table 8-807: por_mtu_erraddr attributes,por_mtu_erraddr,[51:0],ADDR,Transaction address for Data Request (Data PA). Same PA received from HN.,RW,0b0
Table 8-808: por_mtu_errmisc0 attributes,por_mtu_errmisc0,[63],OFO,Corrected error counter overflow,RW,0b0
Table 8-808: por_mtu_errmisc0 attributes,por_mtu_errmisc0,[62:48],CECO,Corrected ECC error count,RW,0b0
Table 8-808: por_mtu_errmisc0 attributes,por_mtu_errmisc0,[47],OFR,Corrected error counter overflow,RW,0b0
Table 8-808: por_mtu_errmisc0 attributes,por_mtu_errmisc0,[46:32],CECR,Corrected ECC error count,RW,0b0
Table 8-808: por_mtu_errmisc0 attributes,por_mtu_errmisc0,[31:0],Reserved,Reserved,RO,-
Table 8-809: por_mtu_errmisc1 attributes,por_mtu_errmisc1,[63:61],Reserved,Reserved ‑,RO,-
Table 8-809: por_mtu_errmisc1 attributes,por_mtu_errmisc1,[60:48],ERRSET,TC set address for ECC Single bit error,RW,0b0
Table 8-809: por_mtu_errmisc1 attributes,por_mtu_errmisc1,[47:18],Reserved,Reserved ‑,RO,-
Table 8-809: por_mtu_errmisc1 attributes,por_mtu_errmisc1,[17:16],OPTYPE,"Error opcode type 0b00 Read Type (RD_NO_SNP, PrefetchTgt) 0b01 Write (WR_NO_SNP) 0b10 CMO, WR+CMO 0b11 Other",RW,0b00
Table 8-809: por_mtu_errmisc1 attributes,por_mtu_errmisc1,[15:4],Reserved,Reserved ‑,RO,-
Table 8-809: por_mtu_errmisc1 attributes,por_mtu_errmisc1,[3:0],ERRSRC,Error source 0b0001 Data single-bit ECC 0b0010 Data double-bit ECC 0b0011 Single-bit ECC overflow 0b0101 Control single-bit ECC 0b0110 Control double-bit ECC 0b1000 AXI AR Subordinate Error 0b1001 AXI AR Decode Error 0b1010 AXI AR Poison Error 0b1011 AXI AR Datachk Error 0b1100 AXI W Subordinate Error 0b1101 AXI W Decode Error 0b1110 PA out of range Error,RW,0b0000
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[63:30],Reserved,Reserved,RO,-
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[28],NA,No access required.,RO,0b1
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[27:13],Reserved,Reserved,RO,-
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[11],AV,Address syndrome.,RO,0b1
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[10],PN,Poison flag,RO,0b1
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[9],ER,Error reported flag,RO,0b1
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[8],Reserved,Reserved,RO,-
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[7:6],CE,Corrected Error generation.,RO,0b01
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[5],DE,Deferred error generation.,RO,0b0
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[4:3],Reserved,Reserved,RO,-
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[1],Reserved,Reserved,RO,-
Table 8-810: por_mtu_errpfgf attributes,por_mtu_errpfgf,[0],OF,Overflow flag.,RO,0b1
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[63:32],Reserved,Reserved,RO,-
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[30:13],Reserved,Reserved,RO,-
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[11],AV,Address syndrome.,RW,0b0
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[10],PN,Poison flag,RW,0b0
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[9],ER,Error reported flag,RW,0b0
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[8],Reserved,Reserved,RO,-
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[5],DE,Deferred error generation.,RW,0b0
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[4:3],Reserved,Reserved,RO,-
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[1],Reserved,Reserved,RO,-
Table 8-811: por_mtu_errpfgctl attributes,por_mtu_errpfgctl,[0],OF,Overflow flag.,RW,0b0
Table 8-812: por_mtu_errpfgcdn attributes,por_mtu_errpfgcdn,[63:32],Reserved,Reserved,RO,-
Table 8-812: por_mtu_errpfgcdn attributes,por_mtu_errpfgcdn,[31:0],CDN,Countdown value,RW,0b0
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[63:55],Reserved,Reserved ‑,RO,-
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[54:53],CE,Corrected Error recording,RO,0b10
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[52],DE,Deferred Error recording,RO,0b0
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[51:50],Reserved,Reserved ‑,RO,-
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[48:32],Reserved,Reserved ‑,RO,-
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[31],FRX,Feature Register extension,RO,0b1
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[30:22],Reserved,Reserved ‑,RO,-
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[21:20],INJ,Fault Injection Extension,RO,0b01
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[19:18],CEO,Corrected Error overwrite,RO,0b00
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b00
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[15],RP,Repeat counter (valid only when por_mtu_errfr_NS.CEC == 0b100.),RO,0b1
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[14:12],CEC,Standard corrected error counter,RO,0b100
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b10
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[7:6],FI,Fault Handling Interrupt for Deferred and Uncorrected errors control,RO,0b10
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[3:2],Reserved,Reserved ‑,RO,-
Table 8-813: por_mtu_errfr_NS attributes,por_mtu_errfr_NS,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[63:11],Reserved,Reserved,RO,-
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_mtu_errfr_NS.DUI,RW,0b0
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[9],Reserved,Reserved,RO,-
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_mtu_errfr_NS.CFI,RW,0b0
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[3],FI,Enables fault handling interrupt for uncorrected errors as specified in por_mtu_errfr_NS.FI,RW,0b0
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_mtu_errfr_NS.UI,RW,0b0
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[1],Reserved,Reserved,RO,-
Table 8-814: por_mtu_errctlr_NS attributes,por_mtu_errctlr_NS,[0],ED,Enables error detection as specified in por_mtu_errfr_NS.ED,RW,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[31],AV,Address register valid,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[30],V,Status register valid,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[29],UE,Uncorrected errors,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[28],ER,Error Reported,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[26],MV,por_mtu_errmisc<01>_NS valid,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[25:24],CE,Corrected errors,W1C,0b00
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[23],DE,Deferred errors,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[22],PN,Poison,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[19:16],Reserved,Reserved,RO,-
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-815: por_mtu_errstatus_NS attributes,por_mtu_errstatus_NS,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-816: por_mtu_erraddr_NS attributes,por_mtu_erraddr_NS,[63],NS,Security status of transaction,RW,0b0
Table 8-816: por_mtu_erraddr_NS attributes,por_mtu_erraddr_NS,[62],SI,"{NSE,NS} valid",RW,0b0
Table 8-816: por_mtu_erraddr_NS attributes,por_mtu_erraddr_NS,[61:60],Reserved,Reserved,RO,-
Table 8-816: por_mtu_erraddr_NS attributes,por_mtu_erraddr_NS,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-816: por_mtu_erraddr_NS attributes,por_mtu_erraddr_NS,[58:52],Reserved,Reserved,RO,-
Table 8-816: por_mtu_erraddr_NS attributes,por_mtu_erraddr_NS,[51:0],ADDR,Transaction address for Data Request (Data PA). Same PA received from HN.,RW,0b0
Table 8-817: por_mtu_errmisc0_NS attributes,por_mtu_errmisc0_NS,[63],OFO,Corrected error counter overflow,RW,0b0
Table 8-817: por_mtu_errmisc0_NS attributes,por_mtu_errmisc0_NS,[62:48],CECO,Corrected ECC error count,RW,0b0
Table 8-817: por_mtu_errmisc0_NS attributes,por_mtu_errmisc0_NS,[47],OFR,Corrected error counter overflow,RW,0b0
Table 8-817: por_mtu_errmisc0_NS attributes,por_mtu_errmisc0_NS,[46:32],CECR,Corrected ECC error count,RW,0b0
Table 8-817: por_mtu_errmisc0_NS attributes,por_mtu_errmisc0_NS,[31:0],Reserved,Reserved,RO,-
Table 8-818: por_mtu_errmisc1_NS attributes,por_mtu_errmisc1_NS,[63:61],Reserved,Reserved ‑,RO,-
Table 8-818: por_mtu_errmisc1_NS attributes,por_mtu_errmisc1_NS,[60:48],ERRSET,TC set address for ECC Single bit error,RW,0b0
Table 8-818: por_mtu_errmisc1_NS attributes,por_mtu_errmisc1_NS,[47:18],Reserved,Reserved ‑,RO,-
Table 8-818: por_mtu_errmisc1_NS attributes,por_mtu_errmisc1_NS,[17:16],OPTYPE,"Error opcode type 0b00 Read Type (RD_NO_SNP, PrefetchTgt) 0b01 Write (WR_NO_SNP) 0b10 CMO, WR+CMO 0b11 Other op types",RW,0b00
Table 8-818: por_mtu_errmisc1_NS attributes,por_mtu_errmisc1_NS,[15:4],Reserved,Reserved ‑,RO,-
Table 8-818: por_mtu_errmisc1_NS attributes,por_mtu_errmisc1_NS,[3:0],ERRSRC,Error source 0b0001 Data single-bit ECC 0b0010 Data double-bit ECC 0b0011 Single-bit ECC overflow 0b0101 Control single-bit ECC 0b0110 Control double-bit ECC 0b1000 AXI AR Subordinate Error 0b1001 AXI AR Decode Error 0b1010 AXI AR Poison Error 0b1011 AXI AR Datachk Error 0b1100 AXI W Subordinate Error 0b1101 AXI W Decode Error 0b1110 PA out of range Error,RW,0b0000
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[63:30],Reserved,Reserved,RO,-
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[28],NA,No access required.,RO,0b1
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[27:13],Reserved,Reserved,RO,-
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[11],AV,Address syndrome.,RO,0b1
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[10],PN,Poison flag,RO,0b1
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[9],ER,Error reported flag,RO,0b1
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[8],Reserved,Reserved,RO,-
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[7:6],CE,Corrected Error generation.,RO,0b01
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[5],DE,Deferred error generation.,RO,0b0
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[4:3],Reserved,Reserved,RO,-
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[1],Reserved,Reserved,RO,-
Table 8-819: por_mtu_errpfgf_NS attributes,por_mtu_errpfgf_NS,[0],OF,Overflow flag.,RO,0b1
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[63:32],Reserved,Reserved,RO,-
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[30:13],Reserved,Reserved,RO,-
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[11],AV,Address syndrome.,RW,0b0
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[10],PN,Poison flag,RW,0b0
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[9],ER,Error reported flag,RW,0b0
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[8],Reserved,Reserved,RO,-
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[5],DE,Deferred error generation.,RW,0b0
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[4:3],Reserved,Reserved,RO,-
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[1],Reserved,Reserved,RO,-
Table 8-820: por_mtu_errpfgctl_NS attributes,por_mtu_errpfgctl_NS,[0],OF,Overflow flag.,RW,0b0
Table 8-821: por_mtu_errpfgcdn_NS attributes,por_mtu_errpfgcdn_NS,[63:32],Reserved,Reserved,RO,-
Table 8-821: por_mtu_errpfgcdn_NS attributes,por_mtu_errpfgcdn_NS,[31:0],CDN,Countdown value,RW,0b0
Table 8-822: por_mtu_errcapctl attributes,por_mtu_errcapctl,[63:2],Reserved,Reserved,RO,-
Table 8-822: por_mtu_errcapctl attributes,por_mtu_errcapctl,[1],secure_capture_control,Secure Capture Control 0b0 Transaction with secure PAS captured in root error record 0b1 Transaction with secure PAS captured in non-secure error record,RW,0b0
Table 8-822: por_mtu_errcapctl attributes,por_mtu_errcapctl,[0],realm_capture_control,Realm Capture Control 0b0 Transaction with realm PAS captured in root error record 0b1 Transaction with realm PAS captured in non-secure error record,RW,0b0
Table 8-823: por_mtu_errgsr attributes,por_mtu_errgsr,[63:2],Reserved,Reserved,RO,-
Table 8-823: por_mtu_errgsr attributes,por_mtu_errgsr,[1:0],status,Read-only copy of ERR<n>STATUS.V,RO,0b0
Table 8-824: por_mtu_erriidr attributes,por_mtu_erriidr,[63:32],Reserved,Reserved,RO,-
Table 8-824: por_mtu_erriidr attributes,por_mtu_erriidr,[31:20],productID,Product Part number,RO,0x0
Table 8-824: por_mtu_erriidr attributes,por_mtu_erriidr,[19:16],variant,Component major revision,RO,0x0
Table 8-824: por_mtu_erriidr attributes,por_mtu_erriidr,[15:12],revision,Component minor revision,RO,0x0
Table 8-824: por_mtu_erriidr attributes,por_mtu_erriidr,[11:8],implementer_h,Implementer[10:7],RO,0x4
Table 8-824: por_mtu_erriidr attributes,por_mtu_erriidr,[7],Reserved,Reserved,RO,-
Table 8-824: por_mtu_erriidr attributes,por_mtu_erriidr,[6:0],implementer_l,Implementer[6:0],RO,0x3B
Table 8-825: por_mtu_errdevaff attributes,por_mtu_errdevaff,[63:0],devaff,Device affinity register,RO,0b0
Table 8-826: por_mtu_errdevarch attributes,por_mtu_errdevarch,[63:53],architect,Architect,RO,0x23B
Table 8-826: por_mtu_errdevarch attributes,por_mtu_errdevarch,[52],present,Present,RO,0b1
Table 8-826: por_mtu_errdevarch attributes,por_mtu_errdevarch,[51:48],archrevision,Architecture revision,RO,0b1
Table 8-826: por_mtu_errdevarch attributes,por_mtu_errdevarch,[47:44],archver,Architecture Version,RO,0x0
Table 8-826: por_mtu_errdevarch attributes,por_mtu_errdevarch,[43:32],archpart,Architecture Part,RO,0xA00
Table 8-826: por_mtu_errdevarch attributes,por_mtu_errdevarch,[31:0],Reserved,Reserved ‑,RO,-
Table 8-827: por_mtu_errdevid attributes,por_mtu_errdevid,[63:16],Reserved,Reserved,RO,-
Table 8-827: por_mtu_errdevid attributes,por_mtu_errdevid,[15:0],num,Number of error records,RO,0x2
Table 8-828: por_mtu_errpidr45 attributes,por_mtu_errpidr45,[63:8],Reserved,Reserved,RO,-
Table 8-828: por_mtu_errpidr45 attributes,por_mtu_errpidr45,[7:4],size,Size of the RAS component. 0x0 means 4K block,RO,0x0
Table 8-828: por_mtu_errpidr45 attributes,por_mtu_errpidr45,[3:0],des_2,Designer bit[10:7],RO,0x4
Table 8-829: por_mtu_errpidr01 attributes,por_mtu_errpidr01,[63:40],Reserved,Reserved,RO,-
Table 8-829: por_mtu_errpidr01 attributes,por_mtu_errpidr01,[39:36],des_0,Designer bit[3:0],RO,0xb
Table 8-829: por_mtu_errpidr01 attributes,por_mtu_errpidr01,[35:32],part_1,Product ID Part 1,RO,0x0
Table 8-829: por_mtu_errpidr01 attributes,por_mtu_errpidr01,[31:8],Reserved,Reserved,RO,-
Table 8-829: por_mtu_errpidr01 attributes,por_mtu_errpidr01,[7:0],part_0,Product ID Part 0,RO,0x0
Table 8-830: por_mtu_errpidr23 attributes,por_mtu_errpidr23,[63:4],Reserved,Reserved,RO,-
Table 8-830: por_mtu_errpidr23 attributes,por_mtu_errpidr23,[3],jedec,JEDEC-assigned JEP106 implementer code is used.,RO,0b1
Table 8-830: por_mtu_errpidr23 attributes,por_mtu_errpidr23,[2:0],des_1,Designer bit[6:4],RO,0x3
Table 8-831: por_mtu_errcidr01 attributes,por_mtu_errcidr01,[63:40],Reserved,Reserved,RO,-
Table 8-831: por_mtu_errcidr01 attributes,por_mtu_errcidr01,[39:36],comp_class,Component Class,RO,0xF
Table 8-831: por_mtu_errcidr01 attributes,por_mtu_errcidr01,[35:32],prmbl_1,PRMBL_1,RO,0x0
Table 8-831: por_mtu_errcidr01 attributes,por_mtu_errcidr01,[31:8],Reserved,Reserved,RO,-
Table 8-831: por_mtu_errcidr01 attributes,por_mtu_errcidr01,[7:0],prmbl_0,PRMBL_0,RO,0xD
Table 8-832: por_mtu_errcidr23 attributes,por_mtu_errcidr23,[63:40],Reserved,Reserved,RO,-
Table 8-832: por_mtu_errcidr23 attributes,por_mtu_errcidr23,[39:32],prmbl_3,PRMBL_3,RO,0xB1
Table 8-832: por_mtu_errcidr23 attributes,por_mtu_errcidr23,[31:8],Reserved,Reserved,RO,-
Table 8-832: por_mtu_errcidr23 attributes,por_mtu_errcidr23,[7:0],prmbl_2,PRMBL_2,RO,0x5
Table 8-833: por_mtu_err_inj attributes,por_mtu_err_inj,[63:55],Reserved,Reserved,RO,-
Table 8-833: por_mtu_err_inj attributes,por_mtu_err_inj,[54],mtu_err_inj_addr_nse,Address NSE used to match for error injection,RW,0b0
Table 8-833: por_mtu_err_inj attributes,por_mtu_err_inj,[53],mtu_err_inj_addr_ns,Address NS used to match for error injection,RW,0b0
Table 8-833: por_mtu_err_inj attributes,por_mtu_err_inj,[52:1],mtu_err_inj_addr,Physical Address used to match for error injection,RW,0b0
Table 8-833: por_mtu_err_inj attributes,por_mtu_err_inj,[0],mtu_err_inj_en,Enables error injection and report,RW,0b0
Table 8-834: por_mtu_cfg_tc_dbgrd attributes,por_mtu_cfg_tc_dbgrd,[63:26],Reserved,Reserved,RO,-
Table 8-834: por_mtu_cfg_tc_dbgrd attributes,por_mtu_cfg_tc_dbgrd,[25:24],tc_access_component,Specifies TC Data/Control array debug read 0b01 TC data read 0b10 TC control read,WO,0b10
Table 8-834: por_mtu_cfg_tc_dbgrd attributes,por_mtu_cfg_tc_dbgrd,[23],Reserved,Reserved,RO,-
Table 8-834: por_mtu_cfg_tc_dbgrd attributes,por_mtu_cfg_tc_dbgrd,[22:20],tc_access_dw,64-bit chunk address for TC data debug read access,WO,0x0
Table 8-834: por_mtu_cfg_tc_dbgrd attributes,por_mtu_cfg_tc_dbgrd,[19:16],tc_access_way,Way address for TC debug read access,WO,0x0
Table 8-834: por_mtu_cfg_tc_dbgrd attributes,por_mtu_cfg_tc_dbgrd,[15:13],Reserved,Reserved,RO,-
Table 8-834: por_mtu_cfg_tc_dbgrd attributes,por_mtu_cfg_tc_dbgrd,[12:0],tc_access_set,Set address for TC debug read access,WO,0x0
Table 8-835: por_mtu_tc_cache_access_tc_ctl attributes,por_mtu_tc_cache_access_tc_ctl,[63:0],tc_cache_access_tc_control,TC Control debug read data,RO,0x0
Table 8-836: por_mtu_tc_cache_access_tc_data attributes,por_mtu_tc_cache_access_tc_data,[63:0],tc_cache_access_tc_data,TC data RAM debug read data,RO,0x0
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[29:24],pmu_event3_id,MTU PMU Event 3 select; see pmu_event0_id for encodings,RW,0b0
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[21:16],pmu_event2_id,MTU PMU Event 2 select; see pmu_event0_id for encodings,RW,0b0
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[13:8],pmu_event1_id,MTU PMU Event 1 select; see pmu_event0_id for encodings,RW,0b0
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 8-837: por_mtu_pmu_event_sel attributes,por_mtu_pmu_event_sel,[5:0],pmu_event0_id,MTU PMU Event 0 select,RW,0b0
Table 8-839: por_mxp_node_info attributes,por_mxp_node_info,[63:52],Reserved,Reserved ‑,RO,-
Table 8-839: por_mxp_node_info attributes,por_mxp_node_info,[51:48],num_device_port,Number of device ports attached to the MXP. Mesh config = (1x1)? Max. of 6 Device,RO,Configuration dependent
Table 8-839: por_mxp_node_info attributes,por_mxp_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-839: por_mxp_node_info attributes,por_mxp_node_info,[31:16],xy_id,"Identifies (X,Y) location of XP within the mesh NOTE The (X,Y) location is specified following the node ID format as defined in Node ID mapping section, with the bottom 3 bits, corresponding to port ID and device ID, set to 0. Bits 31:11 must always be set to 0. The range of bits representing the (X,Y) location varies for different node ID formats.",RO,0x0000
Table 8-839: por_mxp_node_info attributes,por_mxp_node_info,[15:0],node_type,CMN node type identifier,RO,0x0006
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[63:32],Reserved,Reserved ‑,RO,-
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[31:28],num_dcs_p#{index}_d3,Number of device credited slices connected to port #{index} device 3 dependent Allowed values 0-4,RO,Configuration dependent
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[27:24],num_dcs_p#{index}_d2,Number of device credited slices connected to port #{index} device 2 dependent Allowed values 0-4,RO,Configuration dependent
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[23:20],num_dcs_p#{index}_d1,Number of device credited slices connected to port #{index} device 1 dependent Allowed values 0-4,RO,Configuration dependent
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[19:16],num_dcs_p#{index}_d0,Number of device credited slices connected to port #{index} device 0 dependent Allowed values 0-4,RO,Configuration dependent
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[15:12],Reserved,Reserved ‑,RO,-
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[11:8],num_ccs_p#{index},Number of CAL credited slices connected to port #{index} dependent Allowed values 0-2,RO,Configuration dependent
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[7],cal_connected_p#{index},"When set, CAL is connected on port #{index} dependent Allowed values 0-1",RO,Configuration dependent
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[6],Reserved,Reserved ‑,RO,-
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[5:0],device_type_p#{index},Connected device type dependent 0b000000 Reserved 0b000001 RN-I 0b000010 RN-D 0b000011 Reserved 0b000100 RN-F_CHIB 0b000101 RN-F_CHIB_ESAM 0b001000 HN-T 0b001001 HN-I 0b001010 HN-D 0b001011 HN-P 0b001100 SN-F_CHIC 0b001101 SBSX 0b001110 HN-F 0b001111 SN-F_CHIE 0b010000 SN-F_CHID 0b010001 CXHA 0b010010 CXRA,RO,Configuration dependent
Table 8-840: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[5:0],device_type_p#{index},Connected device type dependent 0b010100 RN-F_CHID 0b010101 RN-F_CHID_ESAM 0b010110 RN-F_CHIC 0b010111 RN-F_CHIC_ESAM 0b011000 RN-F_CHIE 0b011001 RN-F_CHIE_ESAM 0b011010 HN-S 0b011011 Reserved 0b011100 MTSX 0b011101 HN-V 0b011110 CCG 0b100000 RN-F_CHIF 0b100001 RN-F_CHIF_ESAM 0b100010 SN-F_CHIF 0b100100 RN-F_CHIG_ESAM 0b100101 SN-F_CHIG 0b100110 - 6’111111 Reserved,RO,Configuration dependent
Table 8-841: por_mxp_mesh_port_connect_info_east attributes,por_mxp_mesh_port_connect_info_east,[63:4],Reserved,Reserved ‑,RO,-
Table 8-841: por_mxp_mesh_port_connect_info_east attributes,por_mxp_mesh_port_connect_info_east,[3:0],num_mcs_east,Number of mesh credited slices connected to East port dependent Allowed values 0-4,RO,Configuration dependent
Table 8-842: por_mxp_mesh_port_connect_info_north attributes,por_mxp_mesh_port_connect_info_north,[63:4],Reserved,Reserved ‑,RO,-
Table 8-842: por_mxp_mesh_port_connect_info_north attributes,por_mxp_mesh_port_connect_info_north,[3:0],num_mcs_north,Number of mesh credited slices connected to North port dependent Allowed values 0-4,RO,Configuration dependent
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[63:60],Reserved,Reserved ‑,RO,-
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[59:48],ldid_info_p#{index}_d3,LDID value of the device connected to port P#{index}_D3 dependent,RO,Configuration dependent
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[47:44],Reserved,Reserved ‑,RO,-
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[43:32],ldid_info_p#{index}_d2,LDID value of the device connected to port P#{index}_D2 dependent,RO,Configuration dependent
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[31:28],Reserved,Reserved ‑,RO,-
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[27:16],ldid_info_p#{index}_d1,LDID value of the device connected to port P#{index}_D1 dependent,RO,Configuration dependent
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[15:12],Reserved,Reserved ‑,RO,-
Table 8-843: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[11:0],ldid_info_p#{index}_d0,LDID value of the device connected to port P#{index}_D0 dependent,RO,Configuration dependent
Table 8-844: por_mxp_child_info attributes,por_mxp_child_info,[63:32],Reserved,Reserved ‑,RO,-
Table 8-844: por_mxp_child_info attributes,por_mxp_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x100
Table 8-844: por_mxp_child_info attributes,por_mxp_child_info,[15:0],child_count,Number of child nodes; used in discovery process dependent,RO,Configuration dependent
Table 8-845: por_mxp_child_pointer_0-31 attributes,por_mxp_child_pointer_0-31,[63:32],Reserved,Reserved,RO,-
Table 8-845: por_mxp_child_pointer_0-31 attributes,por_mxp_child_pointer_0-31,[31:0],relative_address_#{index},"Bit[31] External or internal child node 0b1 Indicates this child pointer points to a configuration node that is external to CMN 0b0 Indicates this child pointer points to a configuration node that is internal to CMN Bits[30] Child node owned by an isolated device. see por_mxp_device_port_disable 0b1 Indicates this child points is isolated. Thus, the child node cannot be read or accessed. 0b0 Indicates this child points is not isolated. Thus, the child node is: Bits[29:0] Child node address offset relative to PERIPHBASE",RO,0b0
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[63:58],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[57:48],dmc_logicalid_base_p#{index},DMC AXIU interfaces logical ID base at this port (0 or 1) dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[47],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[46:44],dmc_num_p#{index},Total number of SN-F AXIU interfaces at this port (0 to 4) dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[43:42],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[41:32],dsu_logicalid_base_p#{index},DSU AXIU interfaces logical ID base at this port (0 or 1) dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[31],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[30:28],dsu_num_p#{index},Total number of RN-F AXIU interfaces at this port (0 to 4) dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[27:26],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[25:16],a4s_logicalid_base_p#{index},AXI4Stream interfaces logical ID base at this port (0 or 1) dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[15],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[14:11],a4s_num_p#{index},Total number of RN-F AXI4Stream interfaces at this port (0 to 4) dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[10:8],rxbuf_num_entries_p#{index},Number of input buffers at this port (2 to 4) dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[7],ext_sam_en_p#{index},ESAM enable dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[6],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[5],datacheck_en_p#{index},Datacheck enable dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[4],poison_en_p#{index},Poison enable dependent,RO,Configuration dependent
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[3],Reserved,Reserved ‑,RO,-
Table 8-846: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[2:0],num_dev_p#{index},Number of devices connected to this port (0 to 4) dependent,RO,Configuration dependent
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[63:15],Reserved,Reserved ‑,RO,-
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[14:12],dat_vc_num_p#{index},Number of replicated channels on DAT VC at this port dependent,RO,Configuration dependent
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[11],Reserved,Reserved ‑,RO,-
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[10:8],snp_vc_num_p#{index},Number of replicated channels on SNP VC at this port dependent,RO,Configuration dependent
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[7],Reserved,Reserved ‑,RO,-
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[6:4],rsp_vc_num_p#{index},Number of replicated channels on RSP VC at this port dependent,RO,Configuration dependent
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[3],Reserved,Reserved ‑,RO,-
Table 8-847: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[2:0],req_vc_num_p#{index},Number of replicated channels on REQ VC at this port dependent,RO,Configuration dependent
Table 8-848: por_dtm_unit_info attributes,por_dtm_unit_info,[63:2],Reserved,Reserved ‑,RO,-
Table 8-848: por_dtm_unit_info attributes,por_dtm_unit_info,[1:0],dtc_domain,DTC domain number associated with this DTM dependent,RO,Configuration dependent
Table 8-849: por_dtm_unit_info_dt1-3 attributes,por_dtm_unit_info_dt1-3,[63:2],Reserved,Reserved ‑,RO,-
Table 8-849: por_dtm_unit_info_dt1-3 attributes,por_dtm_unit_info_dt1-3,[1:0],dtc_domain,DTC domain number associated with this DTM dependent,RO,Configuration dependent
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[63:9],Reserved,Reserved,RO,-
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[8],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[7],ras_secure_access_override,Allow Secure override of the to RAS registers,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[6],pa2setaddr_ctl,Allows Secure override of the PA to SETADDR control registers,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[5],ldid_override_ctl,Allows Secure override of the LDID override registers,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[4],xy_override_ctl,Allows Secure override of the XY override registers,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[3],multi_mesh_ctl,Allows Secure override of the Multi Mesh control registers,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[2],mpam_ctrl,Allows Secure override of the CHI port MPAM override registers,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[1],syscoreq_ctl,Allows Secure override of the syscoreq_ctl registers,RW,0b0
Table 8-850: por_mxp_scr attributes,por_mxp_scr,[0],qos,Allows Secure override of the QoS registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[63:9],Reserved,Reserved,RO,-
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[8],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[7],ras_secure_access_override,Allows Root override of the RAS registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[6],pa2setaddr_ctl,Allows Root override of the PA to SETADDR control registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[5],ldid_override_ctl,Allows Root override of the LDID override registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[4],xy_override_ctl,Allows Root override of the XY override registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[3],multi_mesh_ctl,Allows Root override of the Multi Mesh control registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[2],mpam_ctrl,Allows Root override of the CHI port MPAM override registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[1],syscoreq_ctl,Allows Root override of the syscoreq_ctl registers,RW,0b0
Table 8-851: por_mxp_rcr attributes,por_mxp_rcr,[0],qos,Allows Root override of the QoS registers,RW,0b0
Table 8-852: por_mxp_aux_ctl attributes,por_mxp_aux_ctl,[63:1],Reserved,Reserved,RO,-
Table 8-852: por_mxp_aux_ctl attributes,por_mxp_aux_ctl,[0],clkgate_disable,Disables clock gating when set,RW,0b0
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[63:42],Reserved,Reserved,RO,-
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[41:40],p5_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 0x0 Enable channel mapping based on TGTID scheme 0x1 Enable channel mapping based on dynamic credit availability scheme 0x2 Enable channel mapping based on direct connect scheme 0x3 Reserved,RW,0b0
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[39:34],Reserved,Reserved,RO,-
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[33:32],p4_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 0x0 Enable channel mapping based on TGTID scheme 0x1 Enable channel mapping based on dynamic credit availability scheme 0x2 Enable channel mapping based on direct connect scheme 0x3 Reserved,RW,0b0
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[31:26],Reserved,Reserved,RO,-
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[25:24],p3_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 0x0 Enable channel mapping based on TGTID scheme 0x1 Enable channel mapping based on dynamic credit availability scheme 0x2 Enable channel mapping based on direct connect scheme 0x3 Reserved,RW,0b0
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[23:18],Reserved,Reserved,RO,-
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[17:16],p2_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 0x0 Enable channel mapping based on TGTID scheme 0x1 Enable channel mapping based on dynamic credit availability scheme 0x2 Enable channel mapping based on direct connect scheme 0x3 Reserved,RW,0b0
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[15:10],Reserved,Reserved,RO,-
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[9:8],p1_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 0x0 Enable channel mapping based on TGTID scheme 0x1 Enable channel mapping based on dynamic credit availability scheme 0x2 Enable channel mapping based on direct connect scheme 0x3 Reserved,RW,0b0
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[7:2],Reserved,Reserved,RO,-
Table 8-853: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[1:0],p0_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 0x0 Enable channel mapping based on TGTID scheme 0x1 Enable channel mapping based on dynamic credit availability scheme 0x2 Enable channel mapping based on direct connect scheme 0x3 Reserved,RW,0b0
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[63:25],Reserved,Reserved,RO,-
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[24],p#{index}_req_mpam_perfmongroup,MPAM.PerfMonGroup sub-field that overrides the REQ channel MPAM.PerfMonGroup when p#{index}_req_mpam_override_enable is set,RW,0b0
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[23:20],Reserved,Reserved,RO,-
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[19:8],p#{index}_req_mpam_partid,MPAM.PartID sub-field that overrides the REQ channel MPAM.PartID when p#{index}_req_mpam_override_enable is set,RW,0b0
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[7:6],Reserved,Reserved,RO,-
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[5],p#{index}_req_mpam_nse,MPAM.NSE sub-field that overrides the REQ channel MPAM.NSE when p#{index}_req_mpam_override_enable is set,RW,0b0
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[4],p#{index}_req_mpam_ns,MPAM.NS sub-field that overrides the REQ channel MPAM.NS when p#{index}_req_mpam_override_enable is set,RW,0b0
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[3:1],Reserved,Reserved,RO,-
Table 8-854: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[0],p#{index}_req_mpam_override_enable,P#{index} DEV MPAM Override Enable on REQ Channel: 1 - Drive the MPAM fields on REQ channel with the values from this register 0 - Override of MPAM fields in REQ channel is disabled,RW,0b0
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[63],p#{index}_req_ldid_override_enable,P#{index} DEV LDID Override Enable on REQ Channel: 1 - Drive the LDID fields on REQ channel with the values from this register 0 - Override of LDID fields in REQ channel is disabled,RW,0b0
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[62:60],Reserved,Reserved,RO,-
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[59:48],p#{index}_d3_req_ldid_field,LDID value that overrides the P#{index}_D3 REQ channel LDID field when p#{index}_req_ldid_override_enable is set,RW,0b0
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[47:44],Reserved,Reserved,RO,-
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[43:32],p#{index}_d2_req_ldid_field,LDID value that overrides the P#{index}_D2 REQ channel LDID field when p#{index}_req_ldid_override_enable is set,RW,0b0
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[31:28],Reserved,Reserved,RO,-
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[27:16],p#{index}_d1_req_ldid_field,LDID value that overrides the P#{index}_D1 REQ channel LDID field when p#{index}_req_ldid_override_enable is set,RW,0b0
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[15:12],Reserved,Reserved,RO,-
Table 8-855: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[11:0],p#{index}_d0_req_ldid_field,LDID value that overrides the P#{index}_D0 REQ channel LDID field when p#{index}_req_ldid_override_enable is set,RW,0b0
Table 8-856: por_mxp_device_port_disable attributes,por_mxp_device_port_disable,[63:24],Reserved,Reserved ‑,RO,-
Table 8-856: por_mxp_device_port_disable attributes,por_mxp_device_port_disable,[23:20],p5_device_disable,Port 5 device disabled 0b0001 Disable device 0 0b0010 Disable device 1 0b0100 Disable device 2 0b1000 Disable device 3,RW,0b1111
Table 8-856: por_mxp_device_port_disable attributes,por_mxp_device_port_disable,[19:16],p4_device_disable,Port 4 device disabled 0b0001 Disable device 0 0b0010 Disable device 1 0b0100 Disable device 2 0b1000 Disable device 3,RW,0b1111
Table 8-856: por_mxp_device_port_disable attributes,por_mxp_device_port_disable,[15:12],p3_device_disable,Port 3 device disabled 0b0001 Disable device 0 0b0010 Disable device 1 0b0100 Disable device 2 0b1000 Disable device 3,RW,0b1111
Table 8-856: por_mxp_device_port_disable attributes,por_mxp_device_port_disable,[11:8],p2_device_disable,Port 2 device disabled 0b0001 Disable device 0 0b0010 Disable device 1 0b0100 Disable device 2 0b1000 Disable device 3,RW,0b1111
Table 8-856: por_mxp_device_port_disable attributes,por_mxp_device_port_disable,[7:4],p1_device_disable,Port 1 device disabled 0b0001 Disable device 0 0b0010 Disable device 1 0b0100 Disable device 2 0b1000 Disable device 3,RW,0b1111
Table 8-856: por_mxp_device_port_disable attributes,por_mxp_device_port_disable,[3:0],p0_device_disable,Port 0 device disabled 0b0001 Disable device 0 0b0010 Disable device 1 0b0100 Disable device 2 0b1000 Disable device 3,RW,0b1111
Table 8-857: por_mxp_cfg_ctl attributes,por_mxp_cfg_ctl,[63:3],Reserved,Reserved,RO,-
Table 8-857: por_mxp_cfg_ctl attributes,por_mxp_cfg_ctl,[2],e2e_err_disable,Disable FUSA IFC ERR generation in MXP,RW,0b0
Table 8-857: por_mxp_cfg_ctl attributes,por_mxp_cfg_ctl,[1],ifc_err_disable,Disable FUSA IFC ERR generation in MXP,RW,0b0
Table 8-857: por_mxp_cfg_ctl attributes,por_mxp_cfg_ctl,[0],dsa_en,"Enables Direct Subordinate Access feature to SBSX/MTSX. Requires POR_DSA_EN_PARAM to be set, otherwise this config bit has no effect.",RW,0b0
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[63:20],Reserved,Reserved ‑,RO,-
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[19:16],p#{index}_qos_override,QoS override value for port #{index},RW,0b0000
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[15:7],Reserved,Reserved ‑,RO,-
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[6],p#{index}_pqv_mode,Configures the QoS regulator mode during period mode 0b0 Normal mode; QoS value is stable when the manager is idle 0b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle,RW,0b0
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[5],Reserved,Reserved ‑,RO,-
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[4],p#{index}_reg_mode,Configures the QoS regulator mode 0b0 Latency mode 0b1 Period mode; used for bandwidth regulation,RW,0b0
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[3],Reserved,Reserved ‑,RO,-
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[2],p#{index}_qos_override_en,"Enables port #{index} QoS override; when set, allows QoS value on inbound transactions to be overridden",RW,0b0
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[1],Reserved,Reserved ‑,RO,-
Table 8-858: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[0],p#{index}_lat_en,Enables port #{index} QoS regulation when set,RW,0b0
Table 8-859: por_mxp_p0-5_qos_lat_tgt attributes,por_mxp_p0-5_qos_lat_tgt,[63:12],Reserved,Reserved ‑,RO,-
Table 8-859: por_mxp_p0-5_qos_lat_tgt attributes,por_mxp_p0-5_qos_lat_tgt,[11:0],p#{index}_lat_tgt,Port #{index} transaction target latency/period; a value of 0 corresponds to no regulation,RW,0x000
Table 8-860: por_mxp_p0-5_qos_lat_scale attributes,por_mxp_p0-5_qos_lat_scale,[63:3],Reserved,Reserved,RO,-
Table 8-860: por_mxp_p0-5_qos_lat_scale attributes,por_mxp_p0-5_qos_lat_scale,[2:0],p#{index}_lat_scale,Port 0 QoS scale factor 0b000 2^(-3) 0b001 2^(-4) 0b010 2^(-5) 0b011 2^(-6) 0b100 2^(-7) 0b101 2^(-8) 0b110 2^(-9) 0b111 2^(-10),RW,0x0
Table 8-861: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[63:12],Reserved,Reserved,RO,-
Table 8-861: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[11:8],p#{index}_lat_max_qos,Port #{index} QoS maximum value,RW,0x0
Table 8-861: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[7:4],Reserved,Reserved,RO,-
Table 8-861: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[3:0],p#{index}_lat_min_qos,Port #{index} QoS minimum value,RW,0x0
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[63:57],Reserved,Reserved,RO,-
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[56:48],pmu_event3_id,XP PMU Event 3 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[47:41],Reserved,Reserved,RO,-
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[40:32],pmu_event2_id,XP PMU Event 2 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[31:25],Reserved,Reserved,RO,-
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[24:16],pmu_event1_id,XP PMU Event 1 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[15:9],Reserved,Reserved,RO,-
Table 8-862: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[8:0],pmu_event0_id,XP PMU Event 0 ID Bits,RW,0b0
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[63:55],Reserved,Reserved ‑,RO,-
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[52],DE,Deferred Error recording,RO,0b1
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[51:50],Reserved,Reserved ‑,RO,-
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[48:32],Reserved,Reserved ‑,RO,-
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[31],FRX,Feature Register extension.,RO,0b1
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[30:22],Reserved,Reserved ‑,RO,-
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b10
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[15],RP,Repeat counter (valid only when por_mxp_errfr.CEC != 0b000.),RO,0b0
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[14:12],CEC,Standard corrected error counter,RO,0b000
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b00
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[3:2],Reserved,Reserved ‑,RO,-
Table 8-863: por_mxp_errfr attributes,por_mxp_errfr,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[63:11],Reserved,Reserved,RO,-
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_mxp_errfr.DUI,RW,0b0
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[9],Reserved,Reserved,RO,-
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_mxp_errfr.CFI,RW,0b0
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[7:4],Reserved,Reserved,RO,-
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in por_mxp_errfr.FI,RW,0b0
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_mxp_errfr.UI,RW,0b0
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[1],Reserved,Reserved,RO,-
Table 8-864: por_mxp_errctlr attributes,por_mxp_errctlr,[0],ED,Enables error detection as specified in por_mxp_errfr.ED,RW,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[63:32],Reserved,Reserved,RO,-
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the",W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not",W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the",W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[28],ER,Error Reported,W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear,W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[26],MV,"por_mxp_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the",W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[25:24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same",W1C,0b00
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same",W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[22],PN,Poison,W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[19:16],Reserved,Reserved,RO,-
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[15:8],IERR,Implementation-defined primary error code. bit,W1C,0b0
Table 8-865: por_mxp_errstatus attributes,por_mxp_errstatus,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-866: por_mxp_erraddr attributes,por_mxp_erraddr,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-866: por_mxp_erraddr attributes,por_mxp_erraddr,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-866: por_mxp_erraddr attributes,por_mxp_erraddr,[61:60],Reserved,Reserved,RO,-
Table 8-866: por_mxp_erraddr attributes,por_mxp_erraddr,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-866: por_mxp_erraddr attributes,por_mxp_erraddr,[58:52],Reserved,Reserved,RO,-
Table 8-866: por_mxp_erraddr attributes,por_mxp_erraddr,[51:0],ADDR,Transaction address,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[63],TLPMSG,Error flit TLPMSG Status,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[62:59],Reserved,Reserved,RO,-
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[58:48],TGTID,Error flit target ID,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[47:39],Reserved,Reserved,RO,-
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[38:36],FUSA_ERR_DEV,FUSA error device,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[35],Reserved,Reserved,RO,-
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[34:32],FUSA_ERR_PORT,FUSA error port,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[31:23],Reserved,Reserved,RO,-
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[22:16],OPCODE,Error flit opcode,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[15:5],SRCID,Error flit source ID,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[4:0],ERRSRC,"Error source for Mesh With 8 ports Bit[3:2]: Transaction type 0b00 REQ 0b01 RSP 0b10 SNP 0b11 DAT Bits[4,1:0]: Port 0b000 Port 0 0b001 Port 1 0b010 Port 2 0b011 Port 3 0b100 Port 4 0b101 Port 5 0b110 Port 6 0b111 Port 7",RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[4:0],ERRSRC,Error source for Mesh With Replicated Channels Bits[4:2]: Transaction type 0b000 REQ 0b001 RSP 0b010 SNP 0b011 DAT 0b100 REQ2 0b101 RSP2 0b110 SNP2 0b111 DAT2 Bit[1:0]: Port 0b00 Port 0 0b01 Port 1 0b10 Port 2 0b11 Port 3,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[4:0],ERRSRC,Error source for Mesh Without Replicated Channels Bits[4:2]: Transaction type 0b000 REQ 0b001 RSP 0b010 SNP 0b011 DAT 0b100 Reserved 0b101 Reserved 0b110 Reserved 0b111 Reserved Bit[1:0]: Port 0b00 Port 0 0b01 Port 1 0b10 Port 2 0b11 Port 3,RW,0b0
Table 8-867: por_mxp_errmisc1 attributes,por_mxp_errmisc1,[4:0],ERRSRC,Error source for Mesh With Single MXP (1x1 Mesh) Bits [4:3]: Transaction type 0b00 REQ 0b01 RSP 0b10 SNP 0b11 DAT Bits[2:0]: Port 0b000 Port 0 0b001 Port 1 0b010 Port 2 0b011 Port 3 0b100 Port 4 0b101 Port 5,RW,0b0
Table 8-868: por_mxp_p0-5_byte_par_err_inj attributes,por_mxp_p0-5_byte_par_err_inj,[63:5],Reserved,Reserved,RO,-
Table 8-868: por_mxp_p0-5_byte_par_err_inj attributes,por_mxp_p0-5_byte_par_err_inj,[4:0],p#{index}_byte_parity_err_inj,"Specifies a byte lane; once this register is written, a byte parity error is injected in the specified byte lane on the next DAT flit upload NOTE Only applicable if an RN-F is attached to port #{index}. Byte parity error is only injected if the RN-F is configured to not support Datacheck.",WO,0x00
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[63:30],Reserved,Reserved,RO,-
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[28],NA,No access required.,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[27:13],Reserved,Reserved,RO,-
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[11],AV,Address syndrome.,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[10],PN,Poison flag,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[9],ER,Error reported flag,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[8],Reserved,Reserved,RO,-
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[7:6],CE,Corrected Error generation.,RO,0b00
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[5],DE,Deferred error generation.,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[4:3],Reserved,Reserved,RO,-
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[1],Reserved,Reserved,RO,-
Table 8-869: por_mxp_errpfgf attributes,por_mxp_errpfgf,[0],OF,Overflow flag.,RO,0b1
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[63:32],Reserved,Reserved,RO,-
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[30:13],Reserved,Reserved,RO,-
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[11],AV,Address syndrome.,RW,0b0
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[10],PN,Poison flag,RW,0b0
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[9],ER,Error reported flag,RW,0b0
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[8],Reserved,Reserved,RO,-
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[5],DE,Deferred error generation.,RW,0b0
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[4:3],Reserved,Reserved,RO,-
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[1],Reserved,Reserved,RO,-
Table 8-870: por_mxp_errpfgctl attributes,por_mxp_errpfgctl,[0],OF,Overflow flag.,RW,0b0
Table 8-871: por_mxp_errpfgcdn attributes,por_mxp_errpfgcdn,[63:32],Reserved,Reserved,RO,-
Table 8-871: por_mxp_errpfgcdn attributes,por_mxp_errpfgcdn,[31:0],CDN,Countdown value,RW,0b0
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[63:55],Reserved,Reserved ‑,RO,-
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[52],DE,Deferred Error recording,RO,0b1
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[51:50],Reserved,Reserved ‑,RO,-
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[48:32],Reserved,Reserved ‑,RO,-
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[31],FRX,Feature Register extension.,RO,0b1
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[30:22],Reserved,Reserved ‑,RO,-
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b10
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[15],RP,Repeat counter (valid only when por_mxp_errfr_NS.CEC != 0b000.),RO,0b0
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[14:12],CEC,Standard corrected error counter,RO,0b000
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b00
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[3:2],Reserved,Reserved ‑,RO,-
Table 8-872: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[63:11],Reserved,Reserved,RO,-
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_mxp_errfr_NS.DUI,RW,0b0
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[9],Reserved,Reserved,RO,-
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_mxp_errfr_NS.CFI,RW,0b0
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in por_mxp_errfr_NS.FI,RW,0b0
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_mxp_errfr_NS.UI,RW,0b0
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[1],Reserved,Reserved,RO,-
Table 8-873: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[0],ED,Enables error detection as specified in por_mxp_errfr_NS.ED,RW,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the",W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not",W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the",W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[28],ER,Error Reported,W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear,W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[26],MV,"por_mxp_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and",W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[25:24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same",W1C,0b00
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same",W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[22],PN,Poison,W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[19:16],Reserved,Reserved,RO,-
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-874: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-875: por_mxp_erraddr_NS attributes,por_mxp_erraddr_NS,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-875: por_mxp_erraddr_NS attributes,por_mxp_erraddr_NS,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-875: por_mxp_erraddr_NS attributes,por_mxp_erraddr_NS,[61:60],Reserved,Reserved,RO,-
Table 8-875: por_mxp_erraddr_NS attributes,por_mxp_erraddr_NS,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-875: por_mxp_erraddr_NS attributes,por_mxp_erraddr_NS,[58:52],Reserved,Reserved,RO,-
Table 8-875: por_mxp_erraddr_NS attributes,por_mxp_erraddr_NS,[51:0],ADDR,Transaction address,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[63],TLPMSG,Error flit TLPMSG Status,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[62:59],Reserved,Reserved,RO,-
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[58:48],TGTID,Error flit target ID,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[47:23],Reserved,Reserved,RO,-
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[22:16],OPCODE,Error flit opcode,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[15:5],SRCID,Error flit source ID,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[4:0],ERRSRC,Error source for Mesh With 8 ports Bit[3:2]: Transaction type,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[4:0],ERRSRC,Error source for Mesh With Replicated Channels Bits[4:2]: Transaction type,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[4:0],ERRSRC,Error source for Mesh Without Replicated Channels Bits[4:2]: Transaction type,RW,0b0
Table 8-876: por_mxp_errmisc1_NS attributes,por_mxp_errmisc1_NS,[4:0],ERRSRC,Error source for Mesh With Single MXP (1x1 Mesh) Bits [4:3]: Transaction type,RW,0b0
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[63:30],Reserved,Reserved,RO,-
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[28],NA,No access required.,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[27:13],Reserved,Reserved,RO,-
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[11],AV,Address syndrome.,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[10],PN,Poison flag,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[9],ER,Error reported flag,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[8],Reserved,Reserved,RO,-
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[7:6],CE,Corrected Error generation.,RO,0b00
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[5],DE,Deferred error generation.,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[4:3],Reserved,Reserved,RO,-
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[1],Reserved,Reserved,RO,-
Table 8-877: por_mxp_errpfgf_NS attributes,por_mxp_errpfgf_NS,[0],OF,Overflow flag.,RO,0b1
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[63:32],Reserved,Reserved,RO,-
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[30:13],Reserved,Reserved,RO,-
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[11],AV,Address syndrome.,RW,0b0
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[10],PN,Poison flag,RW,0b0
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[9],ER,Error reported flag,RW,0b0
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[8],Reserved,Reserved,RO,-
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[5],DE,Deferred error generation.,RW,0b0
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[4:3],Reserved,Reserved,RO,-
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[1],Reserved,Reserved,RO,-
Table 8-878: por_mxp_errpfgctl_NS attributes,por_mxp_errpfgctl_NS,[0],OF,Overflow flag.,RW,0b0
Table 8-879: por_mxp_errpfgcdn_NS attributes,por_mxp_errpfgcdn_NS,[63:32],Reserved,Reserved,RO,-
Table 8-879: por_mxp_errpfgcdn_NS attributes,por_mxp_errpfgcdn_NS,[31:0],CDN,Countdown value,RW,0b0
Table 8-880: por_mxp_errcapctl attributes,por_mxp_errcapctl,[63:2],Reserved,Reserved,RO,-
Table 8-880: por_mxp_errcapctl attributes,por_mxp_errcapctl,[1],secure_capture_control,Secure Capture Control 0b0 Transaction with secure PAS captured in root error record 0b1 Transaction with secure PAS captured in non-secure error record,RW,0b0
Table 8-880: por_mxp_errcapctl attributes,por_mxp_errcapctl,[0],realm_capture_control,Realm Capture Control 0b0 Transaction with realm PAS captured in root error record 0b1 Transaction with realm PAS captured in non-secure error record,RW,0b0
Table 8-881: por_mxp_errgsr attributes,por_mxp_errgsr,[63:2],Reserved,Reserved,RO,-
Table 8-881: por_mxp_errgsr attributes,por_mxp_errgsr,[1:0],status,"Read-only copy of {ERR<n>STATUS_NS.V, ERR<n>STATUS.V}",RO,0b0
Table 8-882: por_mxp_erriidr attributes,por_mxp_erriidr,[63:32],Reserved,Reserved,RO,-
Table 8-882: por_mxp_erriidr attributes,por_mxp_erriidr,[31:20],productID,Product Part number,RO,0x0
Table 8-882: por_mxp_erriidr attributes,por_mxp_erriidr,[19:16],variant,Component major revision,RO,0x0
Table 8-882: por_mxp_erriidr attributes,por_mxp_erriidr,[15:12],revision,Component minor revision,RO,0x0
Table 8-882: por_mxp_erriidr attributes,por_mxp_erriidr,[11:8],implementer_h,Implementer[10:7],RO,0x4
Table 8-882: por_mxp_erriidr attributes,por_mxp_erriidr,[7],Reserved,Reserved,RO,-
Table 8-882: por_mxp_erriidr attributes,por_mxp_erriidr,[6:0],implementer_l,Implementer[6:0],RO,0x3B
Table 8-883: por_mxp_errdevaff attributes,por_mxp_errdevaff,[63:0],devaff,Device affinity register,RO,0b0
Table 8-884: por_mxp_errdevarch attributes,por_mxp_errdevarch,[63:53],architect,Architect,RO,0x23B
Table 8-884: por_mxp_errdevarch attributes,por_mxp_errdevarch,[52],present,Present,RO,0b1
Table 8-884: por_mxp_errdevarch attributes,por_mxp_errdevarch,[51:48],archrevision,Architecture revision,RO,0b1
Table 8-884: por_mxp_errdevarch attributes,por_mxp_errdevarch,[47:44],archver,Architecture Version,RO,0x0
Table 8-884: por_mxp_errdevarch attributes,por_mxp_errdevarch,[43:32],archpart,Architecture Part,RO,0xA00
Table 8-884: por_mxp_errdevarch attributes,por_mxp_errdevarch,[31:0],Reserved,Reserved ‑,RO,-
Table 8-885: por_mxp_errdevid attributes,por_mxp_errdevid,[63:16],Reserved,Reserved,RO,-
Table 8-885: por_mxp_errdevid attributes,por_mxp_errdevid,[15:0],num,Number of error records,RO,0x2
Table 8-886: por_mxp_errpidr45 attributes,por_mxp_errpidr45,[63:8],Reserved,Reserved,RO,-
Table 8-886: por_mxp_errpidr45 attributes,por_mxp_errpidr45,[7:4],size,Size of the RAS component. 0x0 means 4K block,RO,0x0
Table 8-886: por_mxp_errpidr45 attributes,por_mxp_errpidr45,[3:0],des_2,Designer bit[10:7],RO,0x4
Table 8-887: por_mxp_errpidr01 attributes,por_mxp_errpidr01,[63:40],Reserved,Reserved,RO,-
Table 8-887: por_mxp_errpidr01 attributes,por_mxp_errpidr01,[39:36],des_0,Designer bit[3:0],RO,0xb
Table 8-887: por_mxp_errpidr01 attributes,por_mxp_errpidr01,[35:32],part_1,Product ID Part 1,RO,0x0
Table 8-887: por_mxp_errpidr01 attributes,por_mxp_errpidr01,[31:8],Reserved,Reserved,RO,-
Table 8-887: por_mxp_errpidr01 attributes,por_mxp_errpidr01,[7:0],part_0,Product ID Part 0,RO,0x0
Table 8-888: por_mxp_errpidr23 attributes,por_mxp_errpidr23,[63:4],Reserved,Reserved,RO,-
Table 8-888: por_mxp_errpidr23 attributes,por_mxp_errpidr23,[3],jedec,JEDEC-assigned JEP106 implementer code is used.,RO,0b1
Table 8-888: por_mxp_errpidr23 attributes,por_mxp_errpidr23,[2:0],des_1,Designer bit[6:4],RO,0x3
Table 8-889: por_mxp_errcidr01 attributes,por_mxp_errcidr01,[63:40],Reserved,Reserved,RO,-
Table 8-889: por_mxp_errcidr01 attributes,por_mxp_errcidr01,[39:36],comp_class,Component Class,RO,0xF
Table 8-889: por_mxp_errcidr01 attributes,por_mxp_errcidr01,[35:32],prmbl_1,PRMBL_1,RO,0x0
Table 8-889: por_mxp_errcidr01 attributes,por_mxp_errcidr01,[31:8],Reserved,Reserved,RO,-
Table 8-889: por_mxp_errcidr01 attributes,por_mxp_errcidr01,[7:0],prmbl_0,PRMBL_0,RO,0xD
Table 8-890: por_mxp_errcidr23 attributes,por_mxp_errcidr23,[63:40],Reserved,Reserved,RO,-
Table 8-890: por_mxp_errcidr23 attributes,por_mxp_errcidr23,[39:32],prmbl_3,PRMBL_3,RO,0xB1
Table 8-890: por_mxp_errcidr23 attributes,por_mxp_errcidr23,[31:8],Reserved,Reserved,RO,-
Table 8-890: por_mxp_errcidr23 attributes,por_mxp_errcidr23,[7:0],prmbl_2,PRMBL_2,RO,0x5
Table 8-891: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[63:4],Reserved,Reserved,RO,-
Table 8-891: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[3],snpdvm_req_p#{index}_d3,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 3 on port #{index}",RW,0b0
Table 8-891: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[2],snpdvm_req_p#{index}_d2,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 2 on port #{index}",RW,0b0
Table 8-891: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[1],snpdvm_req_p#{index}_d1,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 1 on port #{index}",RW,0b0
Table 8-891: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[0],snpdvm_req_p#{index}_d0,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 0 on port #{index}",RW,0b0
Table 8-892: por_mxp_p0-7_syscoack_status attributes,por_mxp_p0-7_syscoack_status,[63:4],Reserved,Reserved,RO,-
Table 8-892: por_mxp_p0-7_syscoack_status attributes,por_mxp_p0-7_syscoack_status,[3],snpdvm_ack_p#{index}_d3,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 3 on port #{index}",RO,0b0
Table 8-892: por_mxp_p0-7_syscoack_status attributes,por_mxp_p0-7_syscoack_status,[2],snpdvm_ack_p#{index}_d2,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 2 on port #{index}",RO,0b0
Table 8-892: por_mxp_p0-7_syscoack_status attributes,por_mxp_p0-7_syscoack_status,[1],snpdvm_ack_p#{index}_d1,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 1 on port #{index}",RO,0b0
Table 8-892: por_mxp_p0-7_syscoack_status attributes,por_mxp_p0-7_syscoack_status,[0],snpdvm_ack_p#{index}_d0,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 0 on port #{index}",RO,0b0
Table 8-893: por_dtm_control attributes,por_dtm_control,[63:4],Reserved,Reserved,RO,-
Table 8-893: por_dtm_control attributes,por_dtm_control,[3],trace_no_atb,"When set, trace packet is not delivered out of ATB, and FIFO entry holds the first trace packet. NOTE if any MXP has this bit set, ATB protocol will not be functional.",RW,0b0
Table 8-893: por_dtm_control attributes,por_dtm_control,[2],sample_profile_enable,Enables sample profile function,RW,0b0
Table 8-893: por_dtm_control attributes,por_dtm_control,[1],trace_tag_enable,Watchpoint trace tag enable 0b1 Trace tag enabled 0b0 No trace tag,RW,0b0
Table 8-893: por_dtm_control attributes,por_dtm_control,[0],dtm_enable,"Enables debug watchpoint and PMU function; prior to writing this bit, all other DT configuration registers must be programmed; once this bit is set, other DT configuration registers must not be modified",RW,0b0
Table 8-894: por_dtm_fifo_entry_ready attributes,por_dtm_fifo_entry_ready,[63:4],Reserved,Reserved,RO,-
Table 8-894: por_dtm_fifo_entry_ready attributes,por_dtm_fifo_entry_ready,[3:0],ready,Indicates which DTM FIFO entries are ready; write a 1 to clear,W1C,0b0
Table 8-895: por_dtm_fifo_entry0-3_0 attributes,por_dtm_fifo_entry0-3_0,[63:0],fifo_data0,Entry data bit vector 63:0,RO,0b0
Table 8-896: por_dtm_fifo_entry0-3_1 attributes,por_dtm_fifo_entry0-3_1,[63:0],fifo_data1,Entry data bit vector 127:64,RO,0b0
Table 8-897: por_dtm_fifo_entry0-3_2 attributes,por_dtm_fifo_entry0-3_2,[63:0],fifo_data2,Entry data bit vector 191:128,RO,0b0
Table 8-898: por_dtm_fifo_entry0-3_3 attributes,por_dtm_fifo_entry0-3_3,[63:48],fifo_cycle_count,Entry cycle count bit vector 15:0,RO,0b0
Table 8-898: por_dtm_fifo_entry0-3_3 attributes,por_dtm_fifo_entry0-3_3,[47:0],fifo_data3,Entry data bit vector 239:192,RO,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[63:21],Reserved,Reserved ‑,RO,-
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[20:19],wp_chn_num,VC number index for replicated channels in specified SMXP,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[18:17],wp_dev_sel2,Upper bits for device port selection in specified SMXP,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[16],wp_dbgtrig_en,Enables watchpoint debug trigger packet generation,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[15],wp_ctrig_en,Enables watchpoint cross trigger packet generation,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[14],wp_cc_en,Enables inclusion of cycle count in watchpoint track packet generation,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[13:11],wp_pkt_type,Trace packet type 0b000 TXNID (up to X18) 0b001 TXNID + opcode (up to X9) 0b010 TXNID + opcode + source ID + target ID (up to X4) 0b011 Reserved 0b100 Control flit 0b101 DAT flit DATA [127:0] 0b110 DAT flit DATA [255:128] 0b111 Reserved,RW,0b000
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[10],wp_pkt_gen,Enables watchpoint trace packet generation,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[9],wp_combine,Enables combination of watchpoints #{index} and #{index+1},RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[8],wp_exclusive,Watchpoint mode 0b0 Regular mode 0b1 Exclusive mode,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[7:6],rsvdc_bsel,Byte select of RSVDC in trace packet 0x0 Select RSVDC[7:0] 0x1 Select RSVDC[15:8] 0x2 Select RSVDC[23:16] 0x3 Select RSVDC[31:24],RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[5:4],wp_grp,Watchpoint register format group 0x0 Select primary group 0x1 Select secondary group 0x2 Select tertiary group 0x3 Reserved,RW,0b0
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[3:1],wp_chn_sel,VC selection 0b000 Select REQ VC 0b001 Select RSP VC 0b010 Select SNP VC 0b011 Select DATA VC NOTE All other values are reserved.,RW,0b000
Table 8-899: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[0],wp_dev_sel,Device port selection in specified SMXP 0b0 Select device port 0 0b1 Select device port 1,RW,0b0
Table 8-900: por_dtm_wp0-3_val attributes,por_dtm_wp0-3_val,[63:0],val,Refer to DTM watchpoint section for details,RW,0b0
Table 8-901: por_dtm_wp0-3_mask attributes,por_dtm_wp0-3_mask,[63:0],mask,Refer to DTM watchpoint section for details,RW,0b0
Table 8-902: por_dtm_pmsicr attributes,por_dtm_pmsicr,[63:32],Reserved,Reserved,RO,-
Table 8-902: por_dtm_pmsicr attributes,por_dtm_pmsicr,[31:0],count,Current value of sample counter,RW,0b0
Table 8-903: por_dtm_pmsirr attributes,por_dtm_pmsirr,[63:32],Reserved,Reserved,RO,-
Table 8-903: por_dtm_pmsirr attributes,por_dtm_pmsirr,[31:8],interval,Sampling interval to be reloaded,RW,0b0
Table 8-903: por_dtm_pmsirr attributes,por_dtm_pmsirr,[7:0],Reserved,Reserved,RO,-
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[63:56],pmevcnt3_input_sel,Source to be counted in PMU counter 3; see pmevcnt0_input_sel for encodings,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[55:48],pmevcnt2_input_sel,Source to be counted in PMU counter 2; see pmevcnt0_input_sel for encodings,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[47:40],pmevcnt1_input_sel,Source to be counted in PMU counter 1; see pmevcnt0_input_sel for encodings,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,"Source to be counted in PMU counter 0 Port2, Port3, Port4 and Port5 encodings are applicable when (MXP_NUM_DEV_PORT_PARAM > 2 and MXP_MULTIPLE_DTM_EN_PARAM = 0) 0x00 Watchpoint 0 0x01 Watchpoint 1 0x02 Watchpoint 2 0x03 Watchpoint 3 0x04 XP PMU Event 0 0x05 XP PMU Event 1 0x06 XP PMU Event 2 0x07 XP PMU Event 3 0x10 Port 0 Device 0 PMU Event 0 0x11 Port 0 Device 0 PMU Event 1 0x12 Port 0 Device 0 PMU Event 2 0x13 Port 0 Device 0 PMU Event 3 0x14 Port 0 Device 1 PMU Event 0 0x15 Port 0 Device 1 PMU Event 1 0x16 Port 0 Device 1 PMU Event 2 0x17 Port 0 Device 1 PMU Event 3 0x18 Port 0 Device 2 PMU Event 0 0x19 Port 0 Device 2 PMU Event 1 0x1A Port 0 Device 2 PMU Event 2",RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,Source to be counted in PMU counter 0x1B Port 0 Device 2 PMU Event 3 0x1C Port 0 Device 3 PMU Event 0 0x1D Port 0 Device 3 PMU Event 1 0x1E Port 0 Device 3 PMU Event 2 0x1F Port 0 Device 3 PMU Event 3 0x20 Port 1 Device 0 PMU Event 0 0x21 Port 1 Device 0 PMU Event 1 0x22 Port 1 Device 0 PMU Event 2 0x23 Port 1 Device 0 PMU Event 3 0x24 Port 1 Device 1 PMU Event 0 0x25 Port 1 Device 1 PMU Event 1 0x26 Port 1 Device 1 PMU Event 2 0x27 Port 1 Device 1 PMU Event 3 0x28 Port 1 Device 2 PMU Event 0 0x29 Port 1 Device 2 PMU Event 1 0x2A Port 1 Device 2 PMU Event 2 0x2B Port 1 Device 2 PMU Event 3 0x2C Port 1 Device 3 PMU Event 0 0x2D Port 1 Device 3 PMU Event 1 0x2E Port 1 Device 3 PMU Event 2 0x2F Port 1 Device 3 PMU Event 3 Copyright 0x30 © 2023–2025 Arm Limited (or its affiliates). All rights reserved. Port 2 Device 0 PMUNon-Confidential Event 0,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,Source to be counted in PMU counter 0x31 Port 2 Device 0 PMU Event 1 0x32 Port 2 Device 0 PMU Event 2 0x33 Port 2 Device 0 PMU Event 3 0x34 Port 2 Device 1 PMU Event 0 0x35 Port 2 Device 1 PMU Event 1 0x36 Port 2 Device 1 PMU Event 2 0x37 Port 2 Device 1 PMU Event 3 0x38 Port 2 Device 2 PMU Event 0 0x39 Port 2 Device 2 PMU Event 1 0x3A Port 2 Device 2 PMU Event 2 0x3B Port 2 Device 2 PMU Event 3 0x3C Port 2 Device 3 PMU Event 0 0x3D Port 2 Device 3 PMU Event 1 0x3E Port 2 Device 3 PMU Event 2 0x3F Port 2 Device 3 PMU Event 3 0x40 Port 3 Device 0 PMU Event 0 0x41 Port 3 Device 0 PMU Event 1 0x42 Port 3 Device 0 PMU Event 2 0x43 Port 3 Device 0 PMU Event 3 0x44 Port 3 Device 1 PMU Event 0 0x45 Port 3 Device 1 PMU Event 1 Copyright 0x46 © 2023–2025 Arm Limited (or its affiliates). All rights reserved. Port 3 Device 1 PMUNon-Confidential Event 2,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,Source to be counted in PMU counter 0x51 Port 4 Device 0 PMU Event 1 0x52 Port 4 Device 0 PMU Event 2 0x53 Port 4 Device 0 PMU Event 3 0x54 Port 4 Device 1 PMU Event 0 0x55 Port 4 Device 1 PMU Event 1 0x56 Port 4 Device 1 PMU Event 2 0x57 Port 4 Device 1 PMU Event 3 0x58 Port 4 Device 2 PMU Event 0 0x59 Port 4 Device 2 PMU Event 1 0x5A Port 4 Device 2 PMU Event 2 0x5B Port 4 Device 2 PMU Event 3 0x5C Port 4 Device 3 PMU Event 0 0x5D Port 4 Device 3 PMU Event 1 0x5E Port 4 Device 3 PMU Event 2 0x5F Port 4 Device 3 PMU Event 3 0x60 Port 5 Device 0 PMU Event 0 0x61 Port 5 Device 0 PMU Event 1 0x62 Port 5 Device 0 PMU Event 2 0x63 Port 5 Device 0 PMU Event 3 0x64 Port 5 Device 1 PMU Event 0 0x65 Port 5 Device 1 PMU Event 1 Copyright 0x66 © 2023–2025 Arm Limited (or its affiliates). All rights reserved. Port 5 Device 1 PMUNon-Confidential Event 2,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[31],Reserved,Reserved,RO,-
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[30:28],pmevcnt3_global_num,Global counter to pair with PMU counter 3; see pmevcnt0_global_num for encodings,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[27],Reserved,Reserved,RO,-
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[26:24],pmevcnt2_global_num,Global counter to pair with PMU counter 2; see pmevcnt0_global_num for encodings,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[23],Reserved,Reserved,RO,-
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[22:20],pmevcnt1_global_num,Global counter to pair with PMU counter 1; see pmevcnt0_global_num for encodings,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[19],Reserved,Reserved,RO,-
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[18:16],pmevcnt0_global_num,Global counter to pair with PMU counter 0 0b000 Global PMU event counter A 0b001 Global PMU event counter B 0b010 Global PMU event counter C 0b011 Global PMU event counter D 0b100 Global PMU event counter E 0b101 Global PMU event counter F 0b110 Global PMU event counter G 0b111 Global PMU event counter H,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[15:9],Reserved,Reserved,RO,-
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[8],cntr_rst,Enables clearing of live counters upon assertion of snapshot,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[7:4],pmevcnt_paired,PMU local counter paired with global counter,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[3],pmevcntall_combined,"Enables combination of all PMU counters (0, 1, 2, 3) NOTE When set, pmevcnt01_combined and pmevcnt23_combined have no effect.",RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[2],pmevcnt23_combined,Enables combination of PMU counters 2 and 3,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[1],pmevcnt01_combined,Enables combination of PMU counters 0 and 1,RW,0b0
Table 8-904: por_dtm_pmu_config attributes,por_dtm_pmu_config,[0],pmu_en,DTM PMU enable NOTE All other fields in this register are valid only if this bit is set.,RW,0b0
Table 8-905: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[63:48],pmevcnt3,PMU event counter 3,RW,0x0000
Table 8-905: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[47:32],pmevcnt2,PMU event counter 2,RW,0x0000
Table 8-905: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[31:16],pmevcnt1,PMU event counter 1,RW,0x0000
Table 8-905: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[15:0],pmevcnt0,PMU event counter 0,RW,0x0000
Table 8-906: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[63:48],pmevcntsr3,PMU event counter 3 shadow register,RW,0x0000
Table 8-906: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[47:32],pmevcntsr2,PMU event counter 2 shadow register,RW,0x0000
Table 8-906: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[31:16],pmevcntsr1,PMU event counter 1 shadow register,RW,0x0000
Table 8-906: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[15:0],pmevcntsr0,PMU event counter 0 shadow register,RW,0x0000
Table 8-907: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[63:4],Reserved,Reserved,RO,-
Table 8-907: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[3],trace_no_atb,"When set, trace packet is not delivered out of ATB, and FIFO entry holds the first trace packet",RW,0b0
Table 8-907: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[2],sample_profile_enable,Enables sample profile function,RW,0b0
Table 8-907: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[1],trace_tag_enable,Watchpoint trace tag enable 0b1 Trace tag enabled 0b0 No trace tag,RW,0b0
Table 8-907: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[0],dtm_enable,"Enables debug watchpoint and PMU function; prior to writing this bit, all other DT configuration registers must be programmed; once this bit is set, other DT configuration registers must not be modified",RW,0b0
Table 8-908: por_dtm_fifo_entry_ready_dt1-3 attributes,por_dtm_fifo_entry_ready_dt1-3,[63:4],Reserved,Reserved,RO,-
Table 8-908: por_dtm_fifo_entry_ready_dt1-3 attributes,por_dtm_fifo_entry_ready_dt1-3,[3:0],ready,Indicates which DTM FIFO entries are ready; write a 1 to clear,W1C,0b0
Table 8-909: por_dtm_fifo_entry0-11%4_0_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_0_dt(0-11/4)+1,[63:0],fifo_data0,Entry data bit vector 63:0,RO,0b0
Table 8-910: por_dtm_fifo_entry0-11%4_1_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_1_dt(0-11/4)+1,[63:0],fifo_data1,Entry data bit vector 127:64,RO,0b0
Table 8-911: por_dtm_fifo_entry0-11%4_2_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_2_dt(0-11/4)+1,[63:0],fifo_data2,Entry data bit vector 191:128,RO,0b0
Table 8-912: por_dtm_fifo_entry0-11%4_3_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_3_dt(0-11/4)+1,[63:48],fifo_cycle_count,Entry cycle count bit vector 15:0,RO,0b0
Table 8-912: por_dtm_fifo_entry0-11%4_3_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_3_dt(0-11/4)+1,[47:0],fifo_data3,Entry data bit vector 239:192,RO,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[63:21],Reserved,Reserved ‑,RO,-
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[20:19],wp_chn_num,VC number index for replicated channels in specified SMXP,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[18:17],wp_dev_sel2,Upper bits for device port selection in specified SMXP,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[16],wp_dbgtrig_en,Enables watchpoint debug trigger packet generation,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[15],wp_ctrig_en,Enables watchpoint cross trigger packet generation,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[14],wp_cc_en,Enables inclusion of cycle count in watchpoint track packet generation,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[13:11],wp_pkt_type,Trace packet type 0b000 TXNID (up to X18) 0b001 TXNID + opcode (up to X9) 0b010 TXNID + opcode + source ID + target ID (up to X4) 0b011 Reserved 0b100 Control flit 0b101 DAT flit DATA [127:0] 0b110 DAT flit DATA [255:128] 0b111 Reserved,RW,0b000
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[10],wp_pkt_gen,Enables watchpoint trace packet generation,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[9],wp_combine,Enables combination of watchpoints #{index%4} and #{(index%4)+1},RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[8],wp_exclusive,Watchpoint mode 0b0 Regular mode 0b1 Exclusive mode,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[7:6],rsvdc_bsel,Byte select of RSVDC in trace packet 0x0 Select RSVDC[7:0] 0x1 Select RSVDC[15:8] 0x2 Select RSVDC[23:16] 0x3 Select RSVDC[31:24],RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[5:4],wp_grp,Watchpoint register format group 0x0 Select primary group 0x1 Select secondary group 0x2 Select tertiary group 0x3 Reserved,RW,0b0
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[3:1],wp_chn_sel,VC selection 0b000 Select REQ VC 0b001 Select RSP VC 0b010 Select SNP VC 0b011 Select DATA VC NOTE All other values are reserved.,RW,0b000
Table 8-913: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[0],wp_dev_sel,Device port selection in specified SMXP 0b0 Select device port 0 0b1 Select device port 1,RW,0b0
Table 8-914: por_dtm_wp0-11%4_val_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_val_dt(0-11/4)+1,[63:0],val,Refer to DTM watchpoint section for details,RW,0b0
Table 8-915: por_dtm_wp0-11%4_mask_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_mask_dt(0-11/4)+1,[63:0],mask,Refer to DTM watchpoint section for details,RW,0b0
Table 8-916: por_dtm_pmsicr_dt1-3 attributes,por_dtm_pmsicr_dt1-3,[63:32],Reserved,Reserved,RO,-
Table 8-916: por_dtm_pmsicr_dt1-3 attributes,por_dtm_pmsicr_dt1-3,[31:0],count,Current value of sample counter,RW,0b0
Table 8-917: por_dtm_pmsirr_dt1-3 attributes,por_dtm_pmsirr_dt1-3,[63:32],Reserved,Reserved,RO,-
Table 8-917: por_dtm_pmsirr_dt1-3 attributes,por_dtm_pmsirr_dt1-3,[31:8],interval,Sampling interval to be reloaded,RW,0b0
Table 8-917: por_dtm_pmsirr_dt1-3 attributes,por_dtm_pmsirr_dt1-3,[7:0],Reserved,Reserved,RO,-
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[63:56],pmevcnt3_input_sel,Source to be counted in PMU counter 3; see pmevcnt0_input_sel for encodings,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[55:48],pmevcnt2_input_sel,Source to be counted in PMU counter 2; see pmevcnt0_input_sel for encodings,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[47:40],pmevcnt1_input_sel,Source to be counted in PMU counter 1; see pmevcnt0_input_sel for encodings,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[39:32],pmevcnt0_input_sel,"Source to be counted in PMU counter 0 Supports 2 Ports DT1 P2 and P3, DT2 P4 and P5 when (MXP_NUM_DEV_PORT_PARAM > 2 and MXP_MULTIPLE_DTM_EN_PARAM = 1) 0x00 Watchpoint 0 0x01 Watchpoint 1 0x02 Watchpoint 2 0x03 Watchpoint 3 0x04 XP PMU Event 0 0x05 XP PMU Event 1 0x06 XP PMU Event 2 0x07 XP PMU Event 3 0x10 Port 0 Device 0 PMU Event 0 0x11 Port 0 Device 0 PMU Event 1 0x12 Port 0 Device 0 PMU Event 2 0x13 Port 0 Device 0 PMU Event 3 0x14 Port 0 Device 1 PMU Event 0 0x15 Port 0 Device 1 PMU Event 1 0x16 Port 0 Device 1 PMU Event 2 0x17 Port 0 Device 1 PMU Event 3",RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[39:32],pmevcnt0_input_sel,Source to be counted in PMU counter 0x18 Port 0 Device 2 PMU Event 0 0x19 Port 0 Device 2 PMU Event 1 0x1A Port 0 Device 2 PMU Event 2 0x1B Port 0 Device 2 PMU Event 3 0x1C Port 0 Device 3 PMU Event 0 0x1D Port 0 Device 3 PMU Event 1 0x1E Port 0 Device 3 PMU Event 2 0x1F Port 0 Device 3 PMU Event 3 0x20 Port 1 Device 0 PMU Event 0 0x21 Port 1 Device 0 PMU Event 1 0x22 Port 1 Device 0 PMU Event 2 0x23 Port 1 Device 0 PMU Event 3 0x24 Port 1 Device 1 PMU Event 0 0x25 Port 1 Device 1 PMU Event 1 0x26 Port 1 Device 1 PMU Event 2 0x27 Port 1 Device 1 PMU Event 3 0x28 Port 1 Device 2 PMU Event 0 0x29 Port 1 Device 2 PMU Event 1 0x2A Port 1 Device 2 PMU Event 2 0x2B Port 1 Device 2 PMU Event 3 0x2C Port 1 Device 3 PMU Event 0 Copyright 0x2D © 2023–2025 Arm Limited (or its affiliates). All rights reserved. Port 1 Device 3 PMUNon-Confidential Event 1,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[31],Reserved,Reserved,RO,-
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[30:28],pmevcnt3_global_num,Global counter to pair with PMU counter 3; see pmevcnt0_global_num for encodings,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[27],Reserved,Reserved,RO,-
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[26:24],pmevcnt2_global_num,Global counter to pair with PMU counter 2; see pmevcnt0_global_num for encodings,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[23],Reserved,Reserved,RO,-
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[22:20],pmevcnt1_global_num,Global counter to pair with PMU counter 1; see pmevcnt0_global_num for encodings,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[19],Reserved,Reserved,RO,-
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[18:16],pmevcnt0_global_num,Global counter to pair with PMU counter 0 0b000 Global PMU event counter A 0b001 Global PMU event counter B 0b010 Global PMU event counter C 0b011 Global PMU event counter D 0b100 Global PMU event counter E 0b101 Global PMU event counter F 0b110 Global PMU event counter G 0b111 Global PMU event counter H,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[15:9],Reserved,Reserved,RO,-
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[8],cntr_rst,Enables clearing of live counters upon assertion of snapshot,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[7:4],pmevcnt_paired,PMU local counter paired with global counter,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[3],pmevcntall_combined,"Enables combination of all PMU counters (0, 1, 2, 3) NOTE When set, pmevcnt01_combined and pmevcnt23_combined have no effect.",RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[2],pmevcnt23_combined,Enables combination of PMU counters 2 and 3,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[1],pmevcnt01_combined,Enables combination of PMU counters 0 and 1,RW,0b0
Table 8-918: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[0],pmu_en,DTM PMU enable NOTE All other fields in this register are valid only if this bit is set.,RW,0b0
Table 8-919: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[63:48],pmevcnt3,PMU event counter 3,RW,0x0000
Table 8-919: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[47:32],pmevcnt2,PMU event counter 2,RW,0x0000
Table 8-919: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[31:16],pmevcnt1,PMU event counter 1,RW,0x0000
Table 8-919: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[15:0],pmevcnt0,PMU event counter 0,RW,0x0000
Table 8-920: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[63:48],pmevcntsr3,PMU event counter 3 shadow register,RW,0x0000
Table 8-920: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[47:32],pmevcntsr2,PMU event counter 2 shadow register,RW,0x0000
Table 8-920: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[31:16],pmevcntsr1,PMU event counter 1 shadow register,RW,0x0000
Table 8-920: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[15:0],pmevcntsr0,PMU event counter 0 shadow register,RW,0x0000
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[63],multi_mesh_chn_sel_reg_#{index}_valid,Indicates that multi mesh CHI VC channel configured for the targets specified in this register.,RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[62],Reserved,Reserved,RO,-
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[61:60],cal_dev_chn_map_sel_#{(4*index)+3},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[59:49],tgtid_#{(4*index)+3},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[48],mesh_channel_sel_#{(4*index)+3},"CHI VC channel select 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[47:46],Reserved,Reserved,RO,-
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[45:44],cal_dev_chn_map_sel_#{(4*index)+2},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[43:33],tgtid_#{(4*index)+2},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[32],mesh_channel_sel_#{(4*index)+2},"CHI VC channel select 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[31:30],Reserved,Reserved,RO,-
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[29:28],cal_dev_chn_map_sel_#{(4*index)+1},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[27:17],tgtid_#{(4*index)+1},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[16],mesh_channel_sel_#{(4*index)+1},"CHI VC channel select 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[15:14],Reserved,Reserved,RO,-
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[13:12],cal_dev_chn_map_sel_#{4*index},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 0b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), • CAL2:DEV0, DEV1 are mapped to same channel, 0b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, • CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 0b10 Reserved, 0b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, • CAL2: DEV0,DEV1 can be mapped to different channel, • CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel",RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[11:1],tgtid_#{4*index},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target.,RW,0b0
Table 8-921: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[0],mesh_channel_sel_#{4*index},"CHI VC channel select 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected",RW,0b0
Table 8-922: por_mxp_multi_mesh_chn_ctrl attributes,por_mxp_multi_mesh_chn_ctrl,[63:1],Reserved,Reserved,RO,-
Table 8-922: por_mxp_multi_mesh_chn_ctrl attributes,por_mxp_multi_mesh_chn_ctrl,[0],multi_mesh_chn_sel_programmed,Indicates that multi CHI VC channel configured for all the targets specified in the channel select registers.,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[63],xy_override_sel_reg_#{index}_valid,Indicates that Source-Target pairs whose X-Y route path can be overriden are configured in this register.,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[62:59],Reserved,Reserved ‑,RO,-
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[58:48],xy_override_srcid_#{(2*index)+1},11-bit Source ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden.,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[47],Reserved,Reserved ‑,RO,-
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[46:36],xy_override_tgtid_#{(2*index)+1},11-bit Target ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden.,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[35],Reserved,Reserved ‑,RO,-
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[34],cal_tgt_present_#{(2*index)+1},CAL TGT Presence Indication for XY Route Override of all devices behind CAL 1 - CAL4 TGT Present for XY Route Override of all devices behind CAL 0 - CAL2 TGT or no CAL TGT Present for XY Route Override of all devices behind CAL.,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[33],yx_turn_enable_#{(2*index)+1},"Y-X Turn Enable 1 - Y-X Turn enabled for associated Source-Target Pair, 0 - Y-X Turn disabled",RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[32],xy_override_enable_#{(2*index)+1},X-Y Route Override Enable 1 - X-Y Route override enabled for associated Source-Target Pair 0 - X-Y Route override disabled,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[31:27],Reserved,Reserved ‑,RO,-
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[26:16],xy_override_srcid_#{2*index},11-bit Source ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden.,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[15],Reserved,Reserved ‑,RO,-
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[14:4],xy_override_tgtid_#{2*index},11-bit Target ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden.,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[3],Reserved,Reserved ‑,RO,-
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[2],cal_tgt_present_#{2*index},"CAL TGT Presence Indication for XY Route Override of all devices behind CAL 1 - CAL4 TGT Present for XY Route Override of all devices behind CAL, 0 - CAL2 TGT or no CAL TGT Present for XY Route Override of all devices behind CAL.",RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[1],yx_turn_enable_#{2*index},Y-X Turn Enable 1 - Y-X Turn enabled for associated Source-Target Pair 0 - Y-X Turn disabled,RW,0b0
Table 8-923: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[0],xy_override_enable_#{2*index},X-Y Route Override Enable 1 - X-Y Route override enabled for associated Source-Target Pair 0 - X-Y Route override disabled,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[63:59],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[58:56],setaddr_indx_12_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[55],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[54:52],setaddr_indx_11_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[51],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[50:48],setaddr_indx_10_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[47],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[46:44],setaddr_indx_9_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[43],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[42:40],setaddr_indx_8_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[39],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[38:36],setaddr_indx_7_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[35],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[34:32],setaddr_indx_6_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[31],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[30:28],setaddr_indx_5_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[27],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[26:24],setaddr_indx_4_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[23],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[22:20],setaddr_indx_3_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[19],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[18:16],setaddr_indx_2_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[15],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[14:12],setaddr_indx_1_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[11],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[10:8],setaddr_indx_0_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_slc 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[7],setaddr_shutter_mode_en_p#{index},Enables address shuttering mode for SLC as programmed by setaddr_indx_X_shutter registers,RW,0b0
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[6:4],Reserved,Reserved ‑,RO,-
Table 8-924: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[3:0],setaddr_startbit_slc_p#{index},SLC SetAddr starting bit for SLC in HNF connected to port p#{index} 0b0110 Setaddr starts from PA[6] 0b0111 Setaddr starts from PA[7] 0b1000 Setaddr starts from PA[8] 0b1001 Setaddr starts from PA[9] 0b1010 Setaddr starts from PA[10] 0b1011 Setaddr starts from PA[11] 0b1100 Setaddr starts from PA[12],RW,0b0110
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[63:59],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[58:56],setaddr_indx_12_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[55],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[54:52],setaddr_indx_11_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[51],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[50:48],setaddr_indx_10_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[47],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[46:44],setaddr_indx_9_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[43],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[42:40],setaddr_indx_8_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[39],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[38:36],setaddr_indx_7_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[35],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[34:32],setaddr_indx_6_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[31],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[30:28],setaddr_indx_5_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[27],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[26:24],setaddr_indx_4_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[23],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[22:20],setaddr_indx_3_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[19],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[18:16],setaddr_indx_2_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[15],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[14:12],setaddr_indx_1_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[11],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[10:8],setaddr_indx_0_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_sf 0b000 pass-through 0b001 shift_1 0b010 shift_2 0b011 shift_3 0b100 shift_4 0b101 shift_5,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[7],setaddr_shutter_mode_sf_en_p#{index},Enables address shuttering mode for SF as programmed by setaddr_indx_X_shutter_sf registers,RW,0b0
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[6:4],Reserved,Reserved ‑,RO,-
Table 8-925: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[3:0],setaddr_startbit_sf_p#{index},SF SetAddr starting bit for SF in HNF connected to port p#{index} 0b0110 Setaddr starts from PA[6] 0b0111 Setaddr starts from PA[7] 0b1000 Setaddr starts from PA[8] 0b1001 Setaddr starts from PA[9] 0b1010 Setaddr starts from PA[10] 0b1011 Setaddr starts from PA[11] 0b1100 Setaddr starts from PA[12],RW,0b0110
Table 8-926: por_mxp_p0-5_pa2setaddr_flex_slc attributes,por_mxp_p0-5_pa2setaddr_flex_slc,[63:0],pa2setaddr_flex_p#{index}_slc,FLEXIBLE PA to SET/TAG ADDR and vice versa conversion config field for HNF connected to port p#{index},RW,0b0
Table 8-927: por_mxp_p0-5_pa2setaddr_flex_sf attributes,por_mxp_p0-5_pa2setaddr_flex_sf,[63:0],pa2setaddr_flex_p#{index}_sf,FLEXIBLE PA to SET/TAG ADDR conversion and vice versa config field for HNF connected to port p#{index},RW,0b0
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[63:62],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[61:60],cplt_dist_incr_limit_download_p#{index},Completer Increment limit to use when cplt_dist_incr is set to 1 and Completer Distance is incremented. This field is ONLY used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b11
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[59:58],cplt_dist_incr_val_download_p#{index},Completer Increment value to use when cplt_dist_incr is set to 1. This field is ONLY used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b01
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[57:56],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[55:54],cplt_func_set_val_download_p#{index},Functional value to use when func_set is set to 1. This field is NOT used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b00
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[53],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[52:50],cplt_type_set_val_download_p#{index},Completer Type value to use when cplt_type_set is set to 1. This field is NOT used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b100
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[49:48],cplt_dist_set_val_download_p#{index},Completer Distance value to use when cplt_dist_set is set to 1. This field is NOT used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b00
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[47:39],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[38],cplt_func_set_download_p#{index},Completer Functional Set 0b0 - Functional Set override is not supported for a download 0b1 - Reserved This field is NOT used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b0
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[37:35],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[34],cplt_type_set_download_p#{index},Completer Type Set 0b0 - Completer Type Set override is not supported for a download 0b1 - Reserved This field is NOT used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b0
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[33],cplt_dist_incr_download_p#{index},Completer Distance Increment 0b0 - Use the incoming datasource value from the CHIG mesh to do the direct mapping conversion 0b1 - Increment Completer Distance by programmed cplt_dist_incrvalue upto cplt_dist_incrlimit to override the incoming datasource value from the CHIG mesh to do the direct mapping conversion This field is ONLY used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b1
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[32],cplt_dist_set_download_p#{index},Completer Distance Set 0b0 - Completer Distance Set override is not supported for a download 0b1 - Reserved This field is NOT used for a download on an RN-F device and datasource mapping for download on an SN-F device is not supported.,RW,0b0
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[31:30],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[29:28],cplt_dist_incr_limit_upload_p#{index},Completer Increment limit to use when cplt_dist_incr is set to 1 and Completer Distance is incremented. This field is NOT used for an upload from either an SN-F or an RN-F device.,RW,0b11
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[27:26],cplt_dist_incr_val_upload_p#{index},Completer Increment value to use when cplt_dist_incr is set to 1. This field is NOT used for an upload from either an SN-F or an RN-F device.,RW,0b01
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[25:24],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[23:22],cplt_func_set_val_upload_p#{index},"Completer Functional value to use when cplt_func_set is set to 1. Supported values for memory group completer type (applicable dependent only for SN-F device type) are: 0b00 Memory PrefetchTgt not useful 0b01 Memory PrefetchTgt useful Supported values for cachegroup completer type (applicable only for RN-F device type) are: 0b00 Cache group 0b01 Cache group unused prefetch Memory PrefetchTgt useful or cache group unused prefetch 0b01 are only supported when cplt_type_set_val is non-zero. For default completer type, functional should always be 00.",RW,Configuration dependent
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[21],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[20:18],cplt_type_set_val_upload_p#{index},Completer Type value to use when cplt_type_set is set to 1. Supported values are: dependent 0b000 Default Completer Type 0b001 DRAM Completer Type 0b011 High Bandwidth Memory (HBM) Completer Type 0b100 Cache Snoop Hit (applicable only for RN-F device type) 0b101 Interconnect Cache (applicable only for RN-F device type) 0b110 Cache Group 2 (applicable only for RN-F device type),RW,Configuration dependent
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[17:16],cplt_dist_set_val_upload_p#{index},Completer Distance value to use when cplt_dist_set is set to 1.,RW,0b00
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[15:7],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[6],cplt_func_set_upload_p#{index},Completer Functional Set 0b0 - Use the unused prefetch info for cache groups (applicable only for RN-F device type) 0b0 - Use the memory prefetch useful/not useful info (applicable only for SN-F device type) 0b1 - Set Completer Functional field to cplt_func_set_val,RW,0b1
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[5:3],Reserved,Reserved ‑,RO,-
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[2],cplt_type_set_upload_p#{index},Completer Type Set 0b0 - Reserved 0b1 - Set Completer Type field to cplt_type_set_val,RW,0b1
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[1],cplt_dist_incr_upload_p#{index},Completer Distance Increment 0b0 - Completer Distance Increment override is not supported for an upload 0b1 - Reserved This field is NOT used for an upload from either an SN-F or an RN-F device.,RW,0b0
Table 8-928: por_mxp_p0-5_datasource_ctl attributes,por_mxp_p0-5_datasource_ctl,[0],cplt_dist_set_upload_p#{index},Completer Distance Set 0b0 - Reserved 0b1 - Set Completer Distance field to cplt_dist_set_val,RW,0b1
Table 8-930: por_rnd_node_info attributes,por_rnd_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-930: por_rnd_node_info attributes,por_rnd_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-930: por_rnd_node_info attributes,por_rnd_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-930: por_rnd_node_info attributes,por_rnd_node_info,[15:0],node_type,CMN node type identifier,RO,0x000D
Table 8-931: por_rnd_child_info attributes,por_rnd_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-931: por_rnd_child_info attributes,por_rnd_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-931: por_rnd_child_info attributes,por_rnd_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0x0
Table 8-932: por_rnd_rcr attributes,por_rnd_rcr,[63:4],Reserved,Reserved,RO,-
Table 8-932: por_rnd_rcr attributes,por_rnd_rcr,[3],qos_ctrl,Allows Root override of the QoS control registers,RW,0b0
Table 8-932: por_rnd_rcr attributes,por_rnd_rcr,[2],mpam_ctrl,Allows Root override of the AXI port MPAM override register,RW,0b0
Table 8-932: por_rnd_rcr attributes,por_rnd_rcr,[1],port_ctrl,Allows Root override of the AXI port control registers,RW,0b0
Table 8-932: por_rnd_rcr attributes,por_rnd_rcr,[0],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-933: por_rnd_scr attributes,por_rnd_scr,[63:4],Reserved,Reserved,RO,-
Table 8-933: por_rnd_scr attributes,por_rnd_scr,[3],qos_ctrl,Allows Secure override of the QoS control registers,RW,0b0
Table 8-933: por_rnd_scr attributes,por_rnd_scr,[2],mpam_ctrl,Allows Secure override of the AXI port MPAM override register,RW,0b0
Table 8-933: por_rnd_scr attributes,por_rnd_scr,[1],port_ctrl,Allows Secure override of the AXI port control registers,RW,0b0
Table 8-933: por_rnd_scr attributes,por_rnd_scr,[0],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[63:54],num_atomic_bufs,Number of atomic data buffers dependent,RO,Configuration dependent
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[53:44],a4s_logicalid_base,AXI4Stream interfaces logical ID base 0x0 Configuration dependent,-,-
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[43:42],a4s_num,Number of AXI4Stream interfaces present dependent,RO,Configuration dependent
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[41],force_rdb_prealloc,Force read data buffer preallocation dependent 0b1 yes 0b0 no,RO,Configuration dependent
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[40],ax_datapoison_en,Data Poison enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[39:30],ax_data_width,AXI interface data width in bits dependent,RO,Configuration dependent
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[29:20],num_rd_bufs,Number of read data buffers dependent,RO,Configuration dependent
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[19:10],num_rd_reqs,Number of outstanding read requests dependent,RO,Configuration dependent
Table 8-934: por_rnd_unit_info attributes,por_rnd_unit_info,[9:0],num_wr_reqs,Number of outstanding write requests dependent,RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[63:37],Reserved,Reserved ‑,RO,-
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[36:35],ax_num_port,Number of ACE-Lite/AXI4 interfaces present dependent,RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[34],ax_mecid_en,MECID enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[33],legacy_decoup_rd,"Legacy decoupled read mode, no read burst propagation dependent",RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[32:23],num_rd_req_max_per_slice,Number of read request entires per slice dependent,RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[22],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[21],ax_loopback_en,LoopBack enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[20:13],pab_logicalid,PUB AUB bridge Logical ID,RO,0x10
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[12],pab_en,PUB AUB bridge enable 0b1 Enabled 0b0 Not enabled,RO,0x0
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[11:6],num_prealloc_bufs,Number of Pre-allocated Read Data Buffers dependent,RO,Configuration dependent
Table 8-935: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[5:0],id_width,AXI ID width for ACE-Lite subordinate ports dependent,RO,Configuration dependent
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[63:53],Reserved,Reserved ‑,RO,-
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[52:50],remote_wrdc_timeout,Configurable write data cancel timeout value for remote traffic. 0b000 ~2000 cycles 0b001 ~4000 cycles 0b010 ~8000 cylces 0b011 ~16000 cycles (default) 0b100 ~32000 cycles (all other values rsvd),RW,0b011
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[49:47],local_wrdc_timeout,Configurable write data cancel timeout value for local traffic. 0b000 : ~2000 cycles 0b001 ~4000 cycles 0b010 ~8000 cylces 0b011 ~16000 cycles (default) 0b100 ~32000 cycles (all other values rsvd),RW,0b010
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[46:43],chip_id,Configurable ChipID for this RNX instance. Must be correctly set for proper handling of remote traffic to HNI/HNP. Only supports values 0..3. Two MSB’s is reserved.,RW,0b0000
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[42:39],Reserved,Reserved ‑,RO,-
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[38],dis_awid_to_hni_hnp_cxra,"If set, disables compressed AWID to HNI, HNP and CXRA, also disables compressed AWID based ordering. Set this bit if uniq-ID write performance is needed.",RW,0b0
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[37:28],max_wrt_outstd_chitxn_cnt,Maximum number of outstanding writes allowed on CHI-side dependent,RW,Configuration dependent
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[27:26],Reserved,Reserved ‑,RO,-
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[25:16],max_rrt_outstd_chitxn_cnt,Maximum number of outstanding reads allowed on CHI-side dependent,RW,Configuration dependent
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[15],dsa_en,"Enables Direct Subordinate Access feature to SBSX/MTSX. When setting this bit, dis_compack_on_writes must be set to 1, because dsa mode does not work with compack flow. Requires POR_DSA_EN_PARAM to be set, otherwise this config bit has no effect.",RW,0b0
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[14:12],wrt_crdgnt_weight,Determines weight of credit grant allocated to retried writes in presence of pending retried reads,RW,0b001
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[11],rdata_64byt_nointv_en,Enables no interleaving property on normal memory read data within 64B granule when set,RW,0b1
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[10:8],rrt_crdgnt_weight,Determines weight of credit grant allocated to retried reads in presence of pending retried writes,RW,0b100
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[7],dis_tunneled_req_throttling,Disables retry based throttling of tunneled write requests,RW,0b0
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[6],dis_port_token,"If set, disables per port reservation in the tracker(rd and wr)",RW,0b1
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[5],pcie_mstr_present,Indicates PCIe requester/manager is present; must be set if PCIe requester/ manager is present upstream of RN-I or RN-D,RW,0b0
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[4],qpc15_entry_rsv_en,Enables QPC15 entry reservation 0b1 Reserves tracker entry for QoS15 requests 0b0 Does not reserve tracker entry for QoS15 requests NOTE Only valid and applicable when por_rni_qpc_en is set,RW,0b0
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[3],force_prealloc_rdb,"When set, all reads from the RN-I are sent with a preallocated read data buffer dependent",RW,Configuration dependent
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[2],dis_wr_stream,Disables streaming of ordered writes when set,RW,0b0
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[1],wfc,"When set, enables waiting for completion (COMP) before dispatching dependent transaction (TXN)",RW,0b0
Table 8-936: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[0],qpc_en,"When set, enables QPC-based scheduling using two QoS priority classes (QoS15 and non-QoS15)",RW,0b1
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[63:18],Reserved,Reserved,RO,-
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[17:16],cbusy_wr_filter_window,Number of CBusy write responses in one sampling window. The possible values are: 0b00 256 (default) 0b01 64 0b10 128 0b11 512,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[15:14],cbusy_wr_filter_threshold,Fraction of CBusy write responses in the sampling window necessary to be considered valid sample of that CBusy value. The possible values are 0b00 1/16 (default) 0b01 1/32 0b10 1/8 0b11 1/4,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[13:12],cbusy_wr_txreq_limit_dec,Dynamic write TXREQ limit decrement. Controls how quickly the dynamic write TXREQ limit is decreased when CBusy indicates a value of 3. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[11:10],cbusy_wr_txreq_limit_inc,Dynamic write TXREQ limit decrement. Controls how quickly the dynamic write TXREQ limit is decreased when CBusy indicates a value of 2. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[9],cbusy_wr_en,Enables CBusy throttling of write txreq within the RNI,RW,0b1
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[8:7],cbusy_rd_filter_window,Number of CBusy read responses in one sampling window. The possible values are 0b00 256 (default) 0b01 64 0b10 128 0b11 512,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[6:5],cbusy_rd_filter_threshold,Fraction of CBusy read responses in the sampling window necessary to be considered valid sample of that CBusy value. The possible values are 0b00 1/16 (default) 0b01 1/32 0b10 1/8 0b11 1/4,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[4:3],cbusy_rd_txreq_limit_dec,Dynamic read TXREQ limit decrement. Controls how quickly the dynamic read TXREQ limit is decreased when CBusy indicates a value of 3. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[2:1],cbusy_rd_txreq_limit_inc,Dynamic read TXREQ limit increment. Controls how quickly the dynamic read TXREQ limit is increased when CBusy indicates values less than 2. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-937: por_rnd_cfg_ctl2 attributes,por_rnd_cfg_ctl2,[0],cbusy_rd_en,Enables CBusy throttling of read txreq within the RNI,RW,0b1
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[63:42],Reserved,Reserved ‑,RO,-
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[41],dis_nonpci_cxra_wr_stream,Disables streaming of ordered writes to (non-PCI)-CXRA when set,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[40],disable_owo_property,When set RN-D AXI interface will behave as if AXI Ordered_Write_Observation property is disabled for all writes.,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[39],sys_dis_data_interleaving,"System optimized disable read DATA interleaving for all ports. Disables all read data interleaving, including atomic read data being returned for all AXI ports. Read burst preservation is enabled same as in normal mode, but this requires certain system level restrictions: 1. Cannot set SYS_DIS_DATA_INTERLEAVING for multi-chip systems. Support for remote HN-P is a future feature. 2. When setting SYS_DIS_DATA_INTERLEAVING for an RN-I/RN-D it is required for that RN-I/RN- D to target only one HN-P with read bursts. It is also required for the path to a single remote HN- P, when remote support is available, to only go through a single CCG and for the ccg_rni to also have SYS_DIS_DATA_INTERLEAVING set. 3. The AXI subordinate downstream of HN-P must not interleave read burst data. 4. Must have NUM_RD_REQ == NUM_RD_BUF and NUM_RD_REQ <= 256, otherwise this bit has no effect. 5. The sum of the maximum number of beats of a cracked burst per each port must fit wholly within an arslice - breaking this rule will result in a hang. Must comprehend DIS_PORT_TOKEN AND QPC15_ENTRY_RSV settings, which will limit number of available entries",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[38],Reserved,Reserved ‑,RO,-
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[37],memattr_cache_alloc_ovr,"If set, overrides the incoming memattr cacheable and allocate attributes both to 1 for non-device and bufferable requests",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[36],serialize_on_sameid_tgtid_change,"If set, serializes request issue for sameid writes to cxra when tgtid mismatches previous write reuquest.",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[35],dis_readonce_rd_burst,"If set, disables read burst for ReadOnce from AXI.",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[34],dis_hnf_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical target is pci_cxra and logical target is hnf, otherwise may tunneling/2hop to RA if interleaving granularity settings allow.",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[33],dis_pci_cxra_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical and logical target is pci_cxra, otherwise tunneling/2hop to RA.",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[32:27],clstr_intlv_mask,"Encoded static mask for max interleave granularity supported. When this setting is less than or equal to rnsam’s programmed interleave granularity for a write to pci_cxra, tunneling/2hop flow will be used. 0b111111 64B 0b111110 128B 0b111100 256B 0b111000 512B 0b110000 1024B 0b100000 2048B 0b000000 4096B others Reserved",RW,0b000000
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[26],dis_pcie_to_lcn,"If set, all pcie traffic sent directly to HNF/CCG, bypasses LCN. Only has effect when pcie_mstr_present",RW,0b1
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[25],dis_ncwr_stream,Disables streaming of ordered non-cacheable writes when set,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[24],dis_be_all_ones_hint,"If set, disables hint to HNF which signals all BE=1’s on writes",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[23],Reserved,Reserved ‑,RO,-
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[22],dis_hnp_rd_burst,"If set, disables read burst to HNP on CHI request flits . Read burst on CHI is supported in either non-decoupled RDB configuration or when decoupled (NUM_RD_BUF < NUM_RD_REQ) and LEGACY_DECOUP_RD = 0 and read data chunking is enabled on AXI.",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[21],dis_pci_cxra_rd_burst,"If set, disables read burst to PCI-CXRA on CHI request flits . Read burst on CHI is supported only in non- decoupled RDB configuration.",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[20],dis_hnp_wr_stream,Disables streaming of ordered writes to HNP when set,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[19],dis_size_optimization_for_32B_incr,"If set, disables the size related optimization for a 32B INCR burst (rh-2512). Only applies to writes.",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[18],dis_pcrdgnt_bank_starv_prot,"If set, disables across arslice starvation protection",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[17],dis_ra_2hop_serial_wr_opt,"If set, disables 2 hop indication to ra for serilized writes; will indicate 3 hop",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[16],dis_rdata_bypass,"If set, disables read data bypass path",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[15],dis_rreq_bypass,"If set, disables read request bypass path",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[14],dis_compack_on_writes,"If set, disables comp_ack on streaming writes. WrData is used for ordering writes",RW,0b1
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[13],dis_data_chunking,"If set, disables the data chunking feature",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[12],dis_tnl_burst_early_dealloc_opt,"If set, disables the optimization related to early deallocation of tunnelled writes for intermediate txns of burst",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[11],never_send_wr_full_op,"If set, RNI will never send WR FULL op. All write ops will be of PTL type",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[10],dis_wr_stream_on_tgttype_mismatch,"If set, serializes first write when moving from one tgttype to another",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[9],en_wrstream_data_dispatch_on_prior_completions,"If set, data dispatch for streaming writes waits for completion of all older writes",RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[8],dis_misc_wr_stream,Disables streaming of ordered writes with following attributes when set : Device memory or EWA=0 or Excl=1,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[7],dis_pci_cxra_wr_stream,Disables streaming of ordered writes to PCI-CXRA when set,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[6],dis_hni_wr_stream,Disables streaming of ordered writes to HNI when set,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[5],dis_stash_wr_stream,Disables streaming of ordered WrUniqStash when set,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[4],upstrm_datcheck_en,Upstream supports Datacheck dependent,RW,Configuration dependent
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[3],Reserved,Reserved ‑,RO,-
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[2],park_port_arb_ptr,Parks the AXI port arbitration pointer for Burst,RW,0b0
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[1],ar_byp_en,AR bypass enable; enables bypass path in the AR pipeline,RW,0b1
Table 8-938: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[0],cg_disable,Disables clock gating when set,RW,0b0
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[63:31],Reserved,Reserved ‑,RO,-
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[30],s#{index}_its_mstr_present,Must be set if translation table walk manager present such as TCU or GIC for non-PCIE case. This affects RND AW channel only.,RW,0b0
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[29],s#{index}_tablewalk_mstr_present,Must be set if translation table walk manager present such as TCU or GIC. This affects RND AR channel only.,RW,0b0
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[28],s#{index}_sends_ar_unq_id,"If set, indicates AR transactions on Port#{index} are always Unique ID. This bit for a port must be set to 1 to enable Read Burst on the CHI side of RND.",RW,0b0
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[27],s#{index}_dis_data_interleaving,"If set, disables read DATA interleaving on RDATAS#{index} channel. This applies only to RDATA generated as a response to requests on AR channel . This does not apply to RDATA generated as a response to Atomic request on AW channel. I.e. RDATA of an Atomic op, on AW channel, may interleave with RDATA of an AR channel request If setting cfg_ctl.wfc bit along with this bit, aux_ctl.dis_rreq_bypass must also be set, otherwise completion order will be violated.",RW,0b0
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[26:19],s#{index}_wr_token,Port S#{index} reserved token count for AW channel This must be less than the number of Wr requests(RNID_NUM_WR_REQ_PARAM) on AW achnnel 8’b0000_0000,RW,-
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[18:11],s#{index}_rd_token,Port S#{index} reserved token count for AR channel per slice This should be less than the number of Rd requests(RNID_NUM_RD_REQ_PARAM) per slice on AR achnnel 8’b0000_0000,RW,-
Table 8-939: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[10:0],s#{index}_lpid_mask,Port S#{index} LPID mask LPID[0] Equal to the result of UnaryOR of BitwiseAND of LPID mask and AXID (LPID[0] = |(AXID & mask)); specifies which AXID bit is reflected in the LSB of LPID LPID[2:1] Equal to port ID[1:0]; the MSB of LPID contains port ID 11’b000_0000_0000,RW,-
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[63:32],Reserved,Reserved,RO,-
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[31:24],s#{index}_mpam_pmg,Port S#{index} MPAM_PMG value,RW,0b0
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[23:20],Reserved,Reserved,RO,-
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[19:8],s#{index}_mpam_partid,Port S#{index} MPAM_PARTID value,RW,0b0
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[7:5],Reserved,Reserved,RO,-
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[4],s#{index}_mpam_ns,Port S#{index} MPAM_NS value,RW,0b0
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[3],Reserved,Reserved,RO,-
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[2],s#{index}_mpam_nse,Port S#{index} MPAM_NSE value,RW,0b0
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[1],Reserved,Reserved,RO,-
Table 8-940: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[0],s#{index}_mpam_override_en,"Port S#{index} MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Note that when RNID_AXMPAM_EN_PARAM is set to 0, MPAM override value is always used irrespective of this bit value",RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[63:24],Reserved,Reserved ‑,RO,-
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[23:20],s#{index}_ar_qos_override,AR QoS override value for port S#{index},RW,0b0000
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[19:16],s#{index}_aw_qos_override,AW QoS override value for port S#{index},RW,0b0000
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[15:8],Reserved,Reserved ‑,RO,-
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[7],s#{index}_ar_pqv_mode,Configures the QoS regulator mode for read transactions during period mode 0b0 Normal mode; QoS value is stable when the manager is idle 0b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle,RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[6],s#{index}_aw_pqv_mode,Configures the QoS regulator mode for write transactions during period mode 0b0 Normal mode; QoS value is stable when the manager is idle 0b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle,RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[5],s#{index}_ar_reg_mode,Configures the QoS regulator mode for read transactions 0b0 Latency mode 0b1 Period mode; used for bandwidth regulation,RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[4],s#{index}_aw_reg_mode,Configures the QoS regulator mode for write transactions 0b0 Latency mode 0b1 Period mode; used for bandwidth regulation,RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[3],s#{index}_ar_qos_override_en,"Enables port S#{index} AR QoS override; when set, allows QoS value on inbound AR transactions to be overridden",RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[2],s#{index}_aw_qos_override_en,"Enables port S#{index} AW QoS override; when set, allows QoS value on inbound AW transactions to be overridden",RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[1],s#{index}_ar_lat_en,Enables port S#{index} AR QoS regulation when set,RW,0b0
Table 8-941: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[0],s#{index}_aw_lat_en,Enables port S#{index} AW QoS regulation when set,RW,0b0
Table 8-942: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[63:28],Reserved,Reserved ‑,RO,-
Table 8-942: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[27:16],s#{index}_ar_lat_tgt,Port S#{index} AR channel target latency; a value of 0 corresponds to no regulation,RW,0x000
Table 8-942: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[15:12],Reserved,Reserved ‑,RO,-
Table 8-942: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[11:0],s#{index}_aw_lat_tgt,Port S#{index} AW channel target latency; a value of 0 corresponds to no regulation,RW,0x000
Table 8-943: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[63:11],Reserved,Reserved,RO,-
Table 8-943: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[10:8],s#{index}_ar_lat_scale,Port S#{index} AR QoS scale factor 0b000 2^(-5) 0b001 2^(-6) 0b010 2^(-7) 0b011 2^(-8) 0b100 2^(-9) 0b101 2^(-10) 0b110 2^(-11) 0b111 2^(-12),RW,0x0
Table 8-943: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[7:3],Reserved,Reserved,RO,-
Table 8-943: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[2:0],s#{index}_aw_lat_scale,Port S#{index} AW QoS scale factor 0b000 2^(-5) 0b001 2^(-6) 0b010 2^(-7) 0b011 2^(-8) 0b100 2^(-9) 0b101 2^(-10) 0b110 2^(-11) 0b111 2^(-12),RW,0x0
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[63:28],Reserved,Reserved,RO,-
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[27:24],s#{index}_ar_lat_max_qos,Port S#{index} AR QoS maximum value,RW,0x0
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[23:20],Reserved,Reserved,RO,-
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[19:16],s#{index}_ar_lat_min_qos,Port S#{index} AR QoS minimum value,RW,0x0
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[15:12],Reserved,Reserved,RO,-
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[11:8],s#{index}_aw_lat_max_qos,Port S#{index} AW QoS maximum value,RW,0x0
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[7:4],Reserved,Reserved,RO,-
Table 8-944: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[3:0],s#{index}_aw_lat_min_qos,Port S#{index} AW QoS minimum value,RW,0x0
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[63:31],Reserved,Reserved,RO,-
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[30:24],pmu_event3_id,RN-D PMU Event 3 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[23],Reserved,Reserved,RO,-
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[22:16],pmu_event2_id,RN-D PMU Event 2 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[15],Reserved,Reserved,RO,-
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[14:8],pmu_event1_id,RN-D PMU Event 1 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[7],Reserved,Reserved,RO,-
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[6:0],pmu_event0_id,RN-D PMU Event 0 ID 0x00 No event 0x01 Port S0 RDataBeats 0x02 Port S1 RDataBeats 0x03 Port S2 RDataBeats 0x04 RXDAT flits received 0x05 TXDAT flits sent 0x06 Total TXREQ flits sent 0x07 Retried TXREQ flits sent 0x08 RRT occupancy count overflow_slice0 0x09 WRT occupancy count overflow 0x0A Replayed TXREQ flits 0x0B WriteCancel sent 0x0C Port S0 WDataBeats 0x0D Port S1 WDataBeats 0x0E Port S2 WDataBeats 0x0F RRT allocation 0x10 WRT allocation 0x11 PADB occupancy count overflow 0x12 RPDB occupancy count overflow 0x13 RRT occupancy count overflow_slice1,RW,0b0
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[6:0],pmu_event0_id,RN-D PMU Event 0 ID 0x14 RRT occupancy count overflow_slice2 0x15 RRT occupancy count overflow_slice3 0x16 WRT request throttled 0x17 RNI backpressure CHI LDB full 0x18 RRT normal rd req occupancy count overflow_slice0 0x19 RRT normal rd req occupancy count overflow_slice1 0x1A RRT normal rd req occupancy count overflow_slice2 0x1B RRT normal rd req occupancy count overflow_slice3 0x1C RRT PCIe RD burst req occupancy count overflow_slice0 0x1D RRT PCIe RD burst req occupancy count overflow_slice1 0x1E RRT PCIe RD burst req occupancy count overflow_slice2 0x1F RRT PCIe RD burst req occupancy count overflow_slice3 0x20 RRT PCIe RD burst allocation 0x21 Compressed AWID ordering 0x22 Atomic data buffer allocation 0x23 Atomic data buffer occupancy,RW,0b0
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[6:0],pmu_event0_id,RN-D PMU Event 0 ID 0x24 RRT occupancy count overflow_slice4 0x25 RRT occupancy count overflow_slice5 0x26 RRT occupancy count overflow_slice6 0x27 RRT occupancy count overflow_slice7 0x28 RRT normal rd req occupancy count overflow_slice4 0x29 RRT normal rd req occupancy count overflow_slice5 0x2A RRT normal rd req occupancy count overflow_slice6 0x2B RRT normal rd req occupancy count overflow_slice7 0x2C RRT PCIe RD burst req occupancy count overflow_slice4 0x2D RRT PCIe RD burst req occupancy count overflow_slice5 0x2E RRT PCIe RD burst req occupancy count overflow_slice6 0x2F RRT PCIe RD burst req occupancy count overflow_slice7 0x30 RRT CBUSY throttled 0x31 RRT CBUSY 3 0x32 RRT CBUSY 2 0x33 RRT CBUSY 1 0x34 RRT CBUSY 0,RW,0b0
Table 8-945: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[6:0],pmu_event0_id,RN-D PMU Event 0 ID 0x35 WRT CBUSY throttled 0x36 WRT CBUSY 3 0x37 WRT CBUSY 2 0x38 WRT CBUSY 1 0x39 WRT CBUSY 0 0x3A RRT TXREQ dispatched occupancy count overflow_slice0 0x3B RRT TXREQ dispatched occupancy count overflow_slice1 0x3C RRT TXREQ dispatched occupancy count overflow_slice2 0x3D RRT TXREQ dispatched occupancy count overflow_slice3 0x3E RRT TXREQ dispatched occupancy count overflow_slice4 0x3F RRT TXREQ dispatched occupancy count overflow_slice5 0x40 RRT TXREQ dispatched occupancy count overflow_slice6 0x41 RRT TXREQ dispatched occupancy count overflow_slice7 0x42 WRT TXREQ dispatched occupancy count overflow,RW,0b0
Table 8-946: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[63:3],Reserved,Reserved,RO,-
Table 8-946: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[2],s2_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for port S2,RW,0b0
Table 8-946: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[1],s1_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for port S1,RW,0b0
Table 8-946: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[0],s0_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for port S0,RW,0b0
Table 8-947: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[63:3],Reserved,Reserved,RO,-
Table 8-947: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[2],s2_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for port S2,RO,0b0
Table 8-947: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[1],s1_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for port S1,RO,0b0
Table 8-947: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[0],s0_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for port S0,RO,0b0
Table 8-949: por_rni_node_info attributes,por_rni_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-949: por_rni_node_info attributes,por_rni_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-949: por_rni_node_info attributes,por_rni_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-949: por_rni_node_info attributes,por_rni_node_info,[15:0],node_type,CMN node type identifier,RO,0x000A
Table 8-950: por_rni_child_info attributes,por_rni_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-950: por_rni_child_info attributes,por_rni_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-950: por_rni_child_info attributes,por_rni_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0x0
Table 8-951: por_rni_rcr attributes,por_rni_rcr,[63:4],Reserved,Reserved,RO,-
Table 8-951: por_rni_rcr attributes,por_rni_rcr,[3],qos_ctrl,Allows Root override of the QoS control registers,RW,0b0
Table 8-951: por_rni_rcr attributes,por_rni_rcr,[2],mpam_ctrl,Allows Root override of the AXI port MPAM override register,RW,0b0
Table 8-951: por_rni_rcr attributes,por_rni_rcr,[1],port_ctrl,Allows Root override of the AXI port control registers,RW,0b0
Table 8-951: por_rni_rcr attributes,por_rni_rcr,[0],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-952: por_rni_scr attributes,por_rni_scr,[63:4],Reserved,Reserved,RO,-
Table 8-952: por_rni_scr attributes,por_rni_scr,[3],qos_ctrl,Allows Secure override of the QoS control registers,RW,0b0
Table 8-952: por_rni_scr attributes,por_rni_scr,[2],mpam_ctrl,Allows Secure override of the AXI port MPAM override register,RW,0b0
Table 8-952: por_rni_scr attributes,por_rni_scr,[1],port_ctrl,Allows Secure override of the AXI port control registers,RW,0b0
Table 8-952: por_rni_scr attributes,por_rni_scr,[0],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[63:54],num_atomic_bufs,Number of atomic data buffers dependent,RO,Configuration dependent
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[53:44],a4s_logicalid_base,AXI4Stream interfaces logical ID base,RO,0x0
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[43:42],a4s_num,Number of AXI4Stream interfaces present,RO,0x0
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[41],force_rdb_prealloc,Force read data buffer preallocation dependent 0b1 yes 0b0 no,RO,Configuration dependent
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[40],ax_datapoison_en,Data Poison enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[39:30],ax_data_width,AXI interface data width in bits dependent,RO,Configuration dependent
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[29:20],num_rd_bufs,Number of read data buffers dependent,RO,Configuration dependent
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[19:10],num_rd_reqs,Number of outstanding read requests dependent,RO,Configuration dependent
Table 8-953: por_rni_unit_info attributes,por_rni_unit_info,[9:0],num_wr_reqs,Number of outstanding write requests dependent,RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[63:37],Reserved,Reserved ‑,RO,-
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[36:35],ax_num_port,Number of ACE-Lite/AXI4 interfaces present dependent,RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[34],ax_mecid_en,MECID enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[33],legacy_decoup_rd,"Legacy decoupled read mode, no read burst propagation dependent",RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[32:23],num_rd_req_max_per_slice,Number of read request entires per slice dependent,RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[22],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[21],ax_loopback_en,LoopBack enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[20:13],pab_logicalid,PUB AUB bridge Logical ID,RO,0x0
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[12],pab_en,PUB AUB bridge enable 0b1 Enabled 0b0 Not enabled,RO,0x0
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[11:6],num_prealloc_bufs,Number of Pre-allocated Read Data Buffers dependent,RO,Configuration dependent
Table 8-954: por_rni_unit_info2 attributes,por_rni_unit_info2,[5:0],id_width,AXI ID width for ACE-Lite subordinate ports dependent,RO,Configuration dependent
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[63:53],Reserved,Reserved ‑,RO,-
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[52:50],remote_wrdc_timeout,Configurable write data cancel timeout value for remote traffic. 0b000 ~2000 cycles 0b001 ~4000 cycles 0b010 ~8000 cylces 0b011 ~16000 cycles (default) 0b100 ~32000 cycles (all other values rsvd),RW,0b011
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[49:47],local_wrdc_timeout,Configurable write data cancel timeout value for local traffic. 0b000 ~2000 cycles 0b001 ~4000 cycles 0b010 ~8000 cylces 0b011 ~16000 cycles (default) 0b100 ~32000 cycles (all other values rsvd),RW,0b010
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[46:43],chip_id,Configurable ChipID for this RNX instance. Must be correctly set for proper handling of remote traffic to HNI/HNP. Only supports values 0..3. Two MSB’s is reserved.,RW,0b0000
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[42:39],Reserved,Reserved ‑,RO,-
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[38],dis_awid_to_hni_hnp_cxra,"If set, disables compressed AWID to HNI, HNP and CXRA, also disables compressed AWID based ordering. Set this bit if uniq-ID write performance is needed.",RW,0b0
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[37:28],max_wrt_outstd_chitxn_cnt,Maximum number of outstanding writes allowed on CHI-side dependent,RW,Configuration dependent
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[27:26],Reserved,Reserved ‑,RO,-
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[25:16],max_rrt_outstd_chitxn_cnt,Maximum number of outstanding reads allowed on CHI-side dependent,RW,Configuration dependent
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[15],dsa_en,"Enables Direct Subordinate Access feature to SBSX/MTSX. When setting this bit, dis_compack_on_writes must be set to 1, because dsa mode does not work with compack flow. Requires POR_DSA_EN_PARAM to be set, otherwise this config bit has no effect.",RW,0b0
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[14:12],wrt_crdgnt_weight,Determines weight of credit grant allocated to retried writes in presence of pending retried reads,RW,0b001
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[11],rdata_64byt_nointv_en,Enables no interleaving property on normal memory read data within 64B granule when set,RW,0b1
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[10:8],rrt_crdgnt_weight,Determines weight of credit grant allocated to retried reads in presence of pending retried writes,RW,0b100
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[7],dis_tunneled_req_throttling,Disables retry based throttling of tunneled write requests,RW,0b0
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[6],dis_port_token,"If set, disables per port reservation in the tracker(rd and wr)",RW,0b1
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[5],pcie_mstr_present,Indicates PCIe requester/manager is present; must be set if PCIe requester/ manager is present upstream of RN-I or RN-D,RW,0b0
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[4],qpc15_entry_rsv_en,Enables QPC15 entry reservation 0b1 Reserves tracker entry for QoS15 requests 0b0 Does not reserve tracker entry for QoS15 requests NOTE Only valid and applicable when por_rni_qpc_en is set,RW,0b0
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[3],force_prealloc_rdb,"When set, all reads from the RN-I are sent with a preallocated read data buffer dependent",RW,Configuration dependent
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[2],dis_wr_stream,Disables streaming of ordered writes when set,RW,0b0
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[1],wfc,"When set, enables waiting for completion (COMP) before dispatching dependent transaction (TXN)",RW,0b0
Table 8-955: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[0],qpc_en,"When set, enables QPC-based scheduling using two QoS priority classes (QoS15 and non-QoS15)",RW,0b1
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[63:18],Reserved,Reserved,RO,-
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[17:16],cbusy_wr_filter_window,Number of CBusy write responses in one sampling window. The possible values are: 0b00 256 (default) 0b01 64 0b10 128 0b11 512,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[15:14],cbusy_wr_filter_threshold,Fraction of CBusy write responses in the sampling window necessary to be considered valid sample of that CBusy value. The possible values are 0b00 1/16 (default) 0b01 1/32 0b10 1/8 0b11 1/4,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[13:12],cbusy_wr_txreq_limit_dec,Dynamic write TXREQ limit decrement. Controls how quickly the dynamic write TXREQ limit is decreased when CBusy indicates a value of 3. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[11:10],cbusy_wr_txreq_limit_inc,Dynamic write TXREQ limit decrement. Controls how quickly the dynamic write TXREQ limit is decreased when CBusy indicates a value of 2. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[9],cbusy_wr_en,Enables CBusy throttling of write txreq within the RNI,RW,0b1
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[8:7],cbusy_rd_filter_window,Number of CBusy read responses in one sampling window. The possible values are 0b00 256 (default) 0b01 64 0b10 128 0b11 512,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[6:5],cbusy_rd_filter_threshold,Fraction of CBusy read responses in the sampling window necessary to be considered valid sample of that CBusy value. The possible values are 0b00 1/16 (default) 0b01 1/32 0b10 1/8 0b11 1/4,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[4:3],cbusy_rd_txreq_limit_dec,Dynamic read TXREQ limit decrement. Controls how quickly the dynamic read TXREQ limit is decreased when CBusy indicates a value of 3. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[2:1],cbusy_rd_txreq_limit_inc,Dynamic read TXREQ limit increment. Controls how quickly the dynamic read TXREQ limit is increased when CBusy indicates values less than 2. The possible values are 0b00 4 (default) 0b01 2 0b10 8 0b11 16,RW,0b00
Table 8-956: por_rni_cfg_ctl2 attributes,por_rni_cfg_ctl2,[0],cbusy_rd_en,Enables CBusy throttling of read txreq within the RNI,RW,0b1
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[63:42],Reserved,Reserved ‑,RO,-
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[41],dis_nonpci_cxra_wr_stream,Disables streaming of ordered writes to (non-PCI)-CXRA when set,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[40],disable_owo_property,When set RN-D AXI interface will behave as if AXI Ordered_Write_Observation property is disabled for all writes.,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[39],sys_dis_data_interleaving,"System optimized disable read DATA interleaving for all ports. Disables all read data interleaving, including atomic read data being returned for all AXI ports. Read burst preservation is enabled same as in normal mode, but this requires certain system level restrictions: 1. Cannot set SYS_DIS_DATA_INTERLEAVING for multi-chip systems. Support for remote HN-P is a future feature. 2. When setting SYS_DIS_DATA_INTERLEAVING for an RN-I/RN-D it is required for that RN-I/RN- D to target only one HN-P with read bursts. It is also required for the path to a single remote HN- P, when remote support is available, to only go through a single CCG and for the ccg_rni to also have SYS_DIS_DATA_INTERLEAVING set. 3. The AXI subordinate downstream of HN-P must not interleave read burst data. 4. Must have NUM_RD_REQ == NUM_RD_BUF and NUM_RD_REQ <= 256, otherwise this bit has no effect. 5. The sum of the maximum number of beats of a cracked burst per each port must fit wholly within an arslice - breaking this rule will result in a hang. Must comprehend DIS_PORT_TOKEN AND QPC15_ENTRY_RSV settings, which will limit number of available entries",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[38],Reserved,Reserved ‑,RO,-
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[37],memattr_cache_alloc_ovr,"If set, overrides the incoming memattr cacheable and allocate attributes both to 1 for non-device and bufferable requests",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[36],serialize_on_sameid_tgtid_change,"If set, serializes request issue for sameid writes to cxra when tgtid mismatches previous write reuquest.",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[35],dis_readonce_rd_burst,"If set, disables read burst for ReadOnce from AXI.",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[34],dis_hnf_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical target is pci_cxra and logical target is hnf, otherwise may tunneling/2hop to RA if interleaving granularity settings allow.",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[33],dis_pci_cxra_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical and logical target is pci_cxra, otherwise tunneling/2hop to RA.",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[32:27],clstr_intlv_mask,"Encoded static mask for max interleave granularity supported. When this setting is less than or equal to rnsam’s programmed interleave granularity for a write to pci_cxra, tunneling/2hop flow will be used. 0b111111 64B 0b111110 128B 0b111100 256B 0b111000 512B 0b110000 1024B 0b100000 2048B 0b000000 4096B others Reserved",RW,0b000000
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[26],dis_pcie_to_lcn,"If set, all pcie traffic sent directly to HNF/CCG, bypasses LCN. Only has effect when pcie_mstr_present",RW,0b1
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[25],dis_ncwr_stream,Disables streaming of ordered non-cacheable writes when set,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[24],dis_be_all_ones_hint,"If set, disables hint to HNF which signals all BE=1’s on writes",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[23],Reserved,Reserved ‑,RO,-
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[22],dis_hnp_rd_burst,"If set, disables read burst to HNP on CHI request flits . Read burst on CHI is supported in either non-decoupled RDB configuration or when decoupled (NUM_RD_BUF < NUM_RD_REQ) and LEGACY_DECOUP_RD = 0 and read data chunking is enabled on AXI.",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[21],dis_pci_cxra_rd_burst,"If set, disables read burst to PCI-CXRA on CHI request flits . Read burst on CHI is supported only in non- decoupled RDB configuration.",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[20],dis_hnp_wr_stream,Disables streaming of ordered writes to HNP when set,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[19],dis_size_optimization_for_32B_incr,"If set, disables the size related optimization for a 32B INCR burst (rh-2512). Only applies to writes.",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[18],dis_pcrdgnt_bank_starv_prot,"If set, disables across arslice starvation protection",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[17],dis_ra_2hop_serial_wr_opt,"If set, disables 2 hop indication to ra for serilized writes; will indicate 3 hop",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[16],dis_rdata_bypass,"If set, disables read data bypass path",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[15],dis_rreq_bypass,"If set, disables read request bypass path",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[14],dis_compack_on_writes,"If set, disables comp_ack on streaming writes. WrData is used for ordering writes",RW,0b1
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[13],dis_data_chunking,"If set, disables the data chunking feature",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[12],dis_tnl_burst_early_dealloc_opt,"If set, disables the optimization related to early deallocation of tunnelled writes for intermediate txns of burst",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[11],never_send_wr_full_op,"If set, RNI will never send WR FULL op. All write ops will be of PTL type",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[10],dis_wr_stream_on_tgttype_mismatch,"If set, serializes first write when moving from one tgttype to another",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[9],en_wrstream_data_dispatch_on_prior_completions,"If set, data dispatch for streaming writes waits for completion of all older writes",RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[8],dis_misc_wr_stream,Disables streaming of ordered writes with following attributes when set : Device memory or EWA=0 or Excl=1,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[7],dis_pci_cxra_wr_stream,Disables streaming of ordered writes to PCI-CXRA when set,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[6],dis_hni_wr_stream,Disables streaming of ordered writes to HNI when set,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[5],dis_stash_wr_stream,Disables streaming of ordered WrUniqStash when set,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[4],upstrm_datcheck_en,Upstream supports Datacheck dependent,RW,Configuration dependent
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[3],Reserved,Reserved ‑,RO,-
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[2],park_port_arb_ptr,Parks the AXI port arbitration pointer for Burst,RW,0b0
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[1],ar_byp_en,AR bypass enable; enables bypass path in the AR pipeline,RW,0b1
Table 8-957: por_rni_aux_ctl attributes,por_rni_aux_ctl,[0],cg_disable,Disables clock gating when set,RW,0b0
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[63:31],Reserved,Reserved ‑,RO,-
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[30],s#{index}_its_mstr_present,Must be set if translation table walk manager present such as TCU or GIC for non-PCIE case. This affects RNI AW channel only.,RW,0b0
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[29],s#{index}_tablewalk_mstr_present,Must be set if translation table walk manager present such as TCU or GIC. This affects RNI AR channel only.,RW,0b0
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[28],s#{index}_sends_ar_unq_id,"If set, indicates AR transactions on Port#{index} are always Unique ID. This bit for a port must be set to 1 to enable Read Burst on the CHI side of RNI.",RW,0b0
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[27],s#{index}_dis_data_interleaving,"If set, disables read DATA interleaving on RDATAS#{index} channel. This applies only to RDATA generated as a response to requests on AR channel . This does not apply to RDATA generated as a response to Atomic request on AW channel. I.e. RDATA of an Atomic op, on AW channel, may interleave with RDATA of an AR channel request If setting cfg_ctl.wfc bit along with this bit, aux_ctl.dis_rreq_bypass must also be set, otherwise completion order will be violated.",RW,0b0
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[26:19],s#{index}_wr_token,Port S#{index} reserved token count for AW channel This must be less than the number of Wr requests(RNID_NUM_XRT_REQ) on AW achnnel 8’b0000_0000,RW,-
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[18:11],s#{index}_rd_token,Port S#{index} reserved token count for AR channel per slice This should be less than the number of Rd requests(RNID_NUM_XRT_SLICE_REQ) per slice on AR achnnel 8’b0000_0000,RW,-
Table 8-958: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[10:0],s#{index}_lpid_mask,Port S#{index} LPID mask LPID[0] Equal to the result of UnaryOR of BitwiseAND of LPID mask and AXID (LPID[0] = |(AXID & mask)); specifies which AXID bit is reflected in the LSB of LPID LPID[2:1] Equal to port ID[1:0]; the MSB of LPID contains port ID 11’b000_0000_0000,RW,-
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[63:32],Reserved,Reserved,RO,-
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[31:24],s#{index}_mpam_pmg,Port S#{index} MPAM_PMG value,RW,0b0
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[23:20],Reserved,Reserved,RO,-
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[19:8],s#{index}_mpam_partid,Port S#{index} MPAM_PARTID value,RW,0b0
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[7:5],Reserved,Reserved,RO,-
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[4],s#{index}_mpam_ns,Port S#{index} MPAM_NS value,RW,0b0
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[3],Reserved,Reserved,RO,-
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[2],s#{index}_mpam_nse,Port S#{index} MPAM_NSE value,RW,0b0
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[1],Reserved,Reserved,RO,-
Table 8-959: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[0],s#{index}_mpam_override_en,"Port S#{index} MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Note that when RNID_AXMPAM_EN_PARAM is set to 0, MPAM override value is always used irrespective of this bit value",RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[63:24],Reserved,Reserved ‑,RO,-
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[23:20],s#{index}_ar_qos_override,AR QoS override value for port S#{index},RW,0b0000
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[19:16],s#{index}_aw_qos_override,AW QoS override value for port S#{index},RW,0b0000
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[15:8],Reserved,Reserved ‑,RO,-
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[7],s#{index}_ar_pqv_mode,Configures the QoS regulator mode for read transactions during period mode 0b0 Normal mode; QoS value is stable when the manager is idle 0b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle,RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[6],s#{index}_aw_pqv_mode,Configures the QoS regulator mode for write transactions during period mode 0b0 Normal mode; QoS value is stable when the manager is idle 0b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle,RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[5],s#{index}_ar_reg_mode,Configures the QoS regulator mode for read transactions 0b0 Latency mode 0b1 Period mode; used for bandwidth regulation,RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[4],s#{index}_aw_reg_mode,Configures the QoS regulator mode for write transactions 0b0 Latency mode 0b1 Period mode; used for bandwidth regulation,RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[3],s#{index}_ar_qos_override_en,"Enables port S#{index} AR QoS override; when set, allows QoS value on inbound AR transactions to be overridden",RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[2],s#{index}_aw_qos_override_en,"Enables port S#{index} AW QoS override; when set, allows QoS value on inbound AW transactions to be overridden",RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[1],s#{index}_ar_lat_en,Enables port S#{index} AR QoS regulation when set,RW,0b0
Table 8-960: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[0],s#{index}_aw_lat_en,Enables port S#{index} AW QoS regulation when set,RW,0b0
Table 8-961: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[63:28],Reserved,Reserved ‑,RO,-
Table 8-961: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[27:16],s#{index}_ar_lat_tgt,Port S#{index} AR channel target latency; a value of 0 corresponds to no regulation,RW,0x000
Table 8-961: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[15:12],Reserved,Reserved ‑,RO,-
Table 8-961: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[11:0],s#{index}_aw_lat_tgt,Port S#{index} AW channel target latency; a value of 0 corresponds to no regulation,RW,0x000
Table 8-962: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[63:11],Reserved,Reserved,RO,-
Table 8-962: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[10:8],s#{index}_ar_lat_scale,Port S#{index} AR QoS scale factor 0b000 2^(-5) 0b001 2^(-6) 0b010 2^(-7) 0b011 2^(-8) 0b100 2^(-9) 0b101 2^(-10) 0b110 2^(-11) 0b111 2^(-12),RW,0x0
Table 8-962: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[7:3],Reserved,Reserved,RO,-
Table 8-962: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[2:0],s#{index}_aw_lat_scale,Port S#{index} AW QoS scale factor 0b000 2^(-5) 0b001 2^(-6) 0b010 2^(-7) 0b011 2^(-8) 0b100 2^(-9) 0b101 2^(-10) 0b110 2^(-11) 0b111 2^(-12),RW,0x0
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[63:28],Reserved,Reserved,RO,-
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[27:24],s#{index}_ar_lat_max_qos,Port S#{index} AR QoS maximum value,RW,0x0
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[23:20],Reserved,Reserved,RO,-
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[19:16],s#{index}_ar_lat_min_qos,Port S#{index} AR QoS minimum value,RW,0x0
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[15:12],Reserved,Reserved,RO,-
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[11:8],s#{index}_aw_lat_max_qos,Port S#{index} AW QoS maximum value,RW,0x0
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[7:4],Reserved,Reserved,RO,-
Table 8-963: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[3:0],s#{index}_aw_lat_min_qos,Port S#{index} AW QoS minimum value,RW,0x0
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[63:31],Reserved,Reserved,RO,-
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[30:24],pmu_event3_id,RN-I PMU Event 3 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[23],Reserved,Reserved,RO,-
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[22:16],pmu_event2_id,RN-I PMU Event 2 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[15],Reserved,Reserved,RO,-
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[14:8],pmu_event1_id,RN-I PMU Event 1 ID; see pmu_event0_id for encodings,RW,0b0
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[7],Reserved,Reserved,RO,-
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[6:0],pmu_event0_id,RN-I PMU Event 0 ID 0x00 No event 0x01 Port S0 RDataBeats 0x02 Port S1 RDataBeats 0x03 Port S2 RDataBeats 0x04 RXDAT flits received 0x05 TXDAT flits sent 0x06 Total TXREQ flits sent 0x07 Retried TXREQ flits sent 0x08 RRT occupancy count overflow_slice0 0x09 WRT occupancy count overflow 0x0A Replayed TXREQ flits 0x0B WriteCancel sent 0x0C Port S0 WDataBeats 0x0D Port S1 WDataBeats 0x0E Port S2 WDataBeats 0x0F RRT allocation 0x10 WRT allocation 0x11 PADB occupancy count overflow 0x12 RPDB occupancy count overflow 0x13 RRT occupancy count overflow_slice1,RW,0b0
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[6:0],pmu_event0_id,RN-I PMU Event 0 ID 0x14 RRT occupancy count overflow_slice2 0x15 RRT occupancy count overflow_slice3 0x16 WRT request throttled 0x17 RNI backpressure CHI LDB full 0x18 RRT normal rd req occupancy count overflow_slice0 0x19 RRT normal rd req occupancy count overflow_slice1 0x1A RRT normal rd req occupancy count overflow_slice2 0x1B RRT normal rd req occupancy count overflow_slice3 0x1C RRT PCIe RD burst req occupancy count overflow_slice0 0x1D RRT PCIe RD burst req occupancy count overflow_slice1 0x1E RRT PCIe RD burst req occupancy count overflow_slice2 0x1F RRT PCIe RD burst req occupancy count overflow_slice3 0x20 RRT PCIe RD burst allocation 0x21 Compressed AWID ordering 0x22 Atomic data buffer allocation 0x23 Atomic data buffer occupancy 0x24 RRT occupancy count overflow_slice4 0x25 RRT occupancy count overflow_slice5 0x26 RRT occupancy count overflow_slice6,RW,0b0
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[6:0],pmu_event0_id,RN-I PMU Event 0 ID 0x27 RRT occupancy count overflow_slice7 0x28 RRT normal rd req occupancy count overflow_slice4 0x29 RRT normal rd req occupancy count overflow_slice5 0x2A RRT normal rd req occupancy count overflow_slice6 0x2B RRT normal rd req occupancy count overflow_slice7 0x2C RRT PCIe RD burst req occupancy count overflow_slice4 0x2D RRT PCIe RD burst req occupancy count overflow_slice5 0x2E RRT PCIe RD burst req occupancy count overflow_slice6 0x2F RRT PCIe RD burst req occupancy count overflow_slice7 0x30 RRT CBUSY throttled 0x31 RRT CBUSY 3 0x32 RRT CBUSY 2 0x33 RRT CBUSY 1 0x34 RRT CBUSY 0 0x35 WRT CBUSY throttled 0x36 WRT CBUSY 3 0x37 WRT CBUSY 2 0x38 WRT CBUSY 1 0x39 WRT CBUSY 0,RW,0b0
Table 8-964: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[6:0],pmu_event0_id,RN-I PMU Event 0 ID 0x3A RRT TXREQ dispatched occupancy count overflow_slice0 0x3B RRT TXREQ dispatched occupancy count overflow_slice1 0x3C RRT TXREQ dispatched occupancy count overflow_slice2 0x3D RRT TXREQ dispatched occupancy count overflow_slice3 0x3E RRT TXREQ dispatched occupancy count overflow_slice4 0x3F RRT TXREQ dispatched occupancy count overflow_slice5 0x40 RRT TXREQ dispatched occupancy count overflow_slice6 0x41 RRT TXREQ dispatched occupancy count overflow_slice7 0x42 WRT TXREQ dispatched occupancy count overflow,RW,0b0
Table 8-966: por_rnsam_node_info attributes,por_rnsam_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-966: por_rnsam_node_info attributes,por_rnsam_node_info,[47:32],logical_id,Component logical ID NOTE RN SAM logical ID is always set to 0b0.,RO,0x0
Table 8-966: por_rnsam_node_info attributes,por_rnsam_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-966: por_rnsam_node_info attributes,por_rnsam_node_info,[15:0],node_type,CMN node type identifier,RO,0x000F
Table 8-967: por_rnsam_child_info attributes,por_rnsam_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-967: por_rnsam_child_info attributes,por_rnsam_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-967: por_rnsam_child_info attributes,por_rnsam_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-968: por_rnsam_scr attributes,por_rnsam_scr,[63:1],Reserved,Reserved,RO,-
Table 8-968: por_rnsam_scr attributes,por_rnsam_scr,[0],mem_range,Allows Secure override of the memory range registers,RW,0b0
Table 8-969: por_rnsam_rcr attributes,por_rnsam_rcr,[63:1],Reserved,Reserved,RO,-
Table 8-969: por_rnsam_rcr attributes,por_rnsam_rcr,[0],mem_range,Allows Root override of the memory range registers,RW,0b0
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[63:57],Reserved,Reserved ‑,RO,-
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[56],flexible_targetid_en,flexible target enable to preserve backward compatability,RO,0x1
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[55:48],num_qos_regions,Number of QOS regions,RO,0x10
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[47:40],Reserved,Reserved ‑,RO,-
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[39:32],num_non_hash_group,Number of non-hashed groups supported dependent,RO,Configuration dependent
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[31],nonhash_range_comp_en,Define start and end address for each HTG region dependent,RO,Configuration dependent
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[30],Reserved,Reserved ‑,RO,-
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[29],rnsam_prefetch_en,RNSAM prefetch enabled,RO,0x1
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[28],Reserved,Reserved ‑,RO,-
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[27],htg_range_comp_en,Define start and end address for each HTG region dependent,RO,Configuration dependent
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[26],htg_axid_hash_en,Enable AXID based hashing scheme,RO,0x1
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[25],htg_hier_hash_en,Enable Hierarchical hashing scheme dependent,RO,Configuration dependent
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[24],htg_np2_hash_en,Enable non-power of two hash scheme,RO,0x1
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[23:16],num_sys_cache_group,Number of system cache groups supported,RO,0x08
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[15:9],num_htg,Number of Hashed target groups dependent,RO,Configuration dependent
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[8],Reserved,Reserved ‑,RO,-
Table 8-970: por_rnsam_unit_info attributes,por_rnsam_unit_info,[7:0],num_hnf,Number of hashed targets supported dependent,RO,Configuration dependent
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[63:43],Reserved,Reserved ‑,RO,-
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[42:39],rnsam_customs_regs,Number of customer specific registers for customer implemented logic dependent,RO,Configuration dependent
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[38],rnsam_pftgt_default_hashed_group_en,"Enable default hashed group for prefetch transactions. To support backward compatible, set this parameter",RO,0x1
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[37],Reserved,Reserved ‑,RO,-
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[36:32],rnsam_pftgt_num_htg,Number of prefetch HTG regions supported per System Cache Group by the RNSAM dependent,RO,Configuration dependent
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[31],Reserved,Reserved ‑,RO,-
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[30:24],rnsam_pftgt_num_nonhash,Number of prefetch non-hashed regions supported per System Cache Group by the RNSAM dependent,RO,Configuration dependent
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[23],Reserved,Reserved ‑,RO,-
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[22:18],rnsam_pftgt_num_scg,Number of system cache groups enabled for prefetch targets dependent,RO,Configuration dependent
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[17],Reserved,Reserved ‑,RO,-
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[16:10],rnsam_num_cpa_groups,Number of CPA groups dependent,RO,Configuration dependent
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[9:5],nonhash_rcomp_lsb,NONHASH RCOMP LSB bit position defining minimum region size dependent,RO,Configuration dependent
Table 8-971: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[4:0],htg_rcomp_lsb,HTG RCOMP LSB bit position defining minimum region size dependent,RO,Configuration dependent
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[63],Reserved,Reserved ‑,RO,-
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[62:56],region#{index}_size,"Memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0x0
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[55:52],Reserved,Reserved ‑,RO,-
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[51:16],region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_NONHASH_RCOMP_LSB_PARAM",RW,0x0
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[15],Reserved,Reserved ‑,RO,-
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[14:9],region#{index}_memory_attributes,"Indicates Memory Attributes, [3:0] directly translates to CHI memory attributes",RW,0b00000
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[8],Reserved,Reserved ‑,RO,-
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[7:6],region#{index}_secure,Indicates secure type 0b00 Trusted device. 0b01 Trusted device attached memory range only. 0b10 Untrusted device 0b11 Reserved,RW,0b00
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[5],Reserved,Reserved ‑,RO,-
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[4:2],region#{index}_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b000
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[1],Reserved,Reserved ‑,RO,-
Table 8-972: non_hash_mem_region_reg0-127 attributes,non_hash_mem_region_reg0-127,[0],region#{index}_valid,Memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-973: non_hash_mem_region_cfg2_reg0-127 attributes,non_hash_mem_region_cfg2_reg0-127,[63:52],Reserved,Reserved,RO,-
Table 8-973: non_hash_mem_region_cfg2_reg0-127 attributes,non_hash_mem_region_cfg2_reg0-127,[51:16],nonhash_region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_NONHASH_RCOMP_LSB_PARAM",RW,0x0
Table 8-973: non_hash_mem_region_cfg2_reg0-127 attributes,non_hash_mem_region_cfg2_reg0-127,[15:4],Reserved,Reserved,RO,-
Table 8-973: non_hash_mem_region_cfg2_reg0-127 attributes,non_hash_mem_region_cfg2_reg0-127,[3],region#{index}_numa_mode_en,Configure this bit if the non-hashed region is programmed for the remote-chip NUMA,RW,0b0
Table 8-973: non_hash_mem_region_cfg2_reg0-127 attributes,non_hash_mem_region_cfg2_reg0-127,[2],Reserved,Reserved,RO,-
Table 8-973: non_hash_mem_region_cfg2_reg0-127 attributes,non_hash_mem_region_cfg2_reg0-127,[1:0],region#{index}_cpag_linkend,Specifies CPAG Linkend,RW,0x0
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[63:47],Reserved,Reserved ‑,RO,-
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[46:36],nodeid_#{4*index + 3},Non-hashed target node ID #{4*index + 3},RW,0b00000000000
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[35],Reserved,Reserved ‑,RO,-
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[34:24],nodeid_#{4*index + 2},Non-hashed target node ID #{4*index + 2},RW,0b00000000000
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[23],Reserved,Reserved ‑,RO,-
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[22:12],nodeid_#{4*index + 1},Non-hashed target node ID #{4*index + 1},RW,0b00000000000
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[11],Reserved,Reserved ‑,RO,-
Table 8-974: non_hash_tgt_nodeid0-31 attributes,non_hash_tgt_nodeid0-31,[10:0],nodeid_#{4*index},Non-hashed target node ID #{4*index},RW,0b00000000000
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[63:60],Reserved,Reserved,RO,-
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[59:55],region9_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[54],region9_pag_en,Enables the CPA mode for non-hashed memory region 9,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[53:49],region8_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[48],region8_pag_en,Enables the CPA mode for non-hashed memory region 8,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[47:43],region7_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[42],region7_pag_en,Enables the CPA mode for non-hashed memory region 7,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[41:37],region6_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[36],region6_pag_en,Enables the CPA mode for non-hashed memory region 6,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[35:31],region5_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[30],region5_pag_en,Enables the CPA mode for non-hashed memory region 5,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[29:25],region4_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[24],region4_pag_en,Enables the CPA mode for non-hashed memory region 4,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[23:19],region3_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[18],region3_pag_en,Enables the CPA mode for non-hashed memory region 3,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[17:13],region2_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[12],region2_pag_en,Enables the CPA mode for non-hashed memory region 2,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[11:7],region1_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[6],region1_pag_en,Enables the CPA mode for non-hashed memory region 1,RW,0b0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[5:1],region0_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-975: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[0],region0_pag_en,Enables the CPA mode for non-hashed memory region 0,RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[63:60],Reserved,Reserved,RO,-
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[59:55],region#{index*10 + 9}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[54],region#{index*10 + 9}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 9},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[53:49],region#{index*10 + 8}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[48],region#{index*10 + 8}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 8},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[47:43],region#{index*10 + 7}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[42],region#{index*10 + 7}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 7},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[41:37],region#{index*10 + 6}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[36],region#{index*10 + 6}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 6},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[35:31],region#{index*10 + 5}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[30],region#{index*10 + 5}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 5},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[29:25],region#{index*10 + 4}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[24],region#{index*10 + 4}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 4},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[23:19],region#{index*10 + 3}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[18],region#{index*10 + 3}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 3},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[17:13],region#{index*10 + 2}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[12],region#{index*10 + 2}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 2},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[11:7],region#{index*10 + 1}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[6],region#{index*10 + 1}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 1},RW,0b0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[5:1],region#{index*10}_pag_grpid,Specifies CCIX port aggregation group ID,RW,0x0
Table 8-976: cml_port_aggr_mode_ctrl_reg1-12 attributes,cml_port_aggr_mode_ctrl_reg1-12,[0],region#{index*10}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10},RW,0b0
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[63],Reserved,Reserved ‑,RO,-
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[62:56],region#{index}_size,"Memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b0000000
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[55:52],Reserved,Reserved ‑,RO,-
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[51:16],region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0b00000000000000000000000000
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[15],Reserved,Reserved ‑,RO,-
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[14:9],region#{index}_memory_attributes,"Indicates Memory Attributes, [3:0] directly translates to CHI memory attributes",RW,0b00000
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[8],Reserved,Reserved ‑,RO,-
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[7:6],region#{index}_secure,Indicates secure type 0b00 Trusted device. 0b01 Trusted device attached memory range only. 0b10 Untrusted device 0b11 Reserved,RW,0b00
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[5],Reserved,Reserved ‑,RO,-
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[4:2],region#{index}_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b000
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[1],region#{index}_nonhash_reg_en,Enables hashed region #{index} to select non- hashed node,RW,0b0
Table 8-977: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[0],region#{index}_valid,Memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[63],Reserved,Reserved ‑,RO,-
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[62:56],htg_region#{index}_size,"Memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b0000000
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[55:52],Reserved,Reserved ‑,RO,-
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[51:16],htg_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[15],Reserved,Reserved ‑,RO,-
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[14:9],htg_region#{index}_memory_attributes,"Indicates Memory Attributes, [3:0] directly translates to CHI memory attributes",RW,0b00000
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[8],Reserved,Reserved ‑,RO,-
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[7:6],htg_region#{index}_secure,Indicates secure type 0b00 Trusted device. 0b01 Trusted device attached memory range only. 0b10 Untrusted device 0b11 Reserved,RW,0b00
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[5],Reserved,Reserved ‑,RO,-
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[4:2],htg_region#{index}_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b000
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[1],htg_region#{index}_nonhash_reg_en,Enables hashed region #{index} to select non-hashed node,RW,0b0
Table 8-978: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[0],htg_region#{index}_valid,Memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-979: hashed_tgt_grp_cfg2_region0-31 attributes,hashed_tgt_grp_cfg2_region0-31,[63:52],Reserved,Reserved,RO,-
Table 8-979: hashed_tgt_grp_cfg2_region0-31 attributes,hashed_tgt_grp_cfg2_region0-31,[51:16],region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-979: hashed_tgt_grp_cfg2_region0-31 attributes,hashed_tgt_grp_cfg2_region0-31,[15:0],Reserved,Reserved,RO,-
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[63],Reserved,Reserved ‑,RO,-
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[62:56],region#{index}_scndry_size,"Secondary memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b00000
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[55:52],Reserved,Reserved ‑,RO,-
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[51:16],region#{index}_scndry_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[15],Reserved,Reserved ‑,RO,-
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[14:5],region#{index}_cacheid,Specifies the coherency domain associated to the HTG#{index},RW,0x0
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[4:2],region#{index}_scndry_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b000
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[1],Reserved,Reserved ‑,RO,-
Table 8-980: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[0],region#{index}_scndry_valid,Secondary memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[63],Reserved,Reserved ‑,RO,-
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[62:56],htg_scndry_region#{index}_size,"Secondary memory region #{index} size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b00000
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[55:52],Reserved,Reserved ‑,RO,-
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[51:16],htg_scndry_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0x0
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[15],Reserved,Reserved ‑,RO,-
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[14:5],htg_region#{index}_cacheid,Specifies the coherency domain associated to the HTG#{index},RW,0x0
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[4:2],htg_scndry_region#{index}_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b000
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[1],Reserved,Reserved ‑,RO,-
Table 8-981: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[0],htg_scndry_region#{index}_valid,Secondary memory region #{index} valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-982: hashed_target_grp_secondary_cfg2_reg0-31 attributes,hashed_target_grp_secondary_cfg2_reg0-31,[63:52],Reserved,Reserved ‑,RO,-
Table 8-982: hashed_target_grp_secondary_cfg2_reg0-31 attributes,hashed_target_grp_secondary_cfg2_reg0-31,[51:16],htg_scndry_region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM",RW,0b00000000000000000000000000
Table 8-982: hashed_target_grp_secondary_cfg2_reg0-31 attributes,hashed_target_grp_secondary_cfg2_reg0-31,[15:0],Reserved,Reserved ‑,RO,-
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[63:29],Reserved,Reserved ‑,RO,-
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[28:25],htg_region#{index}_hier_cluster_mask,Hierarchical hashing Enable cluster masking to achieve different interleave granularity across clusters. 0b0000 64 byte interleave granularity across clusters 0b0110 4096 byte interleave granularity across clusters 0b1111 Cluster interleaving disabled others Reserved,RW,0b1111
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[24],htg_region#{index}_tgtid_sel,"Select the TgtID’s from HNF or HNP trgt tables 0b0 Default, selects from HNF table 0b1 selects from HNP table",RW,0b0
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[23],htg_region#{index}_misc_tgtid_sel,"Select the TgtID’s from HNF or Misc tgt tables 0b0 Default, selects from HNF table 0b1 selects from Misc Tgt table",RW,0b0
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[22],Reserved,Reserved ‑,RO,-
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[21:16],htg_region#{index}_hier_hash_nodes,"Hierarchical hashing mode, define number of nodes in each cluster",RW,0x0
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[15:14],Reserved,Reserved ‑,RO,-
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[13:8],htg_region#{index}_hier_hash_clusters,"Hierarchical hashing mode, define number of clusters groups",RW,0x0
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[7:6],Reserved,Reserved ‑,RO,-
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[5:3],htg_region#{index}_hier_enable_address_striping,Hierarchical hashing configure number of address bits needs to shuttered (removed) at second hierarchy hash (LSB bit is based on cluster mask). 0b000 no address shuttering 0b001 one addr bit shuttered (2 clusters) 0b010 two addr bit shuttered (4 clusters) 0b011 three addr bit shuttered (8 clusters) 0b100 four addr bit shuttered (16 clusters) 0b101 five addr bit shuttered (32 clusters) others Reserved,RW,0b0
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[2],htg_region#{index}_hierarchical_hash_en,Hierarchical Hashing mode enable configure bit,RW,0b0
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[1],htg_region#{index}_nonpowerof2_hash_en,Non power of two Hashing mode enable cconfigure bit,RW,0b0
Table 8-983: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[0],htg_region#{index}_axid_hash_en,AXID based Hashing mode enable configure bit,RW,0b0
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[63:56],htg7_num_hn,HN count for hashed target group 7,RW,0x00
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[55:48],htg6_num_hn,HN count for hashed target group 6,RW,0x00
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[47:40],htg5_num_hn,HN count for hashed target group 5,RW,0x00
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[39:32],htg4_num_hn,HN count for hashed target group 4,RW,0x00
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[31:24],scg3_num_hnf,HN count for hashed target group 3,RW,0x00
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[23:16],scg2_num_hnf,HN count for hashed target group 2,RW,0x00
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[15:8],scg1_num_hnf,HN count for hashed target group 1,RW,0x00
Table 8-984: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[7:0],scg0_num_hnf,HN count for hashed target group 0,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[63:56],htg#{index*8 + 7}_num_hn,HN count for hashed target group 7,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[55:48],htg#{index*8 + 6}_num_hn,HN count for hashed target group 6,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[47:40],htg#{index*8 + 5}_num_hn,HN count for hashed target group 5,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[39:32],htg#{index*8 + 4}_num_hn,HN count for hashed target group 4,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[31:24],htg#{index*8 + 3}_num_hn,HN count for hashed target group 3,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[23:16],htg#{index*8 + 2}_num_hn,HN count for hashed target group 2,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[15:8],htg#{index*8 + 1}_num_hn,HN count for hashed target group 1,RW,0x00
Table 8-985: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[7:0],htg#{index*8}_num_hn,HN count for hashed target group 0,RW,0x00
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[63:59],Reserved,Reserved ‑,RO,-
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[58:48],htg5_nodeid,Non-hashed node ID for Hashed target group 5,RW,0b00000000000
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[47],Reserved,Reserved ‑,RO,-
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[46:36],htg4_nodeid,Non-hashed node ID for Hashed target group 4,RW,0b00000000000
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[35],Reserved,Reserved ‑,RO,-
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[34:24],scg3_nodeid,Non-hashed node ID for Hashed target group 3,RW,0b00000000000
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[23],Reserved,Reserved ‑,RO,-
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[22:12],scg2_nodeid,Non-hashed node ID for Hashed target group 2,RW,0b00000000000
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[11],Reserved,Reserved ‑,RO,-
Table 8-986: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[10:0],scg1_nodeid,Non-hashed node ID for Hashed target group 1,RW,0b00000000000
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[63:59],Reserved,Reserved ‑,RO,-
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[58:48],htg#{index*5 + 5}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 5},RW,0b00000000000
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[47],Reserved,Reserved ‑,RO,-
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[46:36],htg#{index*5 + 4}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 4},RW,0b00000000000
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[35],Reserved,Reserved ‑,RO,-
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[34:24],htg#{index*5 + 3}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 3},RW,0b00000000000
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[23],Reserved,Reserved ‑,RO,-
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[22:12],htg#{index*5 + 2}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 2},RW,0b00000000000
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[11],Reserved,Reserved ‑,RO,-
Table 8-987: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[10:0],htg#{index*5 + 1}_nonhash_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 1},RW,0b00000000000
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[63:47],Reserved,Reserved ‑,RO,-
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[46:36],nodeid_#{index*4 + 3},HNF target node ID #{index*4 + 3},RW,0b00000000000
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[35],Reserved,Reserved ‑,RO,-
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[34:24],nodeid_#{index*4 + 2},HNF target node ID #{index*4 + 2},RW,0b00000000000
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[23],Reserved,Reserved ‑,RO,-
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[22:12],nodeid_#{index*4 + 1},HNF target node ID #{index*4 + 1},RW,0b00000000000
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[11],Reserved,Reserved ‑,RO,-
Table 8-988: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[10:0],nodeid_#{index*4},HNF target node ID #{index*4},RW,0b00000000000
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[63:47],Reserved,Reserved ‑,RO,-
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[46:36],nodeid_#{index*4 + 3},HNF target node ID #{index*4 + 3},RW,0b00000000000
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[35],Reserved,Reserved ‑,RO,-
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[34:24],nodeid_#{index*4 + 2},HNF target node ID #{index*4 + 2},RW,0b00000000000
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[23],Reserved,Reserved ‑,RO,-
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[22:12],nodeid_#{index*4 + 1},HNF target node ID #{index*4 + 1},RW,0b00000000000
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[11],Reserved,Reserved ‑,RO,-
Table 8-989: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[10:0],nodeid_#{index*4},HNF target node ID #{index*4},RW,0b00000000000
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[63:47],Reserved,Reserved ‑,RO,-
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[46:36],nodeid_#{index*4 + 3},HNP target node ID #{index*4 + 3},RW,0b00000000000
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[35],Reserved,Reserved ‑,RO,-
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[34:24],nodeid_#{index*4 + 2},HNP target node ID #{index*4 + 2},RW,0b00000000000
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[23],Reserved,Reserved ‑,RO,-
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[22:12],nodeid_#{index*4 + 1},HNP target node ID #{index*4 + 1},RW,0b00000000000
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[11],Reserved,Reserved ‑,RO,-
Table 8-990: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[10:0],nodeid_#{index*4},HNP target node ID #{index*4},RW,0b00000000000
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[63:47],Reserved,Reserved ‑,RO,-
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[46:36],nodeid_#{index*4 + 3},Misc target node ID #{index*4 + 3},RW,0b00000000000
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[35],Reserved,Reserved ‑,RO,-
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[34:24],nodeid_#{index*4 + 2},Misc target node ID #{index*4 + 2},RW,0b00000000000
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[23],Reserved,Reserved ‑,RO,-
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[22:12],nodeid_#{index*4 + 1},Misc target node ID #{index*4 + 1},RW,0b00000000000
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[11],Reserved,Reserved ‑,RO,-
Table 8-991: hashed_target_grp_misc_nodeid_reg0-7 attributes,hashed_target_grp_misc_nodeid_reg0-7,[10:0],nodeid_#{index*4},Misc target node ID #{index*4},RW,0b00000000000
Table 8-992: hashed_target_grp_misc_tgts_lcn_bound_cfg_reg0 attributes,hashed_target_grp_misc_tgts_lcn_bound_cfg_reg0,[63:32],Reserved,Reserved ‑,RO,-
Table 8-992: hashed_target_grp_misc_tgts_lcn_bound_cfg_reg0 attributes,hashed_target_grp_misc_tgts_lcn_bound_cfg_reg0,[31:0],lcn_bound_en,Marks the Hashed HNF index as a LCN,RW,0x00000000
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[63:59],Reserved,Reserved ‑,RO,-
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[58:48],cam#{index*2+1}_physical_id,CAM structure HN target-id #{index*4+1},RW,0b00000000000
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[47:42],Reserved,Reserved ‑,RO,-
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[41:33],cam#{index*2+1}_logical_id,CAM structure HN logical-id #{index*4+1},RW,0b000000000
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[32],cam#{index*2+1}_valid,CAM structure valid #{index*4+1},RW,0b0
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[31:27],Reserved,Reserved ‑,RO,-
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[26:16],cam#{index*2}_physical_id,CAM structure HN target-id #{index*4},RW,0b00000000000
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[15:10],Reserved,Reserved ‑,RO,-
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[9:1],cam#{index*2}_logical_id,CAM structure HN logical-id #{index*4},RW,0b000000000
Table 8-993: hashed_tgt_override_cam_reg0-7 attributes,hashed_tgt_override_cam_reg0-7,[0],cam#{index*2}_valid,CAM structure valid #{index*4},RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[63:61],scg3_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[60:58],scg3_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[57:55],scg3_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[54:52],scg3_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[51],scg3_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 3 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[50],Reserved,Reserved ‑,RO,-
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[49],scg3_hnf_cal_type,Enables type of HN CAL for HTG 3 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[48],scg3_hnf_cal_mode_en,Enables support for HN CAL for HTG 3,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[47:45],scg2_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[44:42],scg2_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[41:39],scg2_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[38:36],scg2_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[35],scg2_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 2 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[34],Reserved,Reserved ‑,RO,-
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[33],scg2_hnf_cal_type,Enables type of HN CAL for HTG 2 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[32],scg2_hnf_cal_mode_en,Enables support for HN CAL for HTG 2,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[31:29],scg1_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[28:26],scg1_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[25:23],scg1_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[22:20],scg1_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[19],scg1_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[18],Reserved,Reserved ‑,RO,-
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[17],scg1_hnf_cal_type,Enables type of HN CAL for HTG 1 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[16],scg1_hnf_cal_mode_en,Enables support for HN CAL for HTG 1,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[15:13],scg0_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[12:10],scg0_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[9:7],scg0_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[6:4],scg0_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[3],scg0_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 0 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[2],Reserved,Reserved ‑,RO,-
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[1],scg0_hnf_cal_type,Enables type of HN CAL for HTG 0 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-994: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[0],scg0_hnf_cal_mode_en,Enables support for HN CAL for HTG 0,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[63:61],htg#{index*4 + 3}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[60:58],htg#{index*4 + 3}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[57:55],htg#{index*4 + 3}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[54:52],htg#{index*4 + 3}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[51],htg#{index*4 + 3}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4 + 3} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[50],Reserved,Reserved ‑,RO,-
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[49],htg#{index*4 + 3}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 3} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[48],htg#{index*4 + 3}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 3},RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[47:45],htg#{index*4 + 2}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[44:42],htg#{index*4 + 2}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[41:39],htg#{index*4 + 2}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[38:36],htg#{index*4 + 2}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[35],htg#{index*4 + 2}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4 + 2} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[34],Reserved,Reserved ‑,RO,-
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[33],htg#{index*4 + 2}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 2} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[32],htg#{index*4 + 2}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 2},RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[31:29],htg#{index*4 + 1}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[28:26],htg#{index*4 + 1}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[25:23],htg#{index*4 + 1}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[22:20],htg#{index*4 + 1}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[19],htg#{index*4 + 1}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4 + 1} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[18],Reserved,Reserved ‑,RO,-
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[17],htg#{index*4 + 1}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 1} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[16],htg#{index*4 + 1}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 1},RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[15:13],htg#{index*4}_hnf_cal_override_map_11,configuration to map the CAL override 0b11 to the custom 3bit value,RW,0b011
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[12:10],htg#{index*4}_hnf_cal_override_map_10,configuration to map the CAL override 0b10 to the custom 3bit value,RW,0b010
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[9:7],htg#{index*4}_hnf_cal_override_map_01,configuration to map the CAL override 0b01 to the custom 3bit value,RW,0b001
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[6:4],htg#{index*4}_hnf_cal_override_map_00,configuration to map the CAL override 0b00 to the custom 3bit value,RW,0b000
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[3],htg#{index*4}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4} 0b0 Hash MSB bit to override Device ID 0b1 Hash LSB bit to override Device ID,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[2],Reserved,Reserved ‑,RO,-
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[1],htg#{index*4}_hn_cal_type,Enables type of HN CAL for HTG #{index*4} 0b0 CAL2 mode 0b1 CAL4 mode,RW,0b0
Table 8-995: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[0],htg#{index*4}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4},RW,0b0
Table 8-996: sys_cache_grp_hn_cpa_en_reg attributes,sys_cache_grp_hn_cpa_en_reg,[63:0],hash_cpa_en,Enable CPA for each hashed HNF node ID,RW,0x0000000000000000
Table 8-997: hashed_target_grp_hnf_cpa_en_reg1-1 attributes,hashed_target_grp_hnf_cpa_en_reg1-1,[63:0],htg_hnf_cpa_en#{index},Enable CPA for each hashed HNF node ID,RW,0x0000000000000000
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[63:62],htg_cpag_linkend_hnf#{index*8 + 7},CPAG Linkend associated to the HNF#{index*8 + 7},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[61],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[60:56],htg_cpag_hnf#{index*8 + 7},CPAG associated to the HNF#{index*8 + 7},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[55:54],htg_cpag_linkend_hnf#{index*8 + 6},CPAG Linkend associated to the HNF#{index*8 + 6},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[53],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[52:48],htg_cpag_hnf#{index*8 + 6},CPAG associated to the HNF#{index*8 + 6},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[47:46],htg_cpag_linkend_hnf#{index*8 + 5},CPAG Linkend associated to the HNF#{index*8 + 5},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[45],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[44:40],htg_cpag_hnf#{index*8 + 5},CPAG associated to the HNF#{index*8 + 5},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[39:38],htg_cpag_linkend_hnf#{index*8 + 4},CPAG Linkend associated to the HNF#{index*8 + 4},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[37],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[36:32],htg_cpag_hnf#{index*8 + 4},CPAG associated to the HNF#{index*8 + 4},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[31:30],htg_cpag_linkend_hnf#{index*8 + 3},CPAG Linkend associated to the HNF#{index*8 + 3},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[29],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[28:24],htg_cpag_hnf#{index*8 + 3},CPAG associated to the HNF#{index*8 + 3},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[23:22],htg_cpag_linkend_hnf#{index*8 + 2},CPAG Linkend associated to the HNF#{index*8 + 2},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[21],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[20:16],htg_cpag_hnf#{index*8 + 2},CPAG associated to the HNF#{index*8 + 2},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[15:14],htg_cpag_linkend_hnf#{index*8 + 1},CPAG Linkend associated to the HNF#{index*8 + 1},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[13],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[12:8],htg_cpag_hnf#{index*8 + 1},CPAG associated to the HNF#{index*8 + 1},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[7:6],htg_cpag_linkend_hnf#{index*8 + 0},CPAG Linkend associated to the HNF#{index*8 + 0},RW,0b0
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[5],Reserved,Reserved,RO,-
Table 8-998: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[4:0],htg_cpag_hnf#{index*8 + 0},CPAG associated to the HNF#{index*8 + 0},RW,0b0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[63:54],Reserved,Reserved,RO,-
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[53],enable_multi_cpa_grp_scg3,Enables multiple CPA groups to be configured to SCG3 0b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 0b1 multi_cpag mode : multiple CPA group ID’s are configured to SCG3.,RW,0b0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[52:48],cpa_grp_scg3,Specifies CCIX port aggregation group ID for Hashed Target Group 3,RW,0x0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[47:38],Reserved,Reserved,RO,-
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[37],enable_multi_cpa_grp_scg2,Enables multiple CPA groups to be configured to SCG2 0b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 0b1 multi_cpag mode: multiple CPA group ID’s are configured to SCG2.,RW,0b0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[36:32],cpa_grp_scg2,Specifies CCIX port aggregation group ID for Hashed target Group 2,RW,0x0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[31:22],Reserved,Reserved,RO,-
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[21],enable_multi_cpa_grp_scg1,Enables multiple CPA groups to be configured to SCG1 0b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 0b1 multi_cpag mode: multiple CPA group ID’s are configured to SCG1.,RW,0b0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[20:16],cpa_grp_scg1,Specifies CCIX port aggregation group ID for Hashed target Group 1,RW,0x0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[15:6],Reserved,Reserved,RO,-
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[5],enable_multi_cpa_grp_scg0,Enables multiple CPA groups to be configured to SCG0 0b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 0b1 multi_cpag mode: multiple CPA group ID’s are configured to SCG0.,RW,0b0
Table 8-999: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[4:0],cpa_grp_scg0,Specifies CCIX port aggregation group ID for hashed target Group 0,RW,0x0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[63:54],Reserved,Reserved,RO,-
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[53],enable_multi_cpa_grp_htg#{index*4,+ Enables multiple CPA groups to be configured to HTG,RW,0b0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[52:48],cpa_grp_htg#{index*4 + 3},Specifies CCIX port aggregation group ID for Hashed Target Group #{index*4 + 3},RW,0x0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[47:38],Reserved,Reserved,RO,-
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[37],enable_multi_cpa_grp_htg#{index*4,+ Enables multiple CPA groups to be configured to HTG,RW,0b0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[36:32],cpa_grp_htg#{index*4 + 2},Specifies CCIX port aggregation group ID for Hashed target Group #{index*4 + 2},RW,0x0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[31:22],Reserved,Reserved,RO,-
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[21],enable_multi_cpa_grp_htg#{index*4,+ Enables multiple CPA groups to be configured to HTG,RW,0b0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[20:16],cpa_grp_htg#{index*4 + 1},Specifies CCIX port aggregation group ID for Hashed target Group #{index*4 + 1},RW,0x0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[15:6],Reserved,Reserved,RO,-
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[5],enable_multi_cpa_grp_htg#{index*4},Enables multiple CPA groups to be configured to HTG 0b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_htg 0b1 multi_cpag mode: multiple CPA group ID’s are configured to HTG.,RW,0b0
Table 8-1000: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[4:0],cpa_grp_htg#{index*4},Specifies CCIX port aggregation group ID for hashed target Group #{index*4},RW,0x0
Table 8-1001: hashed_target_grp_hnf_lcn_bound_cfg_reg0-1 attributes,hashed_target_grp_hnf_lcn_bound_cfg_reg0-1,[63:0],lcn_bound_en#{index},Marks the Hashed HNF index as a LCN,RW,0x0000000000000000
Table 8-1002: hashed_target_grp_hnf_target_type_override_cfg_reg0-1 attributes,hashed_target_grp_hnf_target_type_override_cfg_reg0-1,[63:0],hnf_target_type_override#{index},Overrides the HNF target type with the CCG,RW,0x0000000000000000
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[63:62],htg#{index}_cpag7_linkend,cpag id for index7,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[61:57],htg#{index}_cpag7,cpag id for index7,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[56],htg#{index}_cpa_en7,cpa enable for index7,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[55:54],htg#{index}_cpag6_linkend,cpag id for index6,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[53:49],htg#{index}_cpag6,cpag id for index6,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[48],htg#{index}_cpa_en6,cpa enable for index6,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[47:46],htg#{index}_cpag5_linkend,cpag id for index5,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[45:41],htg#{index}_cpag5,cpag id for index5,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[40],htg#{index}_cpa_en5,cpa enable for index5,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[39:38],htg#{index}_cpag4_linkend,cpag id for index4,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[37:33],htg#{index}_cpag4,cpag id for index4,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[32],htg#{index}_cpa_en4,cpa enable for index4,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[31:30],htg#{index}_cpag3_linkend,cpag id for index3,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[29:25],htg#{index}_cpag3,cpag id for index0,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[24],htg#{index}_cpa_en3,cpa enable for index3,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[23:22],htg#{index}_cpag2_linkend,cpag id for index2,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[21:17],htg#{index}_cpag2,cpag id for index2,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[16],htg#{index}_cpa_en2,cpa enable for index2,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[15:14],htg#{index}_cpag1_linkend,cpag id for index1,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[13:9],htg#{index}_cpag1,cpag id for index1,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[8],htg#{index}_cpa_en1,cpa enable for index1,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[7:6],htg#{index}_cpag0_linkend,cpag id for index0,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[5:1],htg#{index}_cpag0,cpag id for index0,RW,0b0
Table 8-1003: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[0],htg#{index}_cpa_en0,cpa enable for index0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[63:57],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[56:54],htg#{index}_cpa_hash_index2_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index2. 0b001 SMP hash index2 + 1. 0b010 SMP hash index2 + 2. 0b011 SMP hash index2 + 3. 0b100 SMP hash index2 + 4. 0b101 SMP hash index2 + 5. 0b110 SMP hash index2 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[53],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[52:50],htg#{index}_cpa_hash_index1_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index1. 0b001 SMP hash index1 + 1. 0b010 SMP hash index1 + 2. 0b011 SMP hash index1 + 3. 0b100 SMP hash index1 + 4. 0b101 SMP hash index1 + 5. 0b110 SMP hash index1 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[49],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[48:46],htg#{index}_cpa_hash_index0_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index0. 0b001 SMP hash index0 + 1. 0b010 SMP hash index0 + 2. 0b011 SMP hash index0 + 3. 0b100 SMP hash index0 + 4. 0b101 SMP hash index0 + 5. 0b110 SMP hash index0 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[45:37],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[36:34],htg#{index}_hnf_hash_index6_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index6. 0b001 SMP hash index6 + 1. 0b010 SMP hash index6 + 2. 0b011 SMP hash index6 + 3. 0b100 SMP hash index6 + 4. 0b101 SMP hash index6 + 5. 0b110 SMP hash index6 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[33],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[32:30],htg#{index}_hnf_hash_index5_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index5. 0b001 SMP hash index5 + 1. 0b010 SMP hash index5 + 2. 0b011 SMP hash index5 + 3. 0b100 SMP hash index5 + 4. 0b101 SMP hash index5 + 5. 0b110 SMP hash index5 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[29],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[28:26],htg#{index}_hnf_hash_index4_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index4. 0b001 SMP hash index4 + 1. 0b010 SMP hash index4 + 2. 0b011 SMP hash index4 + 3. 0b100 SMP hash index4 + 4. 0b101 SMP hash index4 + 5. 0b110 SMP hash index4 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[25],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[24:22],htg#{index}_hnf_hash_index3_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index3. 0b001 SMP hash index3 + 1. 0b010 SMP hash index3 + 2. 0b011 SMP hash index3 + 3. 0b100 SMP hash index3 + 4. 0b101 SMP hash index3 + 5. 0b110 SMP hash index3 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[21],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[20:18],htg#{index}_hnf_hash_index2_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index2. 0b001 SMP hash index2 + 1. 0b010 SMP hash index2 + 2. 0b011 SMP hash index2 + 3. 0b100 SMP hash index2 + 4. 0b101 SMP hash index2 + 5. 0b110 SMP hash index2 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[17],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[16:14],htg#{index}_hnf_hash_index1_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index1. 0b001 SMP hash index1 + 1. 0b010 SMP hash index1 + 2. 0b011 SMP hash index1 + 3. 0b100 SMP hash index1 + 4. 0b101 SMP hash index1 + 5. 0b110 SMP hash index1 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[13],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[12:10],htg#{index}_hnf_hash_index0_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 0b000 pass through from the SMP hnf_hash_index0. 0b001 SMP hash index0 + 1. 0b010 SMP hash index0 + 2. 0b011 SMP hash index0 + 3. 0b100 SMP hash index0 + 4. 0b101 SMP hash index0 + 5. 0b110 SMP hash index0 + 6. 0b111 Hardcoded value 0b0,RW,0b0
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[9:8],Reserved,Reserved ‑,RO,-
Table 8-1004: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[7:0],htg#{index}_hnf_base_index,base index to the HNF target ID table This configuration is applicable for both modes COMPACT_HN_TABLES = 0/1 Programming 0xFF keeps dependent RTL backward compatible,RW,Configuration dependent
Table 8-1005: rnsam_hash_addr_mask_reg attributes,rnsam_hash_addr_mask_reg,[63:52],Reserved,Reserved ‑,RO,-
Table 8-1005: rnsam_hash_addr_mask_reg attributes,rnsam_hash_addr_mask_reg,[51:6],addr_mask,Address mask applied before hashing,RW,0x3FFFFFFFFFFF
Table 8-1005: rnsam_hash_addr_mask_reg attributes,rnsam_hash_addr_mask_reg,[5:0],Reserved,Reserved,RO,-
Table 8-1006: rnsam_hash_axi_id_mask_reg attributes,rnsam_hash_axi_id_mask_reg,[63:34],Reserved,Reserved ‑,RO,-
Table 8-1006: rnsam_hash_axi_id_mask_reg attributes,rnsam_hash_axi_id_mask_reg,[33:0],axi_id_mask,AXI_ID mask applied before hashing,RW,0x3FFFFFFFF
Table 8-1007: rnsam_region_cmp_addr_mask_reg attributes,rnsam_region_cmp_addr_mask_reg,[63:52],Reserved,Reserved ‑,RO,-
Table 8-1007: rnsam_region_cmp_addr_mask_reg attributes,rnsam_region_cmp_addr_mask_reg,[51:16],addr_mask,Address mask applied before memory region compare,RW,0xFFFFFFFFF
Table 8-1007: rnsam_region_cmp_addr_mask_reg attributes,rnsam_region_cmp_addr_mask_reg,[15:0],Reserved,Reserved ‑,RO,-
Table 8-1008: cml_port_aggr_grp0-31_add_mask attributes,cml_port_aggr_grp0-31_add_mask,[63:52],Reserved,Reserved ‑,RO,-
Table 8-1008: cml_port_aggr_grp0-31_add_mask attributes,cml_port_aggr_grp0-31_add_mask,[51:6],addr_mask,Address/AXID mask to be applied before hashing CONSTRAINT ADDR MASK is [51:6] CONSTRAINT AXID MASK is [31:0] = [37:6],RW,0x3FFFFFFFFFFF
Table 8-1008: cml_port_aggr_grp0-31_add_mask attributes,cml_port_aggr_grp0-31_add_mask,[5:0],cpag_reserved,reserved bits,RW,0x0
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[63:62],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[61:56],cpag_base_indx#{index*8 + 7},Configures the CPAG base index #{8*index + 7},RW,0x3F
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[55:54],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[53:48],cpag_base_indx#{index*8 + 6},Configures the CPAG base index #{8*index + 6},RW,0x3F
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[47:46],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[45:40],cpag_base_indx#{index*8 + 5},Configures the CPAG base index #{8*index + 5},RW,0x3F
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[39:38],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[37:32],cpag_base_indx#{index*8 + 4},Configures the CPAG base index #{8*index + 4},RW,0x3F
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[31:30],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[29:24],cpag_base_indx#{index*8 + 3},Configures the CPAG base index #{8*index + 3},RW,0x3F
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[23:22],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[21:16],cpag_base_indx#{index*8 + 2},Configures the CPAG base index #{8*index + 2},RW,0x3F
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[15:14],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[13:8],cpag_base_indx#{index*8 + 1},Configures the CPAG base index #{8*index + 1},RW,0x3F
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[7:6],Reserved,Reserved,RO,-
Table 8-1009: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[5:0],cpag_base_indx#{index*8 + 0},Configures the CPAG base index #{8*index + 0},RW,0x3F
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[63:59],Reserved,Reserved,RO,-
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[58:48],pag_tgtid#{index*5+4},Specifies target ID #{index*5+4} for CPAG,RW,0b0
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[47],Reserved,Reserved,RO,-
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[46:36],pag_tgtid#{index*5+3},Specifies target ID #{index*5+3} for CPAG,RW,0b0
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[35],Reserved,Reserved,RO,-
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[34:24],pag_tgtid#{index*5+2},Specifies target ID #{index*5+2} for CPAG,RW,0b0
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[23],Reserved,Reserved,RO,-
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[22:12],pag_tgtid#{index*5+1},Specifies target ID #{index*5+1} for CPAG,RW,0b0
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[11],Reserved,Reserved,RO,-
Table 8-1010: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[10:0],pag_tgtid#{index*5},Specifies target ID #{index*5} for CPAG,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[63:54],Reserved,Reserved,RO,-
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[53],cpag_port_type4,Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[52],cpag_axid_hash_en4,"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[51],cpag_valid4,"Valid programming for CPAG4, Enabled by default (backward compatible)",RW,0b1
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[50:48],num_cxg_pag4,Specifies the number of CXRAs in CPAG4 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[47:42],Reserved,Reserved,RO,-
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[41],cpag_port_type3,Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[40],cpag_axid_hash_en3,"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[39],cpag_valid3,"Valid programming for CPAG + 3, Enabled by default (backward compatible)",RW,0b1
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[38:36],num_cxg_pag3,Specifies the number of CXRAs in CPAG3 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[35:30],Reserved,Reserved,RO,-
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[29],cpag_port_type2,Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[28],cpag_axid_hash_en2,"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[27],cpag_valid2,"Valid programming for CPAG + 2, Enabled by default (backward compatible)",RW,0b1
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[26:24],num_cxg_pag2,Specifies the number of CXRAs in CPAG2 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[23:18],Reserved,Reserved,RO,-
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[17],cpag_port_type1,Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[16],cpag_axid_hash_en1,"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[15],cpag_valid1,"Valid programming for CPAG + 1, Enabled by default (backward compatible)",RW,0b1
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[14:12],num_cxg_pag1,Specifies the number of CXRAs in CPAG1 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[11:6],Reserved,Reserved,RO,-
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[5],cpag_port_type0,Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[4],cpag_axid_hash_en0,"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[3],cpag_valid0,"Valid programming for CPAG, Enabled by default (backward compatible)",RW,0b1
Table 8-1011: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[2:0],num_cxg_pag0,Specifies the number of CXRAs in CPAG0 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[63:54],Reserved,Reserved,RO,-
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[53],cpag_port_type#{index*5+4},Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[52],cpag_axid_hash_en#{index*5+4},"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[51],cpag_valid#{index*5+4},"Valid programming for CPAG #{index*5 + 4}, Enabled by default (backward compatible)",RW,0b1
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[50:48],num_cxg_pag#{index*5+4},Specifies the number of CXRAs in CPAG #{index*5 + 4} 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[47:42],Reserved,Reserved,RO,-
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[41],cpag_port_type#{index*5+3},Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[40],cpag_axid_hash_en#{index*5+3},"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[39],cpag_valid#{index*5+3},"Valid programming for CPAG #{index*5 + 3}, Enabled by default (backward compatible)",RW,0b1
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[38:36],num_cxg_pag#{index*5+3},Specifies the number of CXRAs in CPAG #{index*5 + 3} 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[35:30],Reserved,Reserved,RO,-
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[29],cpag_port_type#{index*5+2},Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[28],cpag_axid_hash_en#{index*5+2},"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[27],cpag_valid#{index*5+2},"Valid programming for CPAG #{index*5 + 2}, Enabled by default (backward compatible)",RW,0b1
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[26:24],num_cxg_pag#{index*5+2},Specifies the number of CXRAs in CPAG #{index*5 + 2} 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[23:18],Reserved,Reserved,RO,-
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[17],cpag_port_type#{index*5+1},Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[16],cpag_axid_hash_en#{index*5+1},"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[15],cpag_valid#{index*5+1},"Valid programming for CPAG #{index*5 + 1}, Enabled by default (backward compatible)",RW,0b1
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[14:12],num_cxg_pag#{index*5+1},Specifies the number of CXRAs in CPAG #{index*5 + 1} 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[11:6],Reserved,Reserved,RO,-
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[5],cpag_port_type#{index*5},Specifies the port type 0b0 CXL port 0b1 CML SMP port,RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[4],cpag_axid_hash_en#{index*5},"Enable AXID based port aggregation, by default address based hashing is enabled",RW,0b0
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[3],cpag_valid#{index*5},"Valid programming for CPAG #{index*5}, Enabled by default (backward compatible)",RW,0b1
Table 8-1012: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[2:0],num_cxg_pag#{index*5},Specifies the number of CXRAs in CPAG #{index*5} 0b000 1 port 0b001 2 ports 0b010 4 ports 0b011 8 ports 0b100 16 ports 0b101 32 ports 0b110 3 ports (MOD-3 hash) 0b111 Reserved,RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[63:60],Reserved,Reserved,RO,-
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[59:56],sa_device_interleave_cntl_sys_cache_grp3,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[55:52],sn_mode_sys_cache_grp3,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[51:49],sn_hash_addr_bits_sel_sys_cache_grp3,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[48],inv_top_address_bit_sys_cache_grp3,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[47:44],Reserved,Reserved,RO,-
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[43:40],sa_device_interleave_cntl_sys_cache_grp2,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[39:36],sn_mode_sys_cache_grp2,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b00
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[35:33],sn_hash_addr_bits_sel_sys_cache_grp2,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[32],inv_top_address_bit_sys_cache_grp2,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[31:28],Reserved,Reserved,RO,-
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[27:24],sa_device_interleave_cntl_sys_cache_grp1,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[23:20],sn_mode_sys_cache_grp1,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[19:17],sn_hash_addr_bits_sel_sys_cache_grp1,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[16],inv_top_address_bit_sys_cache_grp1,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[15:12],Reserved,Reserved,RO,-
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[11:8],sa_device_interleave_cntl_sys_cache_grp0,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[7:4],sn_mode_sys_cache_grp0,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[3:1],sn_hash_addr_bits_sel_sys_cache_grp0,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1013: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[0],inv_top_address_bit_sys_cache_grp0,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[63:60],Reserved,Reserved,RO,-
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[59:56],sa_device_interleave_cntl_sys_cache_grp7,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[55:52],sn_mode_sys_cache_grp7,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[51:49],sn_hash_addr_bits_sel_sys_cache_grp7,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[48],inv_top_address_bit_sys_cache_grp7,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[47:44],Reserved,Reserved,RO,-
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[43:40],sa_device_interleave_cntl_sys_cache_grp6,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[39:36],sn_mode_sys_cache_grp6,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b00
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[35:33],sn_hash_addr_bits_sel_sys_cache_grp6,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[32],inv_top_address_bit_sys_cache_grp6,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[31:28],Reserved,Reserved,RO,-
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[27:24],sa_device_interleave_cntl_sys_cache_grp5,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[23:20],sn_mode_sys_cache_grp5,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[19:17],sn_hash_addr_bits_sel_sys_cache_grp5,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[16],inv_top_address_bit_sys_cache_grp5,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[15:12],Reserved,Reserved,RO,-
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[11:8],sa_device_interleave_cntl_sys_cache_grp4,This field controls the interleave size across all aggregated CXSA/CXLSA Devices This field is used for arithmetic modulo to select the address,RW,0b0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[7:4],sn_mode_sys_cache_grp4,"SN selection mode 0b0000 1-SN mode (SN0) 0b0001 3-SN mode (SN0, SN1, SN2) 0b0010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 0b0011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 0b0100 2-SN mode (SN0, SN1) power of 2 hashing 0b0101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 0b0110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 0b0111 Reserved #CXSA/CXLSA aggregated SA selection function 0b1000 3-SN mode (arithmetic modulo) 0b1001 6-SN mode (arithmetic modulo) Others Reserved",RW,0b0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[3:1],sn_hash_addr_bits_sel_sys_cache_grp4,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1014: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[0],inv_top_address_bit_sys_cache_grp4,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations",RW,0x0
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[63:46],Reserved,Reserved,RO,-
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[45:40],scg#{index*2+1}_top_address_bit2,Top address bit 2 for system cache group #{index*2+1},RW,0x00
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[39:38],Reserved,Reserved,RO,-
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[37:32],scg#{index*2+1}_top_address_bit1,Top address bit 1 for system cache group #{index*2+1},RW,0x00
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[31:30],Reserved,Reserved,RO,-
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[29:24],scg#{index*2+1}_top_address_bit0,Top address bit 0 for system cache group #{index*2+1},RW,0x00
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[23:22],Reserved,Reserved,RO,-
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[21:16],scg#{index*2}_top_address_bit2,Top address bit 2 for system cache group #{index*2},RW,0x00
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[15:14],Reserved,Reserved,RO,-
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[13:8],scg#{index*2}_top_address_bit1,Top address bit 1 for system cache group #{index*2},RW,0x00
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[7:6],Reserved,Reserved,RO,-
Table 8-1015: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[5:0],scg#{index*2}_top_address_bit0,Top address bit 0 for system cache group #{index*2},RW,0x00
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[63],Reserved,Reserved ‑,RO,-
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[62:56],size,"Memory region size CONSTRAINT Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width).",RW,0b00000
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[55:52],Reserved,Reserved ‑,RO,-
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[51:16],base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM",RW,0x0
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[15:8],Reserved,Reserved ‑,RO,-
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[7:4],qos,Indicates the QoS value to be used for this region,RW,0b0000
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[3],Reserved,Reserved ‑,RO,-
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[2],sn_tgtid_override,Override the SN targetId for address contained in the region of this register,RW,0b0
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[1],qos_override,QoS Memory region allow override 0b0 Do not override the QoS value from the QoS regulator 0b1 Override the QoS value with the programmed value in regionX_qos,RW,0b0
Table 8-1016: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[0],valid,QoS Memory region valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-1017: sam_qos_mem_region_cfg2_reg0-15 attributes,sam_qos_mem_region_cfg2_reg0-15,[63:52],Reserved,Reserved,RO,-
Table 8-1017: sam_qos_mem_region_cfg2_reg0-15 attributes,sam_qos_mem_region_cfg2_reg0-15,[51:16],end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter",RW,0x0
Table 8-1017: sam_qos_mem_region_cfg2_reg0-15 attributes,sam_qos_mem_region_cfg2_reg0-15,[15:0],Reserved,Reserved,RO,-
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[63],Reserved,Reserved ‑,RO,-
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[62:56],scg#{index/64}_prefetch_nonhash_reg#{index,Memory region size,RW,0b00000
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[55:52],Reserved,Reserved ‑,RO,-
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[51:16],scg#{index/64}_prefetch_nonhash_reg#{index,"Bits [51:16] of base address of the range, LSB bit is defined by",RW,0x0
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[15:8],Reserved,Reserved ‑,RO,-
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[7:4],scg#{index/64}_prefetch_nonhash_reg#{index,Indicates the QoS value to be used for this region,RW,0b0000
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[3],Reserved,Reserved ‑,RO,-
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[2],scg#{index/64}_prefetch_nonhash_reg#{index,Enables the prefetch non-hashed logic (added to enable QOS,RW,0b1
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[1],scg#{index/64}_prefetch_nonhash_reg#{index,Prefetch nonhash allow QOS override,RW,0b0
Table 8-1018: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[0],scg#{index/64}_prefetch_nonhash_reg#{index,Prefetch Nonhash region valid,RW,0b0
Table 8-1019: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[63:52],Reserved,Reserved,RO,-
Table 8-1019: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[51:16],scg#{index/64}_prefetch_nonhash_reg#{index,"Bits [51:16] of end address of the range, LSB bit is defined by the",RW,0x0
Table 8-1019: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[15:11],Reserved,Reserved,RO,-
Table 8-1019: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[10:0],scg#{index/64}_prefetch_nonhash_reg#{index,SN TgtID for the non-hashed region,RW,0x0
Table 8-1020: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[63],Reserved,Reserved ‑,RO,-
Table 8-1020: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[62:56],scg#{index/8}_prefetch_hashed_reg#{index,Memory region size,RW,0b00000
Table 8-1020: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[55:52],Reserved,Reserved ‑,RO,-
Table 8-1020: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[51:16],scg#{index/8}_prefetch_hashed_reg#{index,"Bits [51:16] of base address of the range, LSB bit is defined by the",RW,0x0
Table 8-1020: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[15:1],Reserved,Reserved ‑,RO,-
Table 8-1020: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[0],scg#{index/8}_prefetch_hashed_reg#{index,Prefetch Hashed region valid,RW,0b0
Table 8-1021: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8,[63:52],Reserved,Reserved,RO,-
Table 8-1021: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8,[51:16],scg#{index/8}_prefetch_hashed_reg#{index,"Bits [51:16] of end address of the range, LSB bit is defined by the",RW,0x0
Table 8-1021: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8,[15:0],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[63:56],scg#{index/8}_prefetch_hashed_reg#{index,Base index for the prefetch SN TgtID table Programming 0xFF keeps,RW,0xFF
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[55:49],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[48],scg#{index/8}_prefetch_hashed_reg#{index,"When Hier SN enabled, SN mode is per cluster (Hierarchical hashing",RW,0x0
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[47],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[46:44],scg#{index/8}_prefetch_hashed_reg#{index,"SN hash address select(Valid for 3SN, 5SN, 6SN)",RW,0x0
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[43],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[42:40],scg#{index/8}_prefetch_hashed_reg#{index,Specifies the number of CXSA/CXLSA device aggregated,RW,0b0
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[39:36],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[35:32],scg#{index/8}_prefetch_hashed_reg#{index,This field controls the interleave size across all aggregated CXSA/,RW,0b0
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[31:29],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[28:25],scg#{index/8}_prefetch_hashed_reg#{index,SN selection mode,RW,0b0
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[24],scg#{index/8}_prefetch_hashed_reg#{index,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2",RW,0x0
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[23:22],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[21:16],scg#{index/8}_prefetch_hashed_reg#{index,Top address bit 2,RW,0x00
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[15:14],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[13:8],scg#{index/8}_prefetch_hashed_reg#{index,Top address bit 1,RW,0x00
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[7:6],Reserved,Reserved,RO,-
Table 8-1022: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[5:0],scg#{index/8}_prefetch_hashed_reg#{index,Top address bit 0,RW,0x00
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[63:47],Reserved,Reserved ‑,RO,-
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[46:36],sn_nodeid_#{index*4 + 3},Default Hashed target SN node ID #{index*4 + 3},RW,0b00000000000
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[35],Reserved,Reserved ‑,RO,-
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[34:24],sn_nodeid_#{index*4 + 2},Default Hashed target SN node ID #{index*4 + 2},RW,0b00000000000
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[23],Reserved,Reserved ‑,RO,-
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[22:12],sn_nodeid_#{index*4 + 1},Default Hashed target SN node ID #{index*4 + 1},RW,0b00000000000
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[11],Reserved,Reserved ‑,RO,-
Table 8-1023: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[10:0],sn_nodeid_#{index*4},Default Hashed target SN node ID #{index*4},RW,0b00000000000
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[63:47],Reserved,Reserved ‑,RO,-
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[46:36],sn_nodeid_#{index%32 *4 + 3},Hashed target SN node ID #{index%32 * 4 +3},RW,0b00000000000
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[35],Reserved,Reserved ‑,RO,-
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[34:24],sn_nodeid_#{index%32 *4 + 2},Hashed target SN node ID #{index%32 * 4 +2},RW,0b00000000000
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[23],Reserved,Reserved ‑,RO,-
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[22:12],sn_nodeid_#{index%32 *4 + 1},Hashed target SN node ID #{index%32 * 4 +1},RW,0b00000000000
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[11],Reserved,Reserved ‑,RO,-
Table 8-1024: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[10:0],sn_nodeid_#{index%32 *4},Hashed target SN node ID #{index%32 * 4},RW,0b00000000000
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[63:47],Reserved,Reserved ‑,RO,-
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[46:36],sn_nodeid_#{index*4 + 3},Hashed target SN node ID #{index*4 + 3},RW,0b00000000000
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[35],Reserved,Reserved ‑,RO,-
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[34:24],sn_nodeid_#{index*4 + 2},Hashed target SN node ID #{index*4 + 2},RW,0b00000000000
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[23],Reserved,Reserved ‑,RO,-
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[22:12],sn_nodeid_#{index*4 + 1},Hashed target SN node ID #{index*4 + 1},RW,0b00000000000
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[11],Reserved,Reserved ‑,RO,-
Table 8-1025: sys_cache_grp_hashed_regions_sn_nodeid_reg0-31 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-31,[10:0],sn_nodeid_#{index*4},Hashed target SN node ID #{index*4},RW,0b00000000000
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[63:47],Reserved,Reserved ‑,RO,-
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[46:36],cxg_sa_nodeid_#{index*4 + 3},Hashed target CXG SA node ID #{index*4 + 3},RW,0b00000000000
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[35],Reserved,Reserved ‑,RO,-
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[34:24],cxg_sa_nodeid_#{index*4 + 2},Hashed target CXG SA node ID #{index*4 + 2},RW,0b00000000000
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[23],Reserved,Reserved ‑,RO,-
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[22:12],cxg_sa_nodeid_#{index*4 + 1},Hashed target CXG SA node ID #{index*4 + 1},RW,0b00000000000
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[11],Reserved,Reserved ‑,RO,-
Table 8-1026: sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3 attributes,sys_cache_grp_hashed_regions_cxg_sa_nodeid_reg0-3,[10:0],cxg_sa_nodeid_#{index*4},Hashed target CXG SA node ID #{index*4},RW,0b00000000000
Table 8-1027: rnsam_status attributes,rnsam_status,[63],Reserved,Reserved ‑,RO,-
Table 8-1027: rnsam_status attributes,rnsam_status,[62:60],default_target_type,Indicates node type 0b000 HN-F 0b001 HN-I 0b010 CXRA 0b011 HN-P 0b100 PCI-CXRA 0b101 HN-S Others Reserved CONSTRAINT Only applicable for RN-I,RW,0b001
Table 8-1027: rnsam_status attributes,rnsam_status,[59],Reserved,Reserved ‑,RO,-
Table 8-1027: rnsam_status attributes,rnsam_status,[58:48],default_nodeid,Default Node ID,RW,0x000
Table 8-1027: rnsam_status attributes,rnsam_status,[47:19],Reserved,Reserved ‑,RO,-
Table 8-1027: rnsam_status attributes,rnsam_status,[18:8],dn_nodeid,DN Node ID for DN operations,RW,0b0
Table 8-1027: rnsam_status attributes,rnsam_status,[7:2],Reserved,Reserved ‑,RO,-
Table 8-1027: rnsam_status attributes,rnsam_status,[1],nstall_req,Indicates RN SAM is programmed and ready 0b0 STALL requests 0b1 UNSTALL requests,RW,0b0
Table 8-1027: rnsam_status attributes,rnsam_status,[0],use_default_node,Indicates target ID selection mode 0b0 Enables RN SAM to hash address bits and generate target ID 0b1 Uses default target ID,RW,0b1
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[63],Reserved,Reserved ‑,RO,-
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[62:52],gic_region_nodeid,GIC node ID,RW,0b00000000000
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[51:16],gic_region_base_addr,Base address of the GIC memory region CONSTRAINT Must be an integer multiple of region size,RW,0x000000000
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[15:7],Reserved,Reserved ‑,RO,-
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[6:4],gic_region_size,GIC memory region size 0b000 64KB 0b001 128KB 0b010 256KB 0b011 512KB CONSTRAINT Memory region must be a power of 2.,RW,0b000
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[3:2],gic_region_target_type,Indicates node type 0b00 HN-F 0b01 HN-I 0b10 CXRA 0b11 HN-P CONSTRAINT Only applicable for RN-I,RW,0b00
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[1],Reserved,Reserved ‑,RO,-
Table 8-1028: gic_mem_region_reg attributes,gic_mem_region_reg,[0],gic_region_valid,Memory region 1 valid 0b0 Not valid 0b1 Valid for memory region comparison,RW,0b0
Table 8-1029: dsu_hni_region_reg attributes,dsu_hni_region_reg,[63:52],Reserved,Reserved,RO,-
Table 8-1029: dsu_hni_region_reg attributes,dsu_hni_region_reg,[51:20],dsu_hni_base_addr,Defines base address of the DSU HNI region,RW,0b0
Table 8-1029: dsu_hni_region_reg attributes,dsu_hni_region_reg,[19:6],Reserved,Reserved,RO,-
Table 8-1029: dsu_hni_region_reg attributes,dsu_hni_region_reg,[5:2],dsu_hni_region_size,Defines the size of the each HNI region. total DSU_HNI region size is defined by num_HNI x size of each HNI region 0x0 - 1MB 0x1 - 2MB 0x2 - 4MB 0x3 - 8MB 0x4 - 16MB 0x5 - 32MB 0x6 - 64MB others - Reserved,RW,0b0
Table 8-1029: dsu_hni_region_reg attributes,dsu_hni_region_reg,[1],Reserved,Reserved,RO,-
Table 8-1029: dsu_hni_region_reg attributes,dsu_hni_region_reg,[0],dsu_hni_region_valid,DSU_HNI region valid 0b0 DSU HNI region not enabled 0b1 DSU HNI region enabled,RW,0b0
Table 8-1030: sam_generic_regs0-7 attributes,sam_generic_regs0-7,[63:0],generic_regs#{index},Configuration register for the custom logic,RW,0x0
Table 8-1032: por_sbsx_node_info attributes,por_sbsx_node_info,[63:48],Reserved,Reserved ‑,RO,-
Table 8-1032: por_sbsx_node_info attributes,por_sbsx_node_info,[47:32],logical_id,Component logical ID,RO,0x00
Table 8-1032: por_sbsx_node_info attributes,por_sbsx_node_info,[31:16],node_id,Component node ID,RO,0x00
Table 8-1032: por_sbsx_node_info attributes,por_sbsx_node_info,[15:0],node_type,CMN node type identifier,RO,0x0007
Table 8-1033: por_sbsx_child_info attributes,por_sbsx_child_info,[63:32],Reserved,Reserved,RO,-
Table 8-1033: por_sbsx_child_info attributes,por_sbsx_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes,RO,0x0
Table 8-1033: por_sbsx_child_info attributes,por_sbsx_child_info,[15:0],child_count,Number of child nodes; used in discovery process,RO,0b0
Table 8-1034: por_sbsx_rcr attributes,por_sbsx_rcr,[63:8],Reserved,Reserved,RO,-
Table 8-1034: por_sbsx_rcr attributes,por_sbsx_rcr,[7],ras,Allow Root override of the RAS registers,RW,0b0
Table 8-1034: por_sbsx_rcr attributes,por_sbsx_rcr,[6:1],Reserved,Reserved,RO,-
Table 8-1034: por_sbsx_rcr attributes,por_sbsx_rcr,[0],cfg_ctl,Allows Root override of the configuration control register,RW,0b0
Table 8-1035: por_sbsx_scr attributes,por_sbsx_scr,[63:8],Reserved,Reserved,RO,-
Table 8-1035: por_sbsx_scr attributes,por_sbsx_scr,[7],ras,Allow Secure override of the RAS registers,RW,0b0
Table 8-1035: por_sbsx_scr attributes,por_sbsx_scr,[6:1],Reserved,Reserved,RO,-
Table 8-1035: por_sbsx_scr attributes,por_sbsx_scr,[0],cfg_ctl,Allows Secure override of the configuration control register,RW,0b0
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[63:50],Reserved,Reserved ‑,RO,-
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[49:41],num_persist_trk_entries,Number of entries in persist/tagmatch tracker. Size 0 indicates tracker is disabled. dependent,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[40],ax_mecid_en,MECID enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[39:32],pab_logicalid,PUB AUB bridge Logical ID,RO,0x20
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[31],pab_en,PUB AUB bridge enable 0b1 Enabled 0b0 Not enabled,RO,0x0
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[30:23],mtu_num_rd_data_buf,Number of mtu read data buffers in SBSX dependent,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[22],ax_cmo_on_aw,Write Channel CMOs enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[21],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 0b1 Enabled 0b0 Not enabled,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[20:16],num_wr_data_buf,Number of write data buffers in SBSX dependent,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[15:7],num_outstanding_reads,Maximum number of outstanding AXI read requests from SBSX dependent,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[6:5],Reserved,Reserved ‑,RO,-
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[4],axdata_poison_en,Data poison support on ACE-Lite/AXI4 interface dependent 0b0 Not supported 0b1 Supported,RO,Configuration dependent
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[3:1],Reserved,Reserved ‑,RO,-
Table 8-1036: por_sbsx_unit_info attributes,por_sbsx_unit_info,[0],axdata_width,Data width on ACE-Lite/AXI4 interface 0b0 128 bits 0b1 256 bits,RO,0x1
Table 8-1037: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[63:7],Reserved,Reserved,RO,-
Table 8-1037: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[6],force_cacheable_ncpybk_wr_late_comp,Late Comp for Cacheable Non-CopyBack Writes. Overrides EWA. Not applicable to Writes where DoDWT is set.,RW,0b0
Table 8-1037: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[5],force_ncacheable_ncpybk_wr_late_comp,Late Comp for Non-cacheable Non-CopyBack Writes. Overrides EWA. Not applicable to Writes where DoDWT is set.,RW,0b0
Table 8-1037: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[4:0],Reserved,Reserved,RO,-
Table 8-1038: por_sbsx_aux_ctl attributes,por_sbsx_aux_ctl,[63:1],Reserved,Reserved,RO,-
Table 8-1038: por_sbsx_aux_ctl attributes,por_sbsx_aux_ctl,[0],clkgate_disable,Disables internal clock gating in SBSX bridge,RW,0b0
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[63:24],Reserved,Reserved ‑,RO,-
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[23:22],cplt_func_set_val,Completer Functional value to use when cplt_func_set is set to 1. Supported values are 0b00 PrefetchTgt not useful 0b01 PrefetchTgt useful,RW,0b01
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[21],Reserved,Reserved ‑,RO,-
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[20:18],cplt_type_set_val,Completer Type value to use when cplt_type_set is set to 1. Supported values are 0b001 DRAM Completer Type 0b011 High Bandwidth Memory (HBM) Completer Type,RW,0b001
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[17:16],cplt_dist_set_val,Completer Distance value to use when cplt_dist_set is set to 1.,RW,0b00
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[15:7],Reserved,Reserved ‑,RO,-
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[6],cplt_func_set,Completer Functional Set 0b0 Pass Completer Functional field as-is when sending CompData 0b1 Set Completer Functional field to cplt_func_set_val when sending CompData,RW,0b0
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[5:3],Reserved,Reserved ‑,RO,-
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[2],cplt_type_set,Completer Type Set 0b0 Reserved 0b1 Set Completer Type field to cplt_type_set_val when sending CompData,RW,0b1
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[1],Reserved,Reserved ‑,RO,-
Table 8-1039: por_sbsx_datasource_ctl attributes,por_sbsx_datasource_ctl,[0],cplt_dist_set,Completer Distance Set 0b0 Reserved 0b1 Set Completer Distance field to cplt_dist_set_val when sending CompData,RW,0b1
Table 8-1040: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[63:24],Reserved,Reserved ‑,RO,-
Table 8-1040: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[23:16],sbsx_cbusy_high_limit,ReqTracker limit for CBusy High,RW,0x48
Table 8-1040: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[15:8],sbsx_cbusy_med_limit,ReqTracker limit for CBusy Med,RW,0x30
Table 8-1040: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[7:0],sbsx_cbusy_low_limit,ReqTracker limit for CBusy Low,RW,0x18
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[63:55],Reserved,Reserved ‑,RO,-
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[52],DE,Deferred Error recording,RO,0b0
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[51:50],Reserved,Reserved ‑,RO,-
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[48:32],Reserved,Reserved ‑,RO,-
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[31],FRX,Feature Register extension.,RO,0b1
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[30:22],Reserved,Reserved ‑,RO,-
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b00
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[15],RP,Repeat counter (valid only when por_sbsx_errfr.CEC != 0b000.),RO,0b0
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[14:12],CEC,Standard corrected error counter,RO,0b000
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b00
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[3:2],Reserved,Reserved ‑,RO,-
Table 8-1041: por_sbsx_errfr attributes,por_sbsx_errfr,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[63:11],Reserved,Reserved,RO,-
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_sbsx_errfr.DUI,RW,0b0
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[9],Reserved,Reserved,RO,-
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_sbsx_errfr.CFI,RW,0b0
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[7:4],Reserved,Reserved,RO,-
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in por_sbsx_errfr.FI,RW,0b0
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_sbsx_errfr.UI,RW,0b0
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[1],Reserved,Reserved,RO,-
Table 8-1042: por_sbsx_errctlr attributes,por_sbsx_errctlr,[0],ED,Enables error detection as specified in por_sbsx_errfr.ED,RW,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[63:32],Reserved,Reserved,RO,-
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[31],AV,Address register valid,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[30],V,Status register valid,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[29],UE,Uncorrected errors,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[28],ER,Error Reported,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[26],MV,por_sbsx_errmisc<01> valid,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[25:24],CE,Corrected errors,W1C,0b00
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[23],DE,Deferred errors,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[22],PN,Poison,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[19:16],Reserved,Reserved,RO,-
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-1043: por_sbsx_errstatus attributes,por_sbsx_errstatus,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-1044: por_sbsx_erraddr attributes,por_sbsx_erraddr,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-1044: por_sbsx_erraddr attributes,por_sbsx_erraddr,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-1044: por_sbsx_erraddr attributes,por_sbsx_erraddr,[61:60],Reserved,Reserved,RO,-
Table 8-1044: por_sbsx_erraddr attributes,por_sbsx_erraddr,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-1044: por_sbsx_erraddr attributes,por_sbsx_erraddr,[58:52],Reserved,Reserved,RO,-
Table 8-1044: por_sbsx_erraddr attributes,por_sbsx_erraddr,[51:0],ADDR,Transaction address,RW,0b0
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[63:31],Reserved,Reserved,RO,-
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[30:28],SIZE,Error transaction size,RW,0b0
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[27:24],MEMATTR,Error memory attributes,RW,0b0
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[23:17],Reserved,Reserved,RO,-
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[16],OPTYPE,Error opcode type 0b1 WR_NO_SNP_PTL (partial) 0b0 WR_NO_SNP_FULL,RW,0b0
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[15],Reserved,Reserved,RO,-
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[14:4],SRCID,Error source ID,RW,0b0
Table 8-1045: por_sbsx_errmisc1 attributes,por_sbsx_errmisc1,[3:0],Reserved,Reserved,RO,-
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[63:30],Reserved,Reserved,RO,-
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[28],NA,No access required.,RO,0b1
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[27:13],Reserved,Reserved,RO,-
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[11],AV,Address syndrome.,RO,0b1
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[10],PN,Poison flag,RO,0b1
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[9],ER,Error reported flag,RO,0b1
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[8],Reserved,Reserved,RO,-
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[7:6],CE,Corrected Error generation.,RO,0b00
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[5],DE,Deferred error generation.,RO,0b0
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[4:3],Reserved,Reserved,RO,-
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[1],Reserved,Reserved,RO,-
Table 8-1046: por_sbsx_errpfgf attributes,por_sbsx_errpfgf,[0],OF,Overflow flag.,RO,0b1
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[63:32],Reserved,Reserved,RO,-
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[30:13],Reserved,Reserved,RO,-
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[11],AV,Address syndrome.,RW,0b0
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[10],PN,Poison flag,RW,0b0
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[9],ER,Error reported flag,RW,0b0
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[8],Reserved,Reserved,RO,-
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[5],DE,Deferred error generation.,RW,0b0
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[4:3],Reserved,Reserved,RO,-
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[1],Reserved,Reserved,RO,-
Table 8-1047: por_sbsx_errpfgctl attributes,por_sbsx_errpfgctl,[0],OF,Overflow flag.,RW,0b0
Table 8-1048: por_sbsx_errpfgcdn attributes,por_sbsx_errpfgcdn,[63:32],Reserved,Reserved,RO,-
Table 8-1048: por_sbsx_errpfgcdn attributes,por_sbsx_errpfgcdn,[31:0],CDN,Countdown value,RW,0b0
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[63:55],Reserved,Reserved ‑,RO,-
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[54:53],CE,Corrected Error recording,RO,0b00
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[52],DE,Deferred Error recording,RO,0b0
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[51:50],Reserved,Reserved ‑,RO,-
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[49],UEU,Unrecoverable Error recording,RO,0b1
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[48:32],Reserved,Reserved ‑,RO,-
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[31],FRX,Feature Register extension.,RO,0b1
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[30:22],Reserved,Reserved ‑,RO,-
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[21:20],INJ,Fault Injection Extension.,RO,0b01
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[19:18],CEO,Corrected Error overwrite.,RO,0b00
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[17:16],DUI,Error Recovery Interrupt from Deferred errors control,RO,0b00
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[15],RP,Repeat counter (valid only when por_sbsx_errfr_NS.CEC != 0b000.),RO,0b0
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[14:12],CEC,Standard corrected error counter,RO,0b000
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[11:10],CFI,Fault Handling Interrupt from Corrected errors control,RO,0b00
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[9:8],UE,In-band error response is always on,RO,0b01
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[7:6],FI,Fault Handling Interrupt from Deferred and Uncorrected errors control,RO,0b10
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[5:4],UI,Error Recovery Interrupt from Uncorrected errors control,RO,0b10
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[3:2],Reserved,Reserved ‑,RO,-
Table 8-1049: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[1:0],ED,Error reporting and logging control,RO,0b10
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[63:11],Reserved,Reserved,RO,-
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[10],DUI,Enables error recovery interrupt for deferred error as specified in por_sbsx_errfr_NS.DUI,RW,0b0
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[9],Reserved,Reserved,RO,-
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[8],CFI,Enables fault handling interrupt for corrected error as specified in por_sbsx_errfr_NS.CFI,RW,0b0
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[3],FI,Enables fault handling interrupt for uncorrected and deferred errors as specified in por_sbsx_errfr_NS.FI,RW,0b0
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[2],UI,Enables error recovery interrupt for uncorrected error as specified in por_sbsx_errfr_NS.UI,RW,0b0
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[1],Reserved,Reserved,RO,-
Table 8-1050: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[0],ED,Enables error detection as specified in por_sbsx_errfr_NS.ED,RW,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[31],AV,Address register valid,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[30],V,Status register valid,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[29],UE,Uncorrected errors,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[28],ER,Error Reported,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[27],OF,Overflow; asserted when multiple errors are detected,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[26],MV,por_sbsx_errmisc<01> valid,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[25:24],CE,Corrected errors,W1C,0b00
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[23],DE,Deferred errors,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[22],PN,Poison,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[21:20],UET,"Uncorrected Error Type, valid only when UE != 0",W1C,0b00
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[19:16],Reserved,Reserved,RO,-
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[15:8],IERR,Implementation-defined primary error code.,W1C,0b0
Table 8-1051: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[7:0],SERR,Architecturally-defined primary error code.,W1C,0b0
Table 8-1052: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[63],NS,Security status of transaction. PAS[0] of the transaction.,RW,0b0
Table 8-1052: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[62],SI,"{NSE,NS} valid 0b0 PAS field is valid 0b1 PAS field is invalid",RW,0b0
Table 8-1052: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[61:60],Reserved,Reserved,RO,-
Table 8-1052: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[59],NSE,Root status of transaction. PAS[1] of the transaction.,RW,0b0
Table 8-1052: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[58:52],Reserved,Reserved,RO,-
Table 8-1052: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[51:0],ADDR,Transaction address,RW,0b0
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[63:31],Reserved,Reserved,RO,-
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[30:28],SIZE,Error transaction size,RW,0b0
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[27:24],MEMATTR,Error memory attributes,RW,0b0
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[23:17],Reserved,Reserved,RO,-
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[16],OPTYPE,Error opcode type 0b1 WR_NO_SNP_PTL (partial) 0b0 WR_NO_SNP_FULL,RW,0b0
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[15],Reserved,Reserved,RO,-
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[14:4],SRCID,Error source ID,RW,0b0
Table 8-1053: por_sbsx_errmisc1_NS attributes,por_sbsx_errmisc1_NS,[3:0],Reserved,Reserved,RO,-
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[63:30],Reserved,Reserved,RO,-
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[29],SYN,Fault syndrome injection.,RO,0b1
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[28],NA,No access required.,RO,0b1
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[27:13],Reserved,Reserved,RO,-
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[12],MV,Miscellaneous syndrome.,RO,0b1
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[11],AV,Address syndrome.,RO,0b1
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[10],PN,Poison flag,RO,0b1
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[9],ER,Error reported flag,RO,0b1
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[8],Reserved,Reserved,RO,-
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[7:6],CE,Corrected Error generation.,RO,0b00
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[5],DE,Deferred error generation.,RO,0b0
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[4:3],Reserved,Reserved,RO,-
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[2],UEU,Uncorrected error generation.,RO,0b1
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[1],Reserved,Reserved,RO,-
Table 8-1054: por_sbsx_errpfgf_NS attributes,por_sbsx_errpfgf_NS,[0],OF,Overflow flag.,RO,0b1
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[63:32],Reserved,Reserved,RO,-
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[31],CDNEN,Countdown Enable.,RW,0b0
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[30:13],Reserved,Reserved,RO,-
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[12],MV,Miscellaneous syndrome.,RW,0b0
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[11],AV,Address syndrome.,RW,0b0
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[10],PN,Poison flag,RW,0b0
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[9],ER,Error reported flag,RW,0b0
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[8],Reserved,Reserved,RO,-
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[7:6],CE,Corrected Error generation.,RW,0b00
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[5],DE,Deferred error generation.,RW,0b0
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[4:3],Reserved,Reserved,RO,-
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[2],UEU,Uncorrected error generation.,RW,0b0
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[1],Reserved,Reserved,RO,-
Table 8-1055: por_sbsx_errpfgctl_NS attributes,por_sbsx_errpfgctl_NS,[0],OF,Overflow flag.,RW,0b0
Table 8-1056: por_sbsx_errpfgcdn_NS attributes,por_sbsx_errpfgcdn_NS,[63:32],Reserved,Reserved,RO,-
Table 8-1056: por_sbsx_errpfgcdn_NS attributes,por_sbsx_errpfgcdn_NS,[31:0],CDN,Countdown value,RW,0b0
Table 8-1057: por_sbsx_errcapctl attributes,por_sbsx_errcapctl,[63:2],Reserved,Reserved,RO,-
Table 8-1057: por_sbsx_errcapctl attributes,por_sbsx_errcapctl,[1],secure_capture_control,Secure Capture Control 0b0 Transaction with secure PAS captured in root error record 0b1 Transaction with secure PAS captured in non-secure error record,RW,0b0
Table 8-1057: por_sbsx_errcapctl attributes,por_sbsx_errcapctl,[0],realm_capture_control,Realm Capture Control 0b0 Transaction with realm PAS captured in root error record 0b1 Transaction with realm PAS captured in non-secure error record,RW,0b0
Table 8-1058: por_sbsx_errgsr attributes,por_sbsx_errgsr,[63:2],Reserved,Reserved,RO,-
Table 8-1058: por_sbsx_errgsr attributes,por_sbsx_errgsr,[1:0],status,"Read-only copy of {ERR<n>STATUS_NS.V, ERR<n>STATUS.V}",RO,0b0
Table 8-1059: por_sbsx_erriidr attributes,por_sbsx_erriidr,[63:32],Reserved,Reserved,RO,-
Table 8-1059: por_sbsx_erriidr attributes,por_sbsx_erriidr,[31:20],productID,Product Part number,RO,0x0
Table 8-1059: por_sbsx_erriidr attributes,por_sbsx_erriidr,[19:16],variant,Component major revision,RO,0x0
Table 8-1059: por_sbsx_erriidr attributes,por_sbsx_erriidr,[15:12],revision,Component minor revision,RO,0x0
Table 8-1059: por_sbsx_erriidr attributes,por_sbsx_erriidr,[11:8],implementer_h,Implementer[10:7],RO,0x4
Table 8-1059: por_sbsx_erriidr attributes,por_sbsx_erriidr,[7],Reserved,Reserved,RO,-
Table 8-1059: por_sbsx_erriidr attributes,por_sbsx_erriidr,[6:0],implementer_l,Implementer[6:0],RO,0x3B
Table 8-1060: por_sbsx_errdevaff attributes,por_sbsx_errdevaff,[63:0],devaff,Device affinity register,RO,0b0
Table 8-1061: por_sbsx_errdevarch attributes,por_sbsx_errdevarch,[63:53],architect,Architect,RO,0x23B
Table 8-1061: por_sbsx_errdevarch attributes,por_sbsx_errdevarch,[52],present,Present,RO,0b1
Table 8-1061: por_sbsx_errdevarch attributes,por_sbsx_errdevarch,[51:48],archrevision,Architecture revision,RO,0b1
Table 8-1061: por_sbsx_errdevarch attributes,por_sbsx_errdevarch,[47:44],archver,Architecture Version,RO,0x0
Table 8-1061: por_sbsx_errdevarch attributes,por_sbsx_errdevarch,[43:32],archpart,Architecture Part,RO,0xA00
Table 8-1061: por_sbsx_errdevarch attributes,por_sbsx_errdevarch,[31:0],Reserved,Reserved ‑,RO,-
Table 8-1062: por_sbsx_errdevid attributes,por_sbsx_errdevid,[63:16],Reserved,Reserved,RO,-
Table 8-1062: por_sbsx_errdevid attributes,por_sbsx_errdevid,[15:0],num,Number of error records,RO,0x2
Table 8-1063: por_sbsx_errpidr45 attributes,por_sbsx_errpidr45,[63:8],Reserved,Reserved,RO,-
Table 8-1063: por_sbsx_errpidr45 attributes,por_sbsx_errpidr45,[7:4],size,Size of the RAS component. 0x0 means 4K block,RO,0x0
Table 8-1063: por_sbsx_errpidr45 attributes,por_sbsx_errpidr45,[3:0],des_2,Designer bit[10:7],RO,0x4
Table 8-1064: por_sbsx_errpidr01 attributes,por_sbsx_errpidr01,[63:40],Reserved,Reserved,RO,-
Table 8-1064: por_sbsx_errpidr01 attributes,por_sbsx_errpidr01,[39:36],des_0,Designer bit[3:0],RO,0xb
Table 8-1064: por_sbsx_errpidr01 attributes,por_sbsx_errpidr01,[35:32],part_1,Product ID Part 1,RO,0x0
Table 8-1064: por_sbsx_errpidr01 attributes,por_sbsx_errpidr01,[31:8],Reserved,Reserved,RO,-
Table 8-1064: por_sbsx_errpidr01 attributes,por_sbsx_errpidr01,[7:0],part_0,Product ID Part 0,RO,0x0
Table 8-1065: por_sbsx_errpidr23 attributes,por_sbsx_errpidr23,[63:4],Reserved,Reserved,RO,-
Table 8-1065: por_sbsx_errpidr23 attributes,por_sbsx_errpidr23,[3],jedec,JEDEC-assigned JEP106 implementer code is used.,RO,0b1
Table 8-1065: por_sbsx_errpidr23 attributes,por_sbsx_errpidr23,[2:0],des_1,Designer bit[6:4],RO,0x3
Table 8-1066: por_sbsx_errcidr01 attributes,por_sbsx_errcidr01,[63:40],Reserved,Reserved,RO,-
Table 8-1066: por_sbsx_errcidr01 attributes,por_sbsx_errcidr01,[39:36],comp_class,Component Class,RO,0xF
Table 8-1066: por_sbsx_errcidr01 attributes,por_sbsx_errcidr01,[35:32],prmbl_1,PRMBL_1,RO,0x0
Table 8-1066: por_sbsx_errcidr01 attributes,por_sbsx_errcidr01,[31:8],Reserved,Reserved,RO,-
Table 8-1066: por_sbsx_errcidr01 attributes,por_sbsx_errcidr01,[7:0],prmbl_0,PRMBL_0,RO,0xD
Table 8-1067: por_sbsx_errcidr23 attributes,por_sbsx_errcidr23,[63:40],Reserved,Reserved,RO,-
Table 8-1067: por_sbsx_errcidr23 attributes,por_sbsx_errcidr23,[39:32],prmbl_3,PRMBL_3,RO,0xB1
Table 8-1067: por_sbsx_errcidr23 attributes,por_sbsx_errcidr23,[31:8],Reserved,Reserved,RO,-
Table 8-1067: por_sbsx_errcidr23 attributes,por_sbsx_errcidr23,[7:0],prmbl_2,PRMBL_2,RO,0x5
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[29:24],pmu_event3_id,SBSX PMU Event 3 select; see pmu_event0_id for encodings,RW,0b0
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[21:16],pmu_event2_id,SBSX PMU Event 2 select; see pmu_event0_id for encodings,RW,0b0
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[13:8],pmu_event1_id,SBSX PMU Event 1 select; see pmu_event0_id for encodings,RW,0b0
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 8-1068: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[5:0],pmu_event0_id,SBSX PMU Event 0 select 0x00 No event 0x01 Read request 0x02 Write request 0x03 CMO request 0x04 RETRYACK TXRSP flit sent 0x05 TXDAT flit seen 0x06 TXRSP flit seen 0x11 Read request tracker occupancy count 0x12 Write request tracker occupancy count 0x13 CMO request tracker occupancy count 0x14 WDB occupancy count 0x15 Read AXI pending tracker occupancy count 0x16 CMO AXI pending tracker occupancy count 0x17 RDB occupancy count. (Only when MTU is enabled) 0x21 ARVALID set without ARREADY 0x22 AWVALID set without AWREADY 0x23 WVALID set without WREADY 0x24 TXDAT stall (TXDAT valid but no link credit available) 0x25 TXRSP stall (TXRSP valid but no link credit available) NOTE All other encodings are reserved.,RW,0b0
