<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: IP: I2S register block and driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___i_p___i2_s__001.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">IP: I2S register block and driver</div>  </div>
<div class="ingroups"><a class="el" href="group___i_p___drivers.html">IP drivers: Common drivers used on multiple NXP devices</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S register block structure.  <a href="struct_i_p___i2_s__001___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga17cb1a91d5be4e7afad486ead6d2980d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga17cb1a91d5be4e7afad486ead6d2980d">I2S_WORDWIDTH_8</a>&#160;&#160;&#160;(0UL &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga17cb1a91d5be4e7afad486ead6d2980d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S configuration parameter defines.  <a href="#ga17cb1a91d5be4e7afad486ead6d2980d"></a><br/></td></tr>
<tr class="separator:ga17cb1a91d5be4e7afad486ead6d2980d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d016baad0fba07da20a6410470c71d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga4d016baad0fba07da20a6410470c71d3">I2S_WORDWIDTH_16</a>&#160;&#160;&#160;(1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga4d016baad0fba07da20a6410470c71d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683d81436e91c1631bdd5947ee78489b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga683d81436e91c1631bdd5947ee78489b">I2S_WORDWIDTH_32</a>&#160;&#160;&#160;(3UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga683d81436e91c1631bdd5947ee78489b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e34ebc83183644aa54cc124b769a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga07e34ebc83183644aa54cc124b769a43">I2S_STEREO</a>&#160;&#160;&#160;(0UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga07e34ebc83183644aa54cc124b769a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c732d1467300d87c582a1497e8dbadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga3c732d1467300d87c582a1497e8dbadf">I2S_MONO</a>&#160;&#160;&#160;(1UL &lt;&lt; 2)</td></tr>
<tr class="separator:ga3c732d1467300d87c582a1497e8dbadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cd00ecbec35d0dd723909916fb1014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga67cd00ecbec35d0dd723909916fb1014">I2S_MASTER_MODE</a>&#160;&#160;&#160;(0UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga67cd00ecbec35d0dd723909916fb1014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37137132251bc15250edcea1585d3e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga37137132251bc15250edcea1585d3e58">I2S_SLAVE_MODE</a>&#160;&#160;&#160;(1UL &lt;&lt; 5)</td></tr>
<tr class="separator:ga37137132251bc15250edcea1585d3e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1e11f6f4ce8542408e466b3316ca3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gabe1e11f6f4ce8542408e466b3316ca3c">I2S_STOP_ENABLE</a>&#160;&#160;&#160;(0UL &lt;&lt; 3)</td></tr>
<tr class="separator:gabe1e11f6f4ce8542408e466b3316ca3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf442a366f6467626a2f72fdabf9b6d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaf442a366f6467626a2f72fdabf9b6d89">I2S_STOP_DISABLE</a>&#160;&#160;&#160;(1UL &lt;&lt; 3)</td></tr>
<tr class="separator:gaf442a366f6467626a2f72fdabf9b6d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae090c11fade3a6f9bf9791dba1920556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gae090c11fade3a6f9bf9791dba1920556">I2S_RESET_ENABLE</a>&#160;&#160;&#160;(1UL &lt;&lt; 4)</td></tr>
<tr class="separator:gae090c11fade3a6f9bf9791dba1920556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf008515f40666122bb1936e591b7ed99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaf008515f40666122bb1936e591b7ed99">I2S_RESET_DISABLE</a>&#160;&#160;&#160;(0UL &lt;&lt; 4)</td></tr>
<tr class="separator:gaf008515f40666122bb1936e591b7ed99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f418f8bc5e6f401481d3b9e241758bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga3f418f8bc5e6f401481d3b9e241758bb">I2S_MUTE_ENABLE</a>&#160;&#160;&#160;(1UL &lt;&lt; 15)</td></tr>
<tr class="separator:ga3f418f8bc5e6f401481d3b9e241758bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6c53914dea99eecc1d59eefbdbf5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga7d6c53914dea99eecc1d59eefbdbf5aa">I2S_MUTE_DISABLE</a>&#160;&#160;&#160;(0UL &lt;&lt; 15)</td></tr>
<tr class="separator:ga7d6c53914dea99eecc1d59eefbdbf5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e390ef13bf52d00c311ca64d46c5ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga9e390ef13bf52d00c311ca64d46c5ac2">I2S_DAO_WORDWIDTH_8</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))</td></tr>
<tr class="memdesc:ga9e390ef13bf52d00c311ca64d46c5ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for DAO-Digital Audio Output register.  <a href="#ga9e390ef13bf52d00c311ca64d46c5ac2"></a><br/></td></tr>
<tr class="separator:ga9e390ef13bf52d00c311ca64d46c5ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48ba0298cdb6828567de0df29abcb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaf48ba0298cdb6828567de0df29abcb4d">I2S_DAO_WORDWIDTH_16</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td></tr>
<tr class="separator:gaf48ba0298cdb6828567de0df29abcb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6666d92294cc244c41fd510fb7de31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaa6666d92294cc244c41fd510fb7de31d">I2S_DAO_WORDWIDTH_32</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td></tr>
<tr class="separator:gaa6666d92294cc244c41fd510fb7de31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47082bef68e91e6cedb9f819b8e2fa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga47082bef68e91e6cedb9f819b8e2fa02">I2S_DAO_WORDWIDTH_MASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td></tr>
<tr class="separator:ga47082bef68e91e6cedb9f819b8e2fa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32b25d6de6c9c964421ff08c1402e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gab32b25d6de6c9c964421ff08c1402e03">I2S_DAO_MONO</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:gab32b25d6de6c9c964421ff08c1402e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e56c2dab6e3206093dd6575332253d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaa8e56c2dab6e3206093dd6575332253d">I2S_DAO_STOP</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:gaa8e56c2dab6e3206093dd6575332253d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec4a63719a45df4d30f42e03af0d9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga7ec4a63719a45df4d30f42e03af0d9e6">I2S_DAO_RESET</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga7ec4a63719a45df4d30f42e03af0d9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ea023dda649de724684288e703ef86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga58ea023dda649de724684288e703ef86">I2S_DAO_SLAVE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:ga58ea023dda649de724684288e703ef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfda0af914736d2765822daee28a489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga3bfda0af914736d2765822daee28a489">I2S_DAO_WS_HALFPERIOD</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1FF) &lt;&lt; 6))</td></tr>
<tr class="separator:ga3bfda0af914736d2765822daee28a489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32d949b14558ee1aad72a765726731c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaf32d949b14558ee1aad72a765726731c">I2S_DAO_WS_HALFPERIOD_MASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x1FF) &lt;&lt; 6))</td></tr>
<tr class="separator:gaf32d949b14558ee1aad72a765726731c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bd42c0693e2a68dcba79a4cc05b8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga78bd42c0693e2a68dcba79a4cc05b8d5">I2S_DAO_MUTE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 15))</td></tr>
<tr class="separator:ga78bd42c0693e2a68dcba79a4cc05b8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd50ada05c4cd981f07be7a3b1002dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga8bd50ada05c4cd981f07be7a3b1002dc">I2S_DAI_WORDWIDTH_8</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))</td></tr>
<tr class="memdesc:ga8bd50ada05c4cd981f07be7a3b1002dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for DAI-Digital Audio Input register.  <a href="#ga8bd50ada05c4cd981f07be7a3b1002dc"></a><br/></td></tr>
<tr class="separator:ga8bd50ada05c4cd981f07be7a3b1002dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e60492415a246afde8d4ede5aa292e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga26e60492415a246afde8d4ede5aa292e">I2S_DAI_WORDWIDTH_16</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td></tr>
<tr class="separator:ga26e60492415a246afde8d4ede5aa292e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576561248aa7e6f27c5ef6c51def80ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga576561248aa7e6f27c5ef6c51def80ed">I2S_DAI_WORDWIDTH_32</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td></tr>
<tr class="separator:ga576561248aa7e6f27c5ef6c51def80ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1177f9594c24141162839aafe829fcb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga1177f9594c24141162839aafe829fcb9">I2S_DAI_WORDWIDTH_MASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td></tr>
<tr class="separator:ga1177f9594c24141162839aafe829fcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352feb095d028efc44d17f72beacfae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga352feb095d028efc44d17f72beacfae5">I2S_DAI_MONO</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga352feb095d028efc44d17f72beacfae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed2d2a9f59339ad3cf1f28a78bfcad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga2ed2d2a9f59339ad3cf1f28a78bfcad6">I2S_DAI_STOP</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga2ed2d2a9f59339ad3cf1f28a78bfcad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57a0b564a399a726a9a6737f5733beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gae57a0b564a399a726a9a6737f5733beb">I2S_DAI_RESET</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:gae57a0b564a399a726a9a6737f5733beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664f6b8ac38d7b3a23aae4e7a2fa1c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga664f6b8ac38d7b3a23aae4e7a2fa1c6f">I2S_DAI_SLAVE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:ga664f6b8ac38d7b3a23aae4e7a2fa1c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab175fcd8e7e80e59833b596a90b16f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gab175fcd8e7e80e59833b596a90b16f79">I2S_DAI_WS_HALFPERIOD</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1FF) &lt;&lt; 6))</td></tr>
<tr class="separator:gab175fcd8e7e80e59833b596a90b16f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa960b95856c5f78a0eaed42d383dd124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaa960b95856c5f78a0eaed42d383dd124">I2S_DAI_WS_HALFPERIOD_MASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x1FF) &lt;&lt; 6))</td></tr>
<tr class="separator:gaa960b95856c5f78a0eaed42d383dd124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa412bd295235fcd4d7f0ad284d9386de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaa412bd295235fcd4d7f0ad284d9386de">I2S_STATE_IRQ</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td></tr>
<tr class="memdesc:gaa412bd295235fcd4d7f0ad284d9386de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for STAT register (Status Feedback register)  <a href="#gaa412bd295235fcd4d7f0ad284d9386de"></a><br/></td></tr>
<tr class="separator:gaa412bd295235fcd4d7f0ad284d9386de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9a701addd279db953ca34d56487dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga0e9a701addd279db953ca34d56487dbd">I2S_STATE_DMA1</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga0e9a701addd279db953ca34d56487dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dfa37fbee79986ec79f4d856b8df24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga84dfa37fbee79986ec79f4d856b8df24">I2S_STATE_DMA2</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga84dfa37fbee79986ec79f4d856b8df24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51548f7e41cb523a77beb7c88c5d33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gab51548f7e41cb523a77beb7c88c5d33a">I2S_STATE_RX_LEVEL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 1F) &lt;&lt; 8))</td></tr>
<tr class="separator:gab51548f7e41cb523a77beb7c88c5d33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2421a91f0ddda94150de2f80c4192039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga2421a91f0ddda94150de2f80c4192039">I2S_STATE_TX_LEVEL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 1F) &lt;&lt; 16))</td></tr>
<tr class="separator:ga2421a91f0ddda94150de2f80c4192039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b643833c4b80116d3026c7933449001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga7b643833c4b80116d3026c7933449001">I2S_DMA1_RX_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td></tr>
<tr class="memdesc:ga7b643833c4b80116d3026c7933449001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for DMA1 register (DMA1 Configuration register)  <a href="#ga7b643833c4b80116d3026c7933449001"></a><br/></td></tr>
<tr class="separator:ga7b643833c4b80116d3026c7933449001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb809d583bb8b68d34f347d19933575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga0fb809d583bb8b68d34f347d19933575">I2S_DMA1_TX_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga0fb809d583bb8b68d34f347d19933575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0ebb1d1bc7444e2201d4473c41f182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaee0ebb1d1bc7444e2201d4473c41f182">I2S_DMA1_RX_DEPTH</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 8))</td></tr>
<tr class="separator:gaee0ebb1d1bc7444e2201d4473c41f182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eedce5a4fc3c03413a4d7cfdd0f60de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga4eedce5a4fc3c03413a4d7cfdd0f60de">I2S_DMA1_TX_DEPTH</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 16))</td></tr>
<tr class="separator:ga4eedce5a4fc3c03413a4d7cfdd0f60de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4e8b4d132b01bb74d57dd34ca7eaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga2e4e8b4d132b01bb74d57dd34ca7eaef">I2S_DMA2_RX_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td></tr>
<tr class="memdesc:ga2e4e8b4d132b01bb74d57dd34ca7eaef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for DMA2 register (DMA2 Configuration register)  <a href="#ga2e4e8b4d132b01bb74d57dd34ca7eaef"></a><br/></td></tr>
<tr class="separator:ga2e4e8b4d132b01bb74d57dd34ca7eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ceda1798034a70380c9a9de567bb6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga2ceda1798034a70380c9a9de567bb6b0">I2S_DMA2_TX_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga2ceda1798034a70380c9a9de567bb6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa988d9e73e80df6ce687e148ee9530ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaa988d9e73e80df6ce687e148ee9530ae">I2S_DMA2_RX_DEPTH</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 8))</td></tr>
<tr class="separator:gaa988d9e73e80df6ce687e148ee9530ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff02275ceaf3866c99b464b11ed0a270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaff02275ceaf3866c99b464b11ed0a270">I2S_DMA2_TX_DEPTH</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 16))</td></tr>
<tr class="separator:gaff02275ceaf3866c99b464b11ed0a270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362154dbf216f1384f535c940d930cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga362154dbf216f1384f535c940d930cd9">I2S_IRQ_RX_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td></tr>
<tr class="memdesc:ga362154dbf216f1384f535c940d930cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for IRQ register (Interrupt Request Control register)  <a href="#ga362154dbf216f1384f535c940d930cd9"></a><br/></td></tr>
<tr class="separator:ga362154dbf216f1384f535c940d930cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7811db5a292d68de3dce209883bab6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga7811db5a292d68de3dce209883bab6c0">I2S_IRQ_TX_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga7811db5a292d68de3dce209883bab6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8719ea9f2ad9a505b0d563387e8deb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga8719ea9f2ad9a505b0d563387e8deb48">I2S_IRQ_RX_DEPTH</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x0F) &lt;&lt; 8))</td></tr>
<tr class="separator:ga8719ea9f2ad9a505b0d563387e8deb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb26d013e12b97b3089bd3666b641cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaeb26d013e12b97b3089bd3666b641cbb">I2S_IRQ_RX_DEPTH_MASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x0F) &lt;&lt; 8))</td></tr>
<tr class="separator:gaeb26d013e12b97b3089bd3666b641cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115bec3e7413054e340baceb5a066fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga115bec3e7413054e340baceb5a066fa7">I2S_IRQ_TX_DEPTH</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x0F) &lt;&lt; 16))</td></tr>
<tr class="separator:ga115bec3e7413054e340baceb5a066fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd0d516073943ba5aa03e03649e6cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gacbd0d516073943ba5aa03e03649e6cc0">I2S_IRQ_TX_DEPTH_MASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x0F) &lt;&lt; 16))</td></tr>
<tr class="separator:gacbd0d516073943ba5aa03e03649e6cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga310a84df35c22ce4bed1f3785145670c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga310a84df35c22ce4bed1f3785145670c">I2S_TXRATE_Y_DIVIDER</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0xFF))</td></tr>
<tr class="memdesc:ga310a84df35c22ce4bed1f3785145670c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for TXRATE/RXRATE register (Transmit/Receive Clock Rate register)  <a href="#ga310a84df35c22ce4bed1f3785145670c"></a><br/></td></tr>
<tr class="separator:ga310a84df35c22ce4bed1f3785145670c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4441c879ba15275e44ffe3f075fecab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gab4441c879ba15275e44ffe3f075fecab">I2S_TXRATE_X_DIVIDER</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0xFF) &lt;&lt; 8))</td></tr>
<tr class="separator:gab4441c879ba15275e44ffe3f075fecab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7487e9a82c9bb4a58118038ca6520dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga7487e9a82c9bb4a58118038ca6520dbe">I2S_RXRATE_Y_DIVIDER</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0xFF))</td></tr>
<tr class="separator:ga7487e9a82c9bb4a58118038ca6520dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b39adbbfb5ff023160af667debeef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gac6b39adbbfb5ff023160af667debeef6">I2S_RXRATE_X_DIVIDER</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0xFF) &lt;&lt; 8))</td></tr>
<tr class="separator:gac6b39adbbfb5ff023160af667debeef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12770c3fc9895b7f777bbc9a333485f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga12770c3fc9895b7f777bbc9a333485f8">I2S_TXBITRATE</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x3F))</td></tr>
<tr class="memdesc:ga12770c3fc9895b7f777bbc9a333485f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for TXBITRATE &amp; RXBITRATE register (Transmit/Receive Bit Rate register)  <a href="#ga12770c3fc9895b7f777bbc9a333485f8"></a><br/></td></tr>
<tr class="separator:ga12770c3fc9895b7f777bbc9a333485f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd379e9dd707c7304c0e74525ed5e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga3bd379e9dd707c7304c0e74525ed5e72">I2S_RXBITRATE</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x3F))</td></tr>
<tr class="separator:ga3bd379e9dd707c7304c0e74525ed5e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a82caff9de404af31e19e86ebaa193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga34a82caff9de404af31e19e86ebaa193">I2S_TXMODE_CLKSEL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x03))</td></tr>
<tr class="memdesc:ga34a82caff9de404af31e19e86ebaa193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for TXMODE/RXMODE register (Transmit/Receive Mode Control register)  <a href="#ga34a82caff9de404af31e19e86ebaa193"></a><br/></td></tr>
<tr class="separator:ga34a82caff9de404af31e19e86ebaa193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e268d07b159ec36998eb32a9e36af69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga3e268d07b159ec36998eb32a9e36af69">I2S_TXMODE_4PIN_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga3e268d07b159ec36998eb32a9e36af69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd67f37d51f2557f49fa600abb48225b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gabd67f37d51f2557f49fa600abb48225b">I2S_TXMODE_MCENA</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:gabd67f37d51f2557f49fa600abb48225b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45351ee42b08814f1860c0d2a73379f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga45351ee42b08814f1860c0d2a73379f0">I2S_RXMODE_CLKSEL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x03))</td></tr>
<tr class="separator:ga45351ee42b08814f1860c0d2a73379f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2734ec0ee02ee7865c36b6ec3ffff081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga2734ec0ee02ee7865c36b6ec3ffff081">I2S_RXMODE_4PIN_ENABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga2734ec0ee02ee7865c36b6ec3ffff081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64eb87a1f090271b07c7110f974f8300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga64eb87a1f090271b07c7110f974f8300">I2S_RXMODE_MCENA</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga64eb87a1f090271b07c7110f974f8300"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga5aa53f62bde14c54a6453c831655cda7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga5aa53f62bde14c54a6453c831655cda7">IP_I2S_TRxMode_T</a> { <a class="el" href="group___i_p___i2_s__001.html#gga5aa53f62bde14c54a6453c831655cda7a874c6f7bdc000517693379e45822cfec">I2S_TX_MODE</a>, 
<a class="el" href="group___i_p___i2_s__001.html#gga5aa53f62bde14c54a6453c831655cda7a7d70e6c519ab9bb461914df78f58ee25">I2S_RX_MODE</a>
 }</td></tr>
<tr class="memdesc:ga5aa53f62bde14c54a6453c831655cda7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S transmit/receive mode for configuration.  <a href="group___i_p___i2_s__001.html#ga5aa53f62bde14c54a6453c831655cda7">More...</a><br/></td></tr>
<tr class="separator:ga5aa53f62bde14c54a6453c831655cda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7af6489f19736ee19d0be4f8c796e6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga8a7af6489f19736ee19d0be4f8c796e6">IP_I2S_DMARequestNumber_T</a> { <a class="el" href="group___i_p___i2_s__001.html#gga8a7af6489f19736ee19d0be4f8c796e6abe919ea7940f6d5704d48a29cdef5967">IP_I2S_DMA_REQUEST_NUMBER_1</a>, 
<a class="el" href="group___i_p___i2_s__001.html#gga8a7af6489f19736ee19d0be4f8c796e6a6c502909bfbecff77bae6217fd185785">IP_I2S_DMA_REQUEST_NUMBER_2</a>
 }</td></tr>
<tr class="memdesc:ga8a7af6489f19736ee19d0be4f8c796e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S DMA request channel define.  <a href="group___i_p___i2_s__001.html#ga8a7af6489f19736ee19d0be4f8c796e6">More...</a><br/></td></tr>
<tr class="separator:ga8a7af6489f19736ee19d0be4f8c796e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga933c4c1ccdf483abcc80e6ec8ad26a74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga933c4c1ccdf483abcc80e6ec8ad26a74">IP_I2S_Init</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S)</td></tr>
<tr class="memdesc:ga933c4c1ccdf483abcc80e6ec8ad26a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize for I2S.  <a href="#ga933c4c1ccdf483abcc80e6ec8ad26a74"></a><br/></td></tr>
<tr class="separator:ga933c4c1ccdf483abcc80e6ec8ad26a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7cbdfa977a169869ef8cff1859ba7b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaed7cbdfa977a169869ef8cff1859ba7b">IP_I2S_DeInit</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S)</td></tr>
<tr class="memdesc:gaed7cbdfa977a169869ef8cff1859ba7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shutdown I2S.  <a href="#gaed7cbdfa977a169869ef8cff1859ba7b"></a><br/></td></tr>
<tr class="separator:gaed7cbdfa977a169869ef8cff1859ba7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc675a71570ebf5db11175d3b466edf9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gadc675a71570ebf5db11175d3b466edf9">IP_I2S_SetWordWidth</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> wordwidth)</td></tr>
<tr class="memdesc:gadc675a71570ebf5db11175d3b466edf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data width for the specified mode.  <a href="#gadc675a71570ebf5db11175d3b466edf9"></a><br/></td></tr>
<tr class="separator:gadc675a71570ebf5db11175d3b466edf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb6e43cb75959923c9f9c78c80ccbda"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gadbb6e43cb75959923c9f9c78c80ccbda">IP_I2S_SetMono</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> mono)</td></tr>
<tr class="memdesc:gadbb6e43cb75959923c9f9c78c80ccbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S data format to mono or stereo.  <a href="#gadbb6e43cb75959923c9f9c78c80ccbda"></a><br/></td></tr>
<tr class="separator:gadbb6e43cb75959923c9f9c78c80ccbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ba0f6dbfab242cba3a529001c1292e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga46ba0f6dbfab242cba3a529001c1292e">IP_I2S_SetMasterSlaveMode</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> mode)</td></tr>
<tr class="memdesc:ga46ba0f6dbfab242cba3a529001c1292e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S interface in master/slave mode.  <a href="#ga46ba0f6dbfab242cba3a529001c1292e"></a><br/></td></tr>
<tr class="separator:ga46ba0f6dbfab242cba3a529001c1292e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337ec9bb3c5e492cfd193a1857eafc2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga337ec9bb3c5e492cfd193a1857eafc2a">IP_I2S_SetBitRate</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> mclk_divider)</td></tr>
<tr class="memdesc:ga337ec9bb3c5e492cfd193a1857eafc2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock frequency for I2S interface.  <a href="#ga337ec9bb3c5e492cfd193a1857eafc2a"></a><br/></td></tr>
<tr class="separator:ga337ec9bb3c5e492cfd193a1857eafc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb594f0c41150c04e1178a6e62c69e86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gafb594f0c41150c04e1178a6e62c69e86">IP_I2S_SetXYDivider</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, uint8_t x_divider, uint8_t y_devider)</td></tr>
<tr class="memdesc:gafb594f0c41150c04e1178a6e62c69e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the MCLK rate by using a fractional rate generator, dividing down the frequency of PCLK.  <a href="#gafb594f0c41150c04e1178a6e62c69e86"></a><br/></td></tr>
<tr class="separator:gafb594f0c41150c04e1178a6e62c69e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ec868bdd97cf2bd4159744242330e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gad5ec868bdd97cf2bd4159744242330e6">IP_I2S_SetWS_Halfperiod</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> ws_halfperiod)</td></tr>
<tr class="memdesc:gad5ec868bdd97cf2bd4159744242330e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set word select (WS) half period.  <a href="#gad5ec868bdd97cf2bd4159744242330e6"></a><br/></td></tr>
<tr class="separator:gad5ec868bdd97cf2bd4159744242330e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784d3a2a219009add2160bb9e3eb200b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga784d3a2a219009add2160bb9e3eb200b">IP_I2S_ModeConfig</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> clksel, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> fpin, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> mcena)</td></tr>
<tr class="memdesc:ga784d3a2a219009add2160bb9e3eb200b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the I2S operating modes.  <a href="#ga784d3a2a219009add2160bb9e3eb200b"></a><br/></td></tr>
<tr class="separator:ga784d3a2a219009add2160bb9e3eb200b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb232618ae7f6ba23a47a476a1a7085"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gacbb232618ae7f6ba23a47a476a1a7085">IP_I2S_GetLevel</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode)</td></tr>
<tr class="memdesc:gacbb232618ae7f6ba23a47a476a1a7085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current level of the Transmit/Receive FIFO.  <a href="#gacbb232618ae7f6ba23a47a476a1a7085"></a><br/></td></tr>
<tr class="separator:gacbb232618ae7f6ba23a47a476a1a7085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec3f06d3e342c3d7aa2bb69c08842c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gaeec3f06d3e342c3d7aa2bb69c08842c0">IP_I2S_Send</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> data)</td></tr>
<tr class="memdesc:gaeec3f06d3e342c3d7aa2bb69c08842c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a 32-bit data to TXFIFO for transmition.  <a href="#gaeec3f06d3e342c3d7aa2bb69c08842c0"></a><br/></td></tr>
<tr class="separator:gaeec3f06d3e342c3d7aa2bb69c08842c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231723b0c60a4ac4ee2a16149aebb11a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga231723b0c60a4ac4ee2a16149aebb11a">IP_I2S_Receive</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S)</td></tr>
<tr class="memdesc:ga231723b0c60a4ac4ee2a16149aebb11a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get received data from RXFIFO.  <a href="#ga231723b0c60a4ac4ee2a16149aebb11a"></a><br/></td></tr>
<tr class="separator:ga231723b0c60a4ac4ee2a16149aebb11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee6c69b8ad087506d48174210eda2e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gabee6c69b8ad087506d48174210eda2e1">IP_I2S_Start</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode)</td></tr>
<tr class="memdesc:gabee6c69b8ad087506d48174210eda2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the I2S.  <a href="#gabee6c69b8ad087506d48174210eda2e1"></a><br/></td></tr>
<tr class="separator:gabee6c69b8ad087506d48174210eda2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06889a28f3104c8098df814d0e2d61fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga06889a28f3104c8098df814d0e2d61fb">IP_I2S_Pause</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode)</td></tr>
<tr class="memdesc:ga06889a28f3104c8098df814d0e2d61fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables accesses on FIFOs, places the transmit channel in mute mode.  <a href="#ga06889a28f3104c8098df814d0e2d61fb"></a><br/></td></tr>
<tr class="separator:ga06889a28f3104c8098df814d0e2d61fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c88ec3e5937592a8a3f727dd5a79ed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga3c88ec3e5937592a8a3f727dd5a79ed2">IP_I2S_EnableMute</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S)</td></tr>
<tr class="memdesc:ga3c88ec3e5937592a8a3f727dd5a79ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit channel sends only zeroes.  <a href="#ga3c88ec3e5937592a8a3f727dd5a79ed2"></a><br/></td></tr>
<tr class="separator:ga3c88ec3e5937592a8a3f727dd5a79ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931361d5582dcce02f7b2c1f3cdbadb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga931361d5582dcce02f7b2c1f3cdbadb4">IP_I2S_DisableMute</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S)</td></tr>
<tr class="memdesc:ga931361d5582dcce02f7b2c1f3cdbadb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Un-Mute the I2S channel.  <a href="#ga931361d5582dcce02f7b2c1f3cdbadb4"></a><br/></td></tr>
<tr class="separator:ga931361d5582dcce02f7b2c1f3cdbadb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a3509747692a000809daf513e95809"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga66a3509747692a000809daf513e95809">IP_I2S_Stop</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode)</td></tr>
<tr class="memdesc:ga66a3509747692a000809daf513e95809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop I2S asynchronously.  <a href="#ga66a3509747692a000809daf513e95809"></a><br/></td></tr>
<tr class="separator:ga66a3509747692a000809daf513e95809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac384518f62a47c3a7398bd3aa77efede"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gac384518f62a47c3a7398bd3aa77efede">IP_I2S_SetFIFODepthDMA</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="group___i_p___i2_s__001.html#ga8a7af6489f19736ee19d0be4f8c796e6">IP_I2S_DMARequestNumber_T</a> DMANum, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> depth)</td></tr>
<tr class="memdesc:gac384518f62a47c3a7398bd3aa77efede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the FIFO level on which to create an DMA request.  <a href="#gac384518f62a47c3a7398bd3aa77efede"></a><br/></td></tr>
<tr class="separator:gac384518f62a47c3a7398bd3aa77efede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0217c623f0d660e50cafeac2b1efa6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga9e0217c623f0d660e50cafeac2b1efa6">IP_I2S_DMACmd</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, <a class="el" href="group___i_p___i2_s__001.html#ga8a7af6489f19736ee19d0be4f8c796e6">IP_I2S_DMARequestNumber_T</a> DMANum, uint8_t TRMode, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9e0217c623f0d660e50cafeac2b1efa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable DMA for the I2S.  <a href="#ga9e0217c623f0d660e50cafeac2b1efa6"></a><br/></td></tr>
<tr class="separator:ga9e0217c623f0d660e50cafeac2b1efa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72d3cb74319e45faf5afe0a527be081"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gac72d3cb74319e45faf5afe0a527be081">IP_I2S_InterruptCmd</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gac72d3cb74319e45faf5afe0a527be081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable interrupt for the I2S.  <a href="#gac72d3cb74319e45faf5afe0a527be081"></a><br/></td></tr>
<tr class="separator:gac72d3cb74319e45faf5afe0a527be081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64604bbba03018ce54b90186ec5bed4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#gae64604bbba03018ce54b90186ec5bed4">IP_I2S_SetFIFODepthIRQ</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> depth)</td></tr>
<tr class="memdesc:gae64604bbba03018ce54b90186ec5bed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the FIFO level on which to create an irq request.  <a href="#gae64604bbba03018ce54b90186ec5bed4"></a><br/></td></tr>
<tr class="separator:gae64604bbba03018ce54b90186ec5bed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9d97aabd27a5bf93520eec35759ac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___i2_s__001.html#ga8b9d97aabd27a5bf93520eec35759ac6">IP_I2S_GetIntStatus</a> (<a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *pI2S, uint8_t TRMode)</td></tr>
<tr class="memdesc:ga8b9d97aabd27a5bf93520eec35759ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status of I2S interrupt.  <a href="#ga8b9d97aabd27a5bf93520eec35759ac6"></a><br/></td></tr>
<tr class="separator:ga8b9d97aabd27a5bf93520eec35759ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga352feb095d028efc44d17f72beacfae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_MONO&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control mono or stereo format DAI mono mode mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00133">133</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae57a0b564a399a726a9a6737f5733beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_RESET&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control reset mode DAI reset bit mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00139">139</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga664f6b8ac38d7b3a23aae4e7a2fa1c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_SLAVE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control master/slave mode DAI slave mode mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00142">142</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ed2d2a9f59339ad3cf1f28a78bfcad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_STOP&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control stop mode DAI stop bit mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00136">136</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26e60492415a246afde8d4ede5aa292e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_WORDWIDTH_16&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAI 16 bit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00128">128</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga576561248aa7e6f27c5ef6c51def80ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_WORDWIDTH_32&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAI 32 bit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00129">129</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bd50ada05c4cd981f07be7a3b1002dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_WORDWIDTH_8&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for DAI-Digital Audio Input register. </p>
<p>I2S wordwide - the number of bytes in data DAI 8 bit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00127">127</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1177f9594c24141162839aafe829fcb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_WORDWIDTH_MASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAI word wide mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00130">130</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab175fcd8e7e80e59833b596a90b16f79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_WS_HALFPERIOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1FF) &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S word select half period minus one (9 bits) DAI Word select set macro </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00145">145</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa960b95856c5f78a0eaed42d383dd124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAI_WS_HALFPERIOD_MASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x1FF) &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAI Word select mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00146">146</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab32b25d6de6c9c964421ff08c1402e03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_MONO&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control mono or stereo format DAO mono audio mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00105">105</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78bd42c0693e2a68dcba79a4cc05b8d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_MUTE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 15))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control mute mode DAO mute mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00121">121</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ec4a63719a45df4d30f42e03af0d9e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_RESET&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control reset mode DAO reset mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00111">111</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58ea023dda649de724684288e703ef86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_SLAVE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control master/slave mode DAO slave mode mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00114">114</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8e56c2dab6e3206093dd6575332253d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_STOP&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control stop mode DAO stop mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00108">108</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf48ba0298cdb6828567de0df29abcb4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_WORDWIDTH_16&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAO 16 bit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00100">100</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6666d92294cc244c41fd510fb7de31d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_WORDWIDTH_32&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAO 32 bit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00101">101</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e390ef13bf52d00c311ca64d46c5ac2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_WORDWIDTH_8&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for DAO-Digital Audio Output register. </p>
<p>I2S wordwide - the number of bytes in data DAO 8 bit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00099">99</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47082bef68e91e6cedb9f819b8e2fa02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_WORDWIDTH_MASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00102">102</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bfda0af914736d2765822daee28a489"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_WS_HALFPERIOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1FF) &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S word select half period minus one DAO Word select set macro </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00117">117</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf32d949b14558ee1aad72a765726731c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DAO_WS_HALFPERIOD_MASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x1FF) &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAO Word select mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00118">118</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee0ebb1d1bc7444e2201d4473c41f182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA1_RX_DEPTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S set FIFO level that trigger a receive DMA request on DMA1 </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00162">162</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b643833c4b80116d3026c7933449001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA1_RX_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for DMA1 register (DMA1 Configuration register) </p>
<p>I2S control DMA1 for I2S receive </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00160">160</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4eedce5a4fc3c03413a4d7cfdd0f60de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA1_TX_DEPTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S set FIFO level that trigger a transmit DMA request on DMA1 </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00163">163</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fb809d583bb8b68d34f347d19933575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA1_TX_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control DMA1 for I2S transmit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00161">161</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa988d9e73e80df6ce687e148ee9530ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA2_RX_DEPTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S set FIFO level that trigger a receive DMA request on DMA1 </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00170">170</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e4e8b4d132b01bb74d57dd34ca7eaef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA2_RX_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for DMA2 register (DMA2 Configuration register) </p>
<p>I2S control DMA2 for I2S receive </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00168">168</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff02275ceaf3866c99b464b11ed0a270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA2_TX_DEPTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x1F) &lt;&lt; 16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S set FIFO level that trigger a transmit DMA request on DMA1 </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00171">171</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ceda1798034a70380c9a9de567bb6b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_DMA2_TX_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control DMA1 for I2S transmit </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00169">169</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8719ea9f2ad9a505b0d563387e8deb48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_IRQ_RX_DEPTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x0F) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S set the FIFO level on which to create an irq request </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00179">179</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb26d013e12b97b3089bd3666b641cbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_IRQ_RX_DEPTH_MASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x0F) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00180">180</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga362154dbf216f1384f535c940d930cd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_IRQ_RX_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for IRQ register (Interrupt Request Control register) </p>
<p>I2S control I2S receive interrupt </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00177">177</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga115bec3e7413054e340baceb5a066fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_IRQ_TX_DEPTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x0F) &lt;&lt; 16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S set the FIFO level on which to create an irq request </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00181">181</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbd0d516073943ba5aa03e03649e6cc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_IRQ_TX_DEPTH_MASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((0x0F) &lt;&lt; 16))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00182">182</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7811db5a292d68de3dce209883bab6c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_IRQ_TX_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S control I2S transmit interrupt </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00178">178</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67cd00ecbec35d0dd723909916fb1014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MASTER_MODE&#160;&#160;&#160;(0UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Master/Slave mode bit I2S in master mode </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00080">80</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c732d1467300d87c582a1497e8dbadf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MONO&#160;&#160;&#160;(1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mono audio </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00077">77</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d6c53914dea99eecc1d59eefbdbf5aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MUTE_DISABLE&#160;&#160;&#160;(0UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S mute disbale mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00093">93</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f418f8bc5e6f401481d3b9e241758bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_MUTE_ENABLE&#160;&#160;&#160;(1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Mute bit I2S mute enable mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00092">92</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf008515f40666122bb1936e591b7ed99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RESET_DISABLE&#160;&#160;&#160;(0UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S reset disable mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00089">89</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae090c11fade3a6f9bf9791dba1920556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RESET_ENABLE&#160;&#160;&#160;(1UL &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Reset bit I2S reset enable mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00088">88</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bd379e9dd707c7304c0e74525ed5e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RXBITRATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x3F))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00196">196</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2734ec0ee02ee7865c36b6ec3ffff081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RXMODE_4PIN_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive control 4-pin mode </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00205">205</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45351ee42b08814f1860c0d2a73379f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RXMODE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x03))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive select clock source </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00204">204</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64eb87a1f090271b07c7110f974f8300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RXMODE_MCENA&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive control the TX_MCLK output </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00206">206</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6b39adbbfb5ff023160af667debeef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RXRATE_X_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0xFF) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive MCLK rate denominator </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00190">190</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7487e9a82c9bb4a58118038ca6520dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_RXRATE_Y_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive MCLK rate denominator </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00189">189</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37137132251bc15250edcea1585d3e58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_SLAVE_MODE&#160;&#160;&#160;(1UL &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S in slave mode </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00081">81</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e9a701addd279db953ca34d56487dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STATE_DMA1&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Status Receive or Transmit DMA1 </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00152">152</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84dfa37fbee79986ec79f4d856b8df24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STATE_DMA2&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Status Receive or Transmit DMA2 </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00153">153</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa412bd295235fcd4d7f0ad284d9386de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STATE_IRQ&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for STAT register (Status Feedback register) </p>
<p>I2S Status Receive or Transmit Interrupt </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00151">151</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab51548f7e41cb523a77beb7c88c5d33a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STATE_RX_LEVEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 1F) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Status Current level of the Receive FIFO (5 bits) </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00154">154</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2421a91f0ddda94150de2f80c4192039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STATE_TX_LEVEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 1F) &lt;&lt; 16))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Status Current level of the Transmit FIFO (5 bits) </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00155">155</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07e34ebc83183644aa54cc124b769a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STEREO&#160;&#160;&#160;(0UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Channel bit Stereo audio </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00076">76</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf442a366f6467626a2f72fdabf9b6d89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STOP_DISABLE&#160;&#160;&#160;(1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S stop disable mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00085">85</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe1e11f6f4ce8542408e466b3316ca3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_STOP_ENABLE&#160;&#160;&#160;(0UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Stop bit I2S stop enable mask </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00084">84</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12770c3fc9895b7f777bbc9a333485f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TXBITRATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x3F))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for TXBITRATE &amp; RXBITRATE register (Transmit/Receive Bit Rate register) </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00195">195</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e268d07b159ec36998eb32a9e36af69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TXMODE_4PIN_ENABLE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit control 4-pin mode </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00202">202</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34a82caff9de404af31e19e86ebaa193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TXMODE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x03))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for TXMODE/RXMODE register (Transmit/Receive Mode Control register) </p>
<p>I2S Transmit select clock source (2 bits) </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00201">201</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd67f37d51f2557f49fa600abb48225b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TXMODE_MCENA&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit control the TX_MCLK output </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00203">203</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4441c879ba15275e44ffe3f075fecab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TXRATE_X_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0xFF) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit MCLK rate denominator </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00188">188</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga310a84df35c22ce4bed1f3785145670c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_TXRATE_Y_DIVIDER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro defines for TXRATE/RXRATE register (Transmit/Receive Clock Rate register) </p>
<p>I2S Transmit MCLK rate denominator </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00187">187</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d016baad0fba07da20a6410470c71d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_WORDWIDTH_16&#160;&#160;&#160;(1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>16 bit word </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00072">72</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga683d81436e91c1631bdd5947ee78489b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_WORDWIDTH_32&#160;&#160;&#160;(3UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>32 bit word </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00073">73</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17cb1a91d5be4e7afad486ead6d2980d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_WORDWIDTH_8&#160;&#160;&#160;(0UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S configuration parameter defines. </p>
<p>I2S Wordwidth bit 8 bit Word </p>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00071">71</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga8a7af6489f19736ee19d0be4f8c796e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___i2_s__001.html#ga8a7af6489f19736ee19d0be4f8c796e6">IP_I2S_DMARequestNumber_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S DMA request channel define. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga8a7af6489f19736ee19d0be4f8c796e6abe919ea7940f6d5704d48a29cdef5967"></a>IP_I2S_DMA_REQUEST_NUMBER_1</em>&nbsp;</td><td>
<p>DMA request channel 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8a7af6489f19736ee19d0be4f8c796e6a6c502909bfbecff77bae6217fd185785"></a>IP_I2S_DMA_REQUEST_NUMBER_2</em>&nbsp;</td><td>
<p>DMA request channel 2 </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00219">219</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5aa53f62bde14c54a6453c831655cda7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___i2_s__001.html#ga5aa53f62bde14c54a6453c831655cda7">IP_I2S_TRxMode_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S transmit/receive mode for configuration. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga5aa53f62bde14c54a6453c831655cda7a874c6f7bdc000517693379e45822cfec"></a>I2S_TX_MODE</em>&nbsp;</td><td>
<p>Transmit mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga5aa53f62bde14c54a6453c831655cda7a7d70e6c519ab9bb461914df78f58ee25"></a>I2S_RX_MODE</em>&nbsp;</td><td>
<p>Receive mode </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00211">211</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaed7cbdfa977a169869ef8cff1859ba7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shutdown I2S. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Reset all relative registers (DMA, transmit/receive control, interrupt) to default value </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00055">55</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga931361d5582dcce02f7b2c1f3cdbadb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_I2S_DisableMute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Un-Mute the I2S channel. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00395">395</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e0217c623f0d660e50cafeac2b1efa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_DMACmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___i2_s__001.html#ga8a7af6489f19736ee19d0be4f8c796e6">IP_I2S_DMARequestNumber_T</a>&#160;</td>
          <td class="paramname"><em>DMANum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/Disable DMA for the I2S. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">DMANum</td><td>: I2S DMA request number, should be<ul>
<li>IP_I2S_DMA_REQUEST_NUMBER_1</li>
<li>IP_I2S_DMA_REQUEST_NUMBER_2 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>: ENABLE or DISABLE DMA </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00219">219</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c88ec3e5937592a8a3f727dd5a79ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_I2S_EnableMute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit channel sends only zeroes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The data output from I2S transmit channel is always zeroes </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8h_source.html#l00386">386</a> of file <a class="el" href="i2s__001_8h_source.html">i2s_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b9d97aabd27a5bf93520eec35759ac6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> IP_I2S_GetIntStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the status of I2S interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>I2S interrupt status, SET or RESET </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00313">313</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gacbb232618ae7f6ba23a47a476a1a7085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t IP_I2S_GetLevel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current level of the Transmit/Receive FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current level of the Transmit/Receive FIFO </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00158">158</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga933c4c1ccdf483abcc80e6ec8ad26a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize for I2S. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00051">51</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac72d3cb74319e45faf5afe0a527be081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_InterruptCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/Disable interrupt for the I2S. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">NewState</td><td>: ENABLE or DISABLE Interrupt </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Interrupt request is generated when rx_depth_irq &lt;= rx_level or tx_depth_irq &gt;= tx_level </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00287">287</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga784d3a2a219009add2160bb9e3eb200b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_ModeConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>clksel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>fpin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mcena</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the I2S operating modes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">clksel</td><td>: Clock source selection for the receive bit clock divider </td></tr>
    <tr><td class="paramname">fpin</td><td>: Receive 4-pin mode selection </td></tr>
    <tr><td class="paramname">mcena</td><td>: Enable for the RX_MCLK output </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>In addition to master and slave modes, which are independently configurable for the transmitter and the receiver, several different clock sources are possible, including variations that share the clock and/or WS between the transmitter and receiver. It also allows using I2S with fewer pins, typically four. </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00147">147</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga06889a28f3104c8098df814d0e2d61fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_Pause </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables accesses on FIFOs, places the transmit channel in mute mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00194">194</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga231723b0c60a4ac4ee2a16149aebb11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IP_I2S_Receive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get received data from RXFIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data received in RXFIFO </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The function reads from RXFIFO without checking any condition. </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00177">177</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaeec3f06d3e342c3d7aa2bb69c08842c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_Send </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send a 32-bit data to TXFIFO for transmition. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">data</td><td>: Data to be transmited </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The function writes to TXFIFO without checking any condition. </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00171">171</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga337ec9bb3c5e492cfd193a1857eafc2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetBitRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mclk_divider</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clock frequency for I2S interface. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">mclk_divider</td><td>: Clock divider. This value plus one is used to divide MCLK to produce the clock frequency for I2S interface </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The value depends on the audio sample rate desired and the data size and format(stereo/mono) used. For example, a 48 kHz sample rate for 16-bit stereo data requires a bit rate of 48 000 x 16 x 2 = 1.536 MHz. So the mclk_divider should be MCLK/1.536 MHz </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00111">111</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac384518f62a47c3a7398bd3aa77efede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetFIFODepthDMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___i2_s__001.html#ga8a7af6489f19736ee19d0be4f8c796e6">IP_I2S_DMARequestNumber_T</a>&#160;</td>
          <td class="paramname"><em>DMANum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the FIFO level on which to create an DMA request. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">DMANum</td><td>: I2S DMA request number, should be<ul>
<li>IP_I2S_DMA_REQUEST_NUMBER_1</li>
<li>IP_I2S_DMA_REQUEST_NUMBER_2 </li>
</ul>
</td></tr>
    <tr><td class="paramname">depth</td><td>: FIFO level on which to create an DMA request </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>DMA request is generated when rx_depth_dma &lt;= rx_level or tx_depth_dma &gt;= tx_level </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00260">260</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae64604bbba03018ce54b90186ec5bed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetFIFODepthIRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the FIFO level on which to create an irq request. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">depth</td><td>: FIFO level on which to create an irq request </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00298">298</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga46ba0f6dbfab242cba3a529001c1292e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetMasterSlaveMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set I2S interface in master/slave mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">mode</td><td>: Interface mode, should be<ul>
<li>I2S_MASTER_MODE</li>
<li>I2S_SLAVE_MODE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00097">97</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadbb6e43cb75959923c9f9c78c80ccbda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetMono </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mono</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set I2S data format to mono or stereo. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">mono</td><td>: Data channel, should be<ul>
<li>I2S_STEREO</li>
<li>I2S_MONO </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00083">83</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadc675a71570ebf5db11175d3b466edf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetWordWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>wordwidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the data width for the specified mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">wordwidth</td><td>: Data width, should be :<ul>
<li>I2S_WORDWIDTH_8</li>
<li>I2S_WORDWIDTH_16</li>
<li>I2S_WORDWIDTH_32 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00069">69</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad5ec868bdd97cf2bd4159744242330e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetWS_Halfperiod </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>ws_halfperiod</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set word select (WS) half period. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">ws_halfperiod</td><td>: I2S word select half period minus one </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The Word Select period is configured separately for I2S input and I2S output. For example: if the WS is 64clk period -&gt; ws_halfperiod = 31 </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00133">133</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafb594f0c41150c04e1178a6e62c69e86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_SetXYDivider </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>x_divider</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>y_devider</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the MCLK rate by using a fractional rate generator, dividing down the frequency of PCLK. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
    <tr><td class="paramname">x_divider</td><td>: I2S transmit MCLK rate numerator </td></tr>
    <tr><td class="paramname">y_devider</td><td>: I2S transmit MCLK rate denominator </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Values of the numerator (X) and the denominator (Y) must be chosen to produce a frequency twice that desired for the transmitter MCLK, which must be an integer multiple of the transmitter bit clock rate. The equation for the fractional rate generator is: MCLK = PCLK * (X/Y) /2 Note: If the value of X or Y is 0, then no clock is generated. Also, the value of Y must be greater than or equal to X. </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00122">122</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gabee6c69b8ad087506d48174210eda2e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_Start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start the I2S. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00183">183</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a3509747692a000809daf513e95809"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_I2S_Stop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___i2_s__001___t.html">IP_I2S_001_T</a> *&#160;</td>
          <td class="paramname"><em>pI2S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>TRMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop I2S asynchronously. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pI2S</td><td>: The base of I2S peripheral on the chip </td></tr>
    <tr><td class="paramname">TRMode</td><td>: Transmit/Receive mode, should be I2S_RX_MODE or I2S_TX_MODE </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Pause, resets the transmit channel and FIFO asynchronously </dd></dl>

<p>Definition at line <a class="el" href="i2s__001_8c_source.html#l00205">205</a> of file <a class="el" href="i2s__001_8c_source.html">i2s_001.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri May 10 2013 10:43:02 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
