#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 26 20:42:39 2019
# Process ID: 9484
# Current directory: C:/vhdl/exercise_5a_rgb_led - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11488 C:\vhdl\exercise_5a_rgb_led - Copy\exercise_5a_rgb_led.xpr
# Log file: C:/vhdl/exercise_5a_rgb_led - Copy/vivado.log
# Journal file: C:/vhdl/exercise_5a_rgb_led - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.xpr}
INFO: [Project 1-313] Project file moved from 'C:/vhdl/exercise_5a_rgb_led' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 748.617 ; gain = 109.309
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sources_1/new/Top.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sources_1/new/Top.vhd}}
remove_files  {{C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sources_1/new/Top.vhd}}
WARNING: [Vivado 12-818] No files matched 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sources_1/new/Top.vhd'
file delete -force {C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sources_1/new/Top.vhd}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RGB_LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RGB_LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sim_1/new/RGB_LED.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RGB_LED
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sources_1/new/Timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Timer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sim_1/new/RGB_LED_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RGB_LED_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 800.852 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26c5b6763c9c49a6b9d949f093cb8d51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RGB_LED_tb_behav xil_defaultlib.RGB_LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=10)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=1)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=30)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=3)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=50)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=5)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=40)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=70)\]
Compiling architecture behavioral of entity xil_defaultlib.RGB_LED [rgb_led_default]
Compiling architecture bench of entity xil_defaultlib.rgb_led_tb
Built simulation snapshot RGB_LED_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 800.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RGB_LED_tb_behav -key {Behavioral:sim_1:Functional:RGB_LED_tb} -tclbatch {RGB_LED_tb.tcl} -view {{C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}
source RGB_LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RGB_LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 810.047 ; gain = 9.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RGB_LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RGB_LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sim_1/new/RGB_LED_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RGB_LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26c5b6763c9c49a6b9d949f093cb8d51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RGB_LED_tb_behav xil_defaultlib.RGB_LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=10)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=1)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=30)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=3)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=50)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=5)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=40)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=70)\]
Compiling architecture behavioral of entity xil_defaultlib.RGB_LED [rgb_led_default]
Compiling architecture bench of entity xil_defaultlib.rgb_led_tb
Built simulation snapshot RGB_LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RGB_LED_tb_behav -key {Behavioral:sim_1:Functional:RGB_LED_tb} -tclbatch {RGB_LED_tb.tcl} -view {{C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}
source RGB_LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RGB_LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 815.797 ; gain = 1.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RGB_LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RGB_LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sim_1/new/RGB_LED_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RGB_LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26c5b6763c9c49a6b9d949f093cb8d51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RGB_LED_tb_behav xil_defaultlib.RGB_LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=10)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=1)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=30)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=3)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=50)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=5)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=40)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=70)\]
Compiling architecture behavioral of entity xil_defaultlib.RGB_LED [rgb_led_default]
Compiling architecture bench of entity xil_defaultlib.rgb_led_tb
Built simulation snapshot RGB_LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RGB_LED_tb_behav -key {Behavioral:sim_1:Functional:RGB_LED_tb} -tclbatch {RGB_LED_tb.tcl} -view {{C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}
source RGB_LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RGB_LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 821.688 ; gain = 1.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RGB_LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RGB_LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sim_1/new/RGB_LED.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RGB_LED
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26c5b6763c9c49a6b9d949f093cb8d51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RGB_LED_tb_behav xil_defaultlib.RGB_LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=125000000)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=375000000)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=625000000)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=500000000)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=875000000)\]
Compiling architecture behavioral of entity xil_defaultlib.RGB_LED [rgb_led_default]
Compiling architecture bench of entity xil_defaultlib.rgb_led_tb
Built simulation snapshot RGB_LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RGB_LED_tb_behav -key {Behavioral:sim_1:Functional:RGB_LED_tb} -tclbatch {RGB_LED_tb.tcl} -view {{C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}
source RGB_LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RGB_LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 825.207 ; gain = 1.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RGB_LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RGB_LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.srcs/sim_1/new/RGB_LED.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RGB_LED
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 26c5b6763c9c49a6b9d949f093cb8d51 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RGB_LED_tb_behav xil_defaultlib.RGB_LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=10)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=1)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=30)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=3)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=50)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=5)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=40)\]
Compiling architecture behavioural of entity xil_defaultlib.Timer [\Timer(trigger_count=70)\]
Compiling architecture behavioral of entity xil_defaultlib.RGB_LED [rgb_led_default]
Compiling architecture bench of entity xil_defaultlib.rgb_led_tb
Built simulation snapshot RGB_LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vhdl/exercise_5a_rgb_led - Copy/exercise_5a_rgb_led.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RGB_LED_tb_behav -key {Behavioral:sim_1:Functional:RGB_LED_tb} -tclbatch {RGB_LED_tb.tcl} -view {{C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/vhdl/exercise_5a_rgb_led - Copy/RGB_LED_tb_behav.wcfg}
source RGB_LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RGB_LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 828.410 ; gain = 1.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 21:03:32 2019...
