# SFT Training Configuration
# Optimized for AMD Strix Halo (gfx1151)
#
# Copy to configs/sft.yaml and customize

model:
  name: Qwen/Qwen2.5-Coder-7B
  trust_remote_code: true
  attn_implementation: eager  # Or flash_attention_2 with ROCm fork

data:
  train_file: data/train.jsonl
  validation_split: 0.05
  max_seq_length: 2048

# LoRA configuration (BF16 - optimal for Strix Halo)
# NOTE: 4-bit quantization is 2x SLOWER on Strix Halo due to
# compute-bound workload and dequantization overhead. Use BF16.
lora:
  r: 16
  alpha: 32
  dropout: 0.05
  target_modules:
    - q_proj
    - k_proj
    - v_proj
    - o_proj
    - gate_proj
    - up_proj
    - down_proj

training:
  output_dir: models/sft
  num_train_epochs: 3
  
  per_device_train_batch_size: 2
  per_device_eval_batch_size: 2
  gradient_accumulation_steps: 16
  
  learning_rate: 2e-4
  warmup_ratio: 0.03
  lr_scheduler_type: cosine
  
  weight_decay: 0.01
  max_grad_norm: 0.3
  
  gradient_checkpointing: true
  bf16: true
  
  logging_steps: 10
  save_strategy: steps
  save_steps: 500
  save_total_limit: 3
  
  eval_strategy: steps
  eval_steps: 250
  load_best_model_at_end: true
  
  # CRITICAL for Strix Halo unified memory - prevents GPU hangs
  dataloader_num_workers: 0
  dataloader_pin_memory: false
