#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 13 23:58:38 2020
# Process ID: 10420
# Current directory: D:/VHDL/Proyecto_2020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7196 D:\VHDL\Proyecto_2020\Proyecto_2020.xpr
# Log file: D:/VHDL/Proyecto_2020/vivado.log
# Journal file: D:/VHDL/Proyecto_2020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHDL/Proyecto_2020/Proyecto_2020.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 751.063 ; gain = 87.875
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_for_procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_for_procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3114] architecture 'processor' not found in entity 'processor' [D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd:88]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_for_procesador in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 760.992 ; gain = 3.871
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_for_procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_for_procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3114] architecture 'processor' not found in entity 'processor' [D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd:88]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_for_procesador in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_for_procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_for_procesador_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim'
"xelab -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 341cd1e188074e2e8767f065a8c46d59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_for_procesador_behav xil_defaultlib.testbench_for_procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3114] architecture 'processor' not found in entity 'processor' [D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd:88]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench_for_procesador in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VHDL/Proyecto_2020/Proyecto_2020.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd
update_compile_order -fileset sim_1
set_property top processor [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 20-1445] Cannot import file 'D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd
import_files -fileset sim_1 -norecurse D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'D:/VHDL/Proyecto_2020/Proyecto_2020.srcs/sim_1/imports/Lab2Material/processor_tb.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 14 00:42:16 2020...
