<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triSYCL implementation of SYCL: trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt; Class Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">triSYCL implementation of SYCL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetrisycl.html">trisycl</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor.html">vendor</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx.html">xilinx</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap.html">acap</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie.html">aie</a></li><li class="navelem"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">receiving_dma</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-types">Private Types</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt; Class Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Receiving DMA.  
 <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma__inherit__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_3_01AXIStreamSwitch_01_4_inherit__map" alt="Inheritance graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_3_01AXIStreamSwitch_01_4_inherit__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_3_01AXIStreamSwitch_01_4_inherit__map">
<area shape="rect" title="Receiving DMA." alt="" coords="608,43,789,99"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html" title=" " alt="" coords="311,5,560,61"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,13,263,54"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html" title="Abstract interface for a communication port." alt="" coords="334,86,537,127"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="55,86,213,127"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma__coll__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_3_01AXIStreamSwitch_01_4_coll__map" alt="Collaboration graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_3_01AXIStreamSwitch_01_4_coll__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_3_01AXIStreamSwitch_01_4_coll__map">
<area shape="rect" title="Receiving DMA." alt="" coords="740,287,921,343"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html" title=" " alt="" coords="400,173,649,229"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,263,47"/>
<area shape="rect" title=" " alt="" coords="55,71,213,112"/>
<area shape="rect" title=" " alt="" coords="83,137,185,163"/>
<area shape="rect" title=" " alt="" coords="85,187,183,214"/>
<area shape="rect" title=" " alt="" coords="71,238,197,265"/>
<area shape="rect" title=" " alt="" coords="105,289,163,315"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html" title="Abstract interface for a communication port." alt="" coords="423,295,626,336"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="55,340,213,381"/>
<area shape="rect" title=" " alt="" coords="441,361,609,417"/>
<area shape="rect" title=" " alt="" coords="455,441,594,467"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3ba7a56ddbe3f241c9967d61b2c49b2a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a3ba7a56ddbe3f241c9967d61b2c49b2a">receiving_dma</a> (AXIStreamSwitch &amp;<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">axi_ss</a>, <a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;fe)</td></tr>
<tr class="memdesc:a3ba7a56ddbe3f241c9967d61b2c49b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the receiving DMA engine using an executor.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a3ba7a56ddbe3f241c9967d61b2c49b2a">More...</a><br /></td></tr>
<tr class="separator:a3ba7a56ddbe3f241c9967d61b2c49b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d7d88e9b02dcbf3bce367a58189f35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a46d7d88e9b02dcbf3bce367a58189f35">receive</a> (std::span&lt; <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &gt; sp)</td></tr>
<tr class="memdesc:a46d7d88e9b02dcbf3bce367a58189f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a DMA transfer to receive a span.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a46d7d88e9b02dcbf3bce367a58189f35">More...</a><br /></td></tr>
<tr class="separator:a46d7d88e9b02dcbf3bce367a58189f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f4a61e8085ca5ea22e8f3032040439"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:ab7f4a61e8085ca5ea22e8f3032040439"><td class="mdescLeft">&#160;</td><td class="mdescRight">The network sends some data to the DMA receiver input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">More...</a><br /></td></tr>
<tr class="separator:ab7f4a61e8085ca5ea22e8f3032040439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87da89c1ef7f5515af5d0a79c865086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:ac87da89c1ef7f5515af5d0a79c865086"><td class="mdescLeft">&#160;</td><td class="mdescRight">The network try to send some data to the DMA receiver input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">More...</a><br /></td></tr>
<tr class="separator:ac87da89c1ef7f5515af5d0a79c865086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fed746ed8dc3878b8dca10d203ac78c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">read</a> () override</td></tr>
<tr class="memdesc:a4fed746ed8dc3878b8dca10d203ac78c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read by a tile program on a core input port from the switch.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">More...</a><br /></td></tr>
<tr class="separator:a4fed746ed8dc3878b8dca10d203ac78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aec26d9c448a61eed13cdfdc0bac8d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v) override</td></tr>
<tr class="memdesc:a9aec26d9c448a61eed13cdfdc0bac8d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">More...</a><br /></td></tr>
<tr class="separator:a9aec26d9c448a61eed13cdfdc0bac8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba7a56ddbe3f241c9967d61b2c49b2a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a3ba7a56ddbe3f241c9967d61b2c49b2a">receiving_dma</a> (AXIStreamSwitch &amp;<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">axi_ss</a>, <a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;fe)</td></tr>
<tr class="memdesc:a3ba7a56ddbe3f241c9967d61b2c49b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the receiving DMA engine using an executor.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a3ba7a56ddbe3f241c9967d61b2c49b2a">More...</a><br /></td></tr>
<tr class="separator:a3ba7a56ddbe3f241c9967d61b2c49b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d7d88e9b02dcbf3bce367a58189f35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a46d7d88e9b02dcbf3bce367a58189f35">receive</a> (std::span&lt; <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &gt; sp)</td></tr>
<tr class="memdesc:a46d7d88e9b02dcbf3bce367a58189f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a DMA transfer to receive a span.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a46d7d88e9b02dcbf3bce367a58189f35">More...</a><br /></td></tr>
<tr class="separator:a46d7d88e9b02dcbf3bce367a58189f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f4a61e8085ca5ea22e8f3032040439"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:ab7f4a61e8085ca5ea22e8f3032040439"><td class="mdescLeft">&#160;</td><td class="mdescRight">The network sends some data to the DMA receiver input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ab7f4a61e8085ca5ea22e8f3032040439">More...</a><br /></td></tr>
<tr class="separator:ab7f4a61e8085ca5ea22e8f3032040439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87da89c1ef7f5515af5d0a79c865086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:ac87da89c1ef7f5515af5d0a79c865086"><td class="mdescLeft">&#160;</td><td class="mdescRight">The network try to send some data to the DMA receiver input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#ac87da89c1ef7f5515af5d0a79c865086">More...</a><br /></td></tr>
<tr class="separator:ac87da89c1ef7f5515af5d0a79c865086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fed746ed8dc3878b8dca10d203ac78c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">read</a> () override</td></tr>
<tr class="memdesc:a4fed746ed8dc3878b8dca10d203ac78c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read by a tile program on a core input port from the switch.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">More...</a><br /></td></tr>
<tr class="separator:a4fed746ed8dc3878b8dca10d203ac78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aec26d9c448a61eed13cdfdc0bac8d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v) override</td></tr>
<tr class="memdesc:a9aec26d9c448a61eed13cdfdc0bac8d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a9aec26d9c448a61eed13cdfdc0bac8d9">More...</a><br /></td></tr>
<tr class="separator:a9aec26d9c448a61eed13cdfdc0bac8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html">trisycl::vendor::xilinx::acap::aie::dma&lt; AXIStreamSwitch, receiving_dma&lt; AXIStreamSwitch &gt; &gt;</a></td></tr>
<tr class="memitem:a52982725f3341adbf8698bea1f3ccded inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a52982725f3341adbf8698bea1f3ccded">dma</a> (<a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;fe)</td></tr>
<tr class="memdesc:a52982725f3341adbf8698bea1f3ccded inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the DMA engine using an executor.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a52982725f3341adbf8698bea1f3ccded">More...</a><br /></td></tr>
<tr class="separator:a52982725f3341adbf8698bea1f3ccded inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52982725f3341adbf8698bea1f3ccded inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a52982725f3341adbf8698bea1f3ccded">dma</a> (<a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;fe)</td></tr>
<tr class="memdesc:a52982725f3341adbf8698bea1f3ccded inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the DMA engine using an executor.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a52982725f3341adbf8698bea1f3ccded">More...</a><br /></td></tr>
<tr class="separator:a52982725f3341adbf8698bea1f3ccded inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8094afeadcc7f3aec158c9d9c911ed inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a4f8094afeadcc7f3aec158c9d9c911ed">~dma</a> ()</td></tr>
<tr class="memdesc:a4f8094afeadcc7f3aec158c9d9c911ed inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor handling the correct infrastructure shutdown.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a4f8094afeadcc7f3aec158c9d9c911ed">More...</a><br /></td></tr>
<tr class="separator:a4f8094afeadcc7f3aec158c9d9c911ed inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8094afeadcc7f3aec158c9d9c911ed inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a4f8094afeadcc7f3aec158c9d9c911ed">~dma</a> ()</td></tr>
<tr class="memdesc:a4f8094afeadcc7f3aec158c9d9c911ed inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor handling the correct infrastructure shutdown.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#a4f8094afeadcc7f3aec158c9d9c911ed">More...</a><br /></td></tr>
<tr class="separator:a4f8094afeadcc7f3aec158c9d9c911ed inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac077431475f53aea8c5e83b9ca644129 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">receiving_dma</a>&lt; AXIStreamSwitch &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac077431475f53aea8c5e83b9ca644129">wait</a> ()</td></tr>
<tr class="memdesc:ac077431475f53aea8c5e83b9ca644129 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for the transfers to complete.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac077431475f53aea8c5e83b9ca644129">More...</a><br /></td></tr>
<tr class="separator:ac077431475f53aea8c5e83b9ca644129 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac077431475f53aea8c5e83b9ca644129 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">receiving_dma</a>&lt; AXIStreamSwitch &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac077431475f53aea8c5e83b9ca644129">wait</a> ()</td></tr>
<tr class="memdesc:ac077431475f53aea8c5e83b9ca644129 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for the transfers to complete.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac077431475f53aea8c5e83b9ca644129">More...</a><br /></td></tr>
<tr class="separator:ac077431475f53aea8c5e83b9ca644129 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">trisycl::vendor::xilinx::acap::aie::communicator_port</a></td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-types" name="pri-types"></a>
Private Types</h2></td></tr>
<tr class="memitem:a957dd19dee284dd5794b2d34c9d12852"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a957dd19dee284dd5794b2d34c9d12852">dma_base</a> = <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html">dma</a>&lt; AXIStreamSwitch, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">receiving_dma</a>&lt; AXIStreamSwitch &gt; &gt;</td></tr>
<tr class="separator:a957dd19dee284dd5794b2d34c9d12852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957dd19dee284dd5794b2d34c9d12852"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a957dd19dee284dd5794b2d34c9d12852">dma_base</a> = <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html">dma</a>&lt; AXIStreamSwitch, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">receiving_dma</a>&lt; AXIStreamSwitch &gt; &gt;</td></tr>
<tr class="separator:a957dd19dee284dd5794b2d34c9d12852"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-attribs" name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a02f6aeab153772dd110844f5ca1a1cc2"><td class="memItemLeft" align="right" valign="top">boost::fibers::buffered_channel&lt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a> { 8 }</td></tr>
<tr class="separator:a02f6aeab153772dd110844f5ca1a1cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c82f6d64dabf344b99b3e6b64b7192"><td class="memItemLeft" align="right" valign="top">AXIStreamSwitch &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">axi_ss</a></td></tr>
<tr class="memdesc:a38c82f6d64dabf344b99b3e6b64b7192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep track of the AXI stream switch owning this port for debugging.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">More...</a><br /></td></tr>
<tr class="separator:a38c82f6d64dabf344b99b3e6b64b7192"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html">trisycl::vendor::xilinx::acap::aie::dma&lt; AXIStreamSwitch, receiving_dma&lt; AXIStreamSwitch &gt; &gt;</a></td></tr>
<tr class="memitem:ac84dd669b80727b127157181a04bcda8 inherit pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8">push_command</a> (Cmd &amp;&amp;command)</td></tr>
<tr class="memdesc:ac84dd669b80727b127157181a04bcda8 inherit pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a DMA command.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8">More...</a><br /></td></tr>
<tr class="separator:ac84dd669b80727b127157181a04bcda8 inherit pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84dd669b80727b127157181a04bcda8 inherit pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8">push_command</a> (Cmd &amp;&amp;command)</td></tr>
<tr class="memdesc:ac84dd669b80727b127157181a04bcda8 inherit pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a DMA command.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8">More...</a><br /></td></tr>
<tr class="separator:ac84dd669b80727b127157181a04bcda8 inherit pro_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename AXIStreamSwitch&gt;<br />
class trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;</div><p >Receiving DMA. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000030">Todo:</a></b></dt><dd>Factorize out the FIFO port </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000300">Todo:</a></b></dt><dd>Factorize out the FIFO port </dd></dl>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00202">202</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a957dd19dee284dd5794b2d34c9d12852" name="a957dd19dee284dd5794b2d34c9d12852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957dd19dee284dd5794b2d34c9d12852">&#9670;&nbsp;</a></span>dma_base <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::dma_base =  <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html">dma</a>&lt;AXIStreamSwitch, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">receiving_dma</a>&lt;AXIStreamSwitch&gt; &gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00205">205</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>

</div>
</div>
<a id="a957dd19dee284dd5794b2d34c9d12852" name="a957dd19dee284dd5794b2d34c9d12852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957dd19dee284dd5794b2d34c9d12852">&#9670;&nbsp;</a></span>dma_base <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::dma_base =  <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html">dma</a>&lt;AXIStreamSwitch, <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">receiving_dma</a>&lt;AXIStreamSwitch&gt; &gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00205">205</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3ba7a56ddbe3f241c9967d61b2c49b2a" name="a3ba7a56ddbe3f241c9967d61b2c49b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba7a56ddbe3f241c9967d61b2c49b2a">&#9670;&nbsp;</a></span>receiving_dma() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::receiving_dma </td>
          <td>(</td>
          <td class="paramtype">AXIStreamSwitch &amp;&#160;</td>
          <td class="paramname"><em>axi_ss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;&#160;</td>
          <td class="paramname"><em>fe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Start the receiving DMA engine using an executor. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00219">219</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  220</span>      : <a class="code hl_typedef" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a957dd19dee284dd5794b2d34c9d12852">dma_base</a> { fe }</div>
<div class="line"><span class="lineno">  221</span>      , <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">axi_ss</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">axi_ss</a> } {}</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_html_a38c82f6d64dabf344b99b3e6b64b7192"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">trisycl::vendor::xilinx::acap::aie::receiving_dma::axi_ss</a></div><div class="ttdeci">AXIStreamSwitch &amp; axi_ss</div><div class="ttdoc">Keep track of the AXI stream switch owning this port for debugging.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00215">dma.hpp:215</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_html_a957dd19dee284dd5794b2d34c9d12852"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a957dd19dee284dd5794b2d34c9d12852">trisycl::vendor::xilinx::acap::aie::receiving_dma::dma_base</a></div><div class="ttdeci">dma&lt; AXIStreamSwitch, receiving_dma&lt; AXIStreamSwitch &gt; &gt; dma_base</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00205">dma.hpp:205</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3ba7a56ddbe3f241c9967d61b2c49b2a" name="a3ba7a56ddbe3f241c9967d61b2c49b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba7a56ddbe3f241c9967d61b2c49b2a">&#9670;&nbsp;</a></span>receiving_dma() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::receiving_dma </td>
          <td>(</td>
          <td class="paramtype">AXIStreamSwitch &amp;&#160;</td>
          <td class="paramname"><em>axi_ss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1detail_1_1fiber__pool.html">::trisycl::detail::fiber_pool</a> &amp;&#160;</td>
          <td class="paramname"><em>fe</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Start the receiving DMA engine using an executor. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00219">219</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  220</span>      : <a class="code hl_typedef" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a957dd19dee284dd5794b2d34c9d12852">dma_base</a> { fe }</div>
<div class="line"><span class="lineno">  221</span>      , <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">axi_ss</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a38c82f6d64dabf344b99b3e6b64b7192">axi_ss</a> } {}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a4fed746ed8dc3878b8dca10d203ac78c" name="a4fed746ed8dc3878b8dca10d203ac78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fed746ed8dc3878b8dca10d203ac78c">&#9670;&nbsp;</a></span>read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read by a tile program on a core input port from the switch. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00253">253</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  253</span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.value_pop().data; }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_html_a02f6aeab153772dd110844f5ca1a1cc2"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">trisycl::vendor::xilinx::acap::aie::receiving_dma::fifo</a></div><div class="ttdeci">boost::fibers::buffered_channel&lt; axi_packet &gt; fifo</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">dma.hpp:212</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00227">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::receive()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a4fed746ed8dc3878b8dca10d203ac78c_icgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a4fed746ed8dc3878b8dca10d203ac78c_icgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a4fed746ed8dc3878b8dca10d203ac78c_icgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a4fed746ed8dc3878b8dca10d203ac78c_icgraph">
<area shape="rect" title="Waiting read by a tile program on a core input port from the switch." alt="" coords="196,5,339,61"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a46d7d88e9b02dcbf3bce367a58189f35" title="Enqueue a DMA transfer to receive a span." alt="" coords="5,5,148,61"/>
</map>
</div>

</div>
</div>
<a id="a4fed746ed8dc3878b8dca10d203ac78c" name="a4fed746ed8dc3878b8dca10d203ac78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fed746ed8dc3878b8dca10d203ac78c">&#9670;&nbsp;</a></span>read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read by a tile program on a core input port from the switch. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00253">253</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  253</span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.value_pop().data; }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>.</p>

</div>
</div>
<a id="a46d7d88e9b02dcbf3bce367a58189f35" name="a46d7d88e9b02dcbf3bce367a58189f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d7d88e9b02dcbf3bce367a58189f35">&#9670;&nbsp;</a></span>receive() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::receive </td>
          <td>(</td>
          <td class="paramtype">std::span&lt; <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &gt;&#160;</td>
          <td class="paramname"><em>sp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a DMA transfer to receive a span. </p>
<p >Use std::span for 1D contiguous transfers only for now </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00227">227</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  227</span>                                                 {</div>
<div class="line"><span class="lineno">  228</span>    this-&gt;<a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8">push_command</a>([=, <span class="keyword">this</span>] {</div>
<div class="line"><span class="lineno">  229</span>      <span class="comment">/* Write each element received from input router port into the</span></div>
<div class="line"><span class="lineno">  230</span><span class="comment">         memory described by DMA operation */</span></div>
<div class="line"><span class="lineno">  231</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span>&amp; e : sp) {</div>
<div class="line"><span class="lineno">  232</span>        e = <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">read</a>();</div>
<div class="line"><span class="lineno">  233</span>      }</div>
<div class="line"><span class="lineno">  234</span>    });</div>
<div class="line"><span class="lineno">  235</span>  }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma_html_ac84dd669b80727b127157181a04bcda8"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8">trisycl::vendor::xilinx::acap::aie::dma&lt; AXIStreamSwitch, receiving_dma&lt; AXIStreamSwitch &gt; &gt;::push_command</a></div><div class="ttdeci">void push_command(Cmd &amp;&amp;command)</div><div class="ttdoc">Enqueue a DMA command.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00149">dma.hpp:149</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_html_a4fed746ed8dc3878b8dca10d203ac78c"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">trisycl::vendor::xilinx::acap::aie::receiving_dma::read</a></div><div class="ttdeci">axi_packet::value_type read() override</div><div class="ttdoc">Waiting read by a tile program on a core input port from the switch.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00253">dma.hpp:253</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00149">trisycl::vendor::xilinx::acap::aie::dma&lt; AXIStreamSwitch, receiving_dma&lt; AXIStreamSwitch &gt; &gt;::push_command()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00253">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::read()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph">
<area shape="rect" title="Enqueue a DMA transfer to receive a span." alt="" coords="5,57,148,113"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8" title="Enqueue a DMA command." alt="" coords="196,5,431,76"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c" title="Waiting read by a tile program on a core input port from the switch." alt="" coords="242,101,385,157"/>
</map>
</div>

</div>
</div>
<a id="a46d7d88e9b02dcbf3bce367a58189f35" name="a46d7d88e9b02dcbf3bce367a58189f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d7d88e9b02dcbf3bce367a58189f35">&#9670;&nbsp;</a></span>receive() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::receive </td>
          <td>(</td>
          <td class="paramtype">std::span&lt; <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &gt;&#160;</td>
          <td class="paramname"><em>sp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a DMA transfer to receive a span. </p>
<p >Use std::span for 1D contiguous transfers only for now </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00227">227</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  227</span>                                                 {</div>
<div class="line"><span class="lineno">  228</span>    this-&gt;<a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8">push_command</a>([=, <span class="keyword">this</span>] {</div>
<div class="line"><span class="lineno">  229</span>      <span class="comment">/* Write each element received from input router port into the</span></div>
<div class="line"><span class="lineno">  230</span><span class="comment">         memory described by DMA operation */</span></div>
<div class="line"><span class="lineno">  231</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span>&amp; e : sp) {</div>
<div class="line"><span class="lineno">  232</span>        e = <a class="code hl_function" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c">read</a>();</div>
<div class="line"><span class="lineno">  233</span>      }</div>
<div class="line"><span class="lineno">  234</span>    });</div>
<div class="line"><span class="lineno">  235</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00149">trisycl::vendor::xilinx::acap::aie::dma&lt; AXIStreamSwitch, receiving_dma&lt; AXIStreamSwitch &gt; &gt;::push_command()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00253">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::read()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph.png" border="0" usemap="#aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph" alt=""/></div>
<map name="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma_a46d7d88e9b02dcbf3bce367a58189f35_cgraph">
<area shape="rect" title="Enqueue a DMA transfer to receive a span." alt="" coords="5,57,148,113"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1dma.html#ac84dd669b80727b127157181a04bcda8" title="Enqueue a DMA command." alt="" coords="196,5,431,76"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a4fed746ed8dc3878b8dca10d203ac78c" title="Waiting read by a tile program on a core input port from the switch." alt="" coords="242,101,385,157"/>
</map>
</div>

</div>
</div>
<a id="a9aec26d9c448a61eed13cdfdc0bac8d9" name="a9aec26d9c448a61eed13cdfdc0bac8d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aec26d9c448a61eed13cdfdc0bac8d9">&#9670;&nbsp;</a></span>try_read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read to a core input port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00259">259</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  259</span>                                                  {</div>
<div class="line"><span class="lineno">  260</span>    axi_packet <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>;</div>
<div class="line"><span class="lineno">  261</span> </div>
<div class="line"><span class="lineno">  262</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.try_pop(<a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>) == boost::fibers::channel_op_status::success) {</div>
<div class="line"><span class="lineno">  263</span>      v = <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>.data;</div>
<div class="line"><span class="lineno">  264</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  265</span>    }</div>
<div class="line"><span class="lineno">  266</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  267</span>  }</div>
<div class="ttc" id="aopencl__spir_8h_html_a1baa6eb49c37d5aba9ba4a6837438355"><div class="ttname"><a href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a></div><div class="ttdeci">char2 const __global char * p</div><div class="ttdef"><b>Definition:</b> <a href="opencl__spir_8h_source.html#l04827">opencl_spir.h:4827</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>, and <a class="el" href="opencl__spir_8h_source.html#l04827">p</a>.</p>

</div>
</div>
<a id="a9aec26d9c448a61eed13cdfdc0bac8d9" name="a9aec26d9c448a61eed13cdfdc0bac8d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aec26d9c448a61eed13cdfdc0bac8d9">&#9670;&nbsp;</a></span>try_read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read to a core input port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00259">259</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  259</span>                                                  {</div>
<div class="line"><span class="lineno">  260</span>    axi_packet <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>;</div>
<div class="line"><span class="lineno">  261</span> </div>
<div class="line"><span class="lineno">  262</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.try_pop(<a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>) == boost::fibers::channel_op_status::success) {</div>
<div class="line"><span class="lineno">  263</span>      v = <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>.data;</div>
<div class="line"><span class="lineno">  264</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  265</span>    }</div>
<div class="line"><span class="lineno">  266</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  267</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>, and <a class="el" href="opencl__spir_8h_source.html#l04827">p</a>.</p>

</div>
</div>
<a id="ac87da89c1ef7f5515af5d0a79c865086" name="ac87da89c1ef7f5515af5d0a79c865086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87da89c1ef7f5515af5d0a79c865086">&#9670;&nbsp;</a></span>try_write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The network try to send some data to the DMA receiver input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued or if the stream is closed, in order to to move on since we are in the tear-down phase of the infrastructure</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000032">Todo:</a></b></dt><dd>think about it again... </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00248">248</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  248</span>                                               {</div>
<div class="line"><span class="lineno">  249</span>    <span class="keywordflow">return</span> this-&gt;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.try_push(v) != boost::fibers::channel_op_status::full;</div>
<div class="line"><span class="lineno">  250</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>.</p>

</div>
</div>
<a id="ac87da89c1ef7f5515af5d0a79c865086" name="ac87da89c1ef7f5515af5d0a79c865086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87da89c1ef7f5515af5d0a79c865086">&#9670;&nbsp;</a></span>try_write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The network try to send some data to the DMA receiver input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued or if the stream is closed, in order to to move on since we are in the tear-down phase of the infrastructure</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000302">Todo:</a></b></dt><dd>think about it again... </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00248">248</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  248</span>                                               {</div>
<div class="line"><span class="lineno">  249</span>    <span class="keywordflow">return</span> this-&gt;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.try_push(v) != boost::fibers::channel_op_status::full;</div>
<div class="line"><span class="lineno">  250</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>.</p>

</div>
</div>
<a id="ab7f4a61e8085ca5ea22e8f3032040439" name="ab7f4a61e8085ca5ea22e8f3032040439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f4a61e8085ca5ea22e8f3032040439">&#9670;&nbsp;</a></span>write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The network sends some data to the DMA receiver input. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00238">238</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  238</span>{ <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.push(v); }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>.</p>

</div>
</div>
<a id="ab7f4a61e8085ca5ea22e8f3032040439" name="ab7f4a61e8085ca5ea22e8f3032040439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f4a61e8085ca5ea22e8f3032040439">&#9670;&nbsp;</a></span>write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The network sends some data to the DMA receiver input. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00238">238</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  238</span>{ <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html#a02f6aeab153772dd110844f5ca1a1cc2">fifo</a>.push(v); }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::fifo</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a38c82f6d64dabf344b99b3e6b64b7192" name="a38c82f6d64dabf344b99b3e6b64b7192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c82f6d64dabf344b99b3e6b64b7192">&#9670;&nbsp;</a></span>axi_ss</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">AXIStreamSwitch &amp; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::axi_ss</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Keep track of the AXI stream switch owning this port for debugging. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00215">215</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>

</div>
</div>
<a id="a02f6aeab153772dd110844f5ca1a1cc2" name="a02f6aeab153772dd110844f5ca1a1cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f6aeab153772dd110844f5ca1a1cc2">&#9670;&nbsp;</a></span>fifo</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwitch &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boost::fibers::buffered_channel&lt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &gt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1receiving__dma.html">trisycl::vendor::xilinx::acap::aie::receiving_dma</a>&lt; AXIStreamSwitch &gt;::fifo { 8 }</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00212">212</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00253">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::read()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00259">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::try_read()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00248">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::try_write()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html#l00238">trisycl::vendor::xilinx::acap::aie::receiving_dma&lt; AXIStreamSwitch &gt;::write()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/sycl/vendor/Xilinx/acap/aie/<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a></li>
<li>include/triSYCL/vendor/Xilinx/acap/aie/<a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2dma_8hpp_source.html">dma.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 9 2023 11:27:40 for triSYCL implementation of SYCL by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
