
freertos1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060f4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08006294  08006294  00016294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006374  08006374  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006374  08006374  00016374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800637c  0800637c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800637c  0800637c  0001637c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006380  08006380  00016380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004208  2000006c  080063f0  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004274  080063f0  00024274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014ff8  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000314f  00000000  00000000  000350d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001230  00000000  00000000  00038228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e19  00000000  00000000  00039458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019055  00000000  00000000  0003a271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013b47  00000000  00000000  000532c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000988db  00000000  00000000  00066e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005390  00000000  00000000  000ff6e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  00104a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800627c 	.word	0x0800627c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	0800627c 	.word	0x0800627c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4a07      	ldr	r2, [pc, #28]	; (80005a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800058c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	4a06      	ldr	r2, [pc, #24]	; (80005ac <vApplicationGetIdleTaskMemory+0x30>)
 8000592:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059a:	bf00      	nop
 800059c:	3714      	adds	r7, #20
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000088 	.word	0x20000088
 80005ac:	20000128 	.word	0x20000128

080005b0 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart1
int _write(int fd, char* ptr, int len) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d002      	beq.n	80005c8 <_write+0x18>
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	2b02      	cmp	r3, #2
 80005c6:	d111      	bne.n	80005ec <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	b29a      	uxth	r2, r3
 80005cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005d0:	68b9      	ldr	r1, [r7, #8]
 80005d2:	4809      	ldr	r0, [pc, #36]	; (80005f8 <_write+0x48>)
 80005d4:	f001 fe29 	bl	800222a <HAL_UART_Transmit>
 80005d8:	4603      	mov	r3, r0
 80005da:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80005dc:	7dfb      	ldrb	r3, [r7, #23]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d101      	bne.n	80005e6 <_write+0x36>
      return len;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	e004      	b.n	80005f0 <_write+0x40>
    else
      return -1;
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005ea:	e001      	b.n	80005f0 <_write+0x40>
  }
  return -1;
 80005ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3718      	adds	r7, #24
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	20000328 	.word	0x20000328

080005fc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	80fb      	strh	r3, [r7, #6]
        if (GPIO_Pin == BTN_Pin) // If the button
 8000606:	88fb      	ldrh	r3, [r7, #6]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d104      	bne.n	8000616 <HAL_GPIO_EXTI_Callback+0x1a>
        {
                osSemaphoreRelease(btnSemHandle); // Signal task to deal with button
 800060c:	4b04      	ldr	r3, [pc, #16]	; (8000620 <HAL_GPIO_EXTI_Callback+0x24>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4618      	mov	r0, r3
 8000612:	f002 fb3d 	bl	8002c90 <osSemaphoreRelease>
        }
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	2000037c 	.word	0x2000037c

08000624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000624:	b5b0      	push	{r4, r5, r7, lr}
 8000626:	b09a      	sub	sp, #104	; 0x68
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062a:	f000 fbb3 	bl	8000d94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062e:	f000 f867 	bl	8000700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000632:	f000 f8f7 	bl	8000824 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000636:	f000 f8cb 	bl	80007d0 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of serialMux */
  osMutexDef(serialMux);
 800063a:	2300      	movs	r3, #0
 800063c:	663b      	str	r3, [r7, #96]	; 0x60
 800063e:	2300      	movs	r3, #0
 8000640:	667b      	str	r3, [r7, #100]	; 0x64
  serialMuxHandle = osMutexCreate(osMutex(serialMux));
 8000642:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000646:	4618      	mov	r0, r3
 8000648:	f002 fa05 	bl	8002a56 <osMutexCreate>
 800064c:	4603      	mov	r3, r0
 800064e:	4a24      	ldr	r2, [pc, #144]	; (80006e0 <main+0xbc>)
 8000650:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of btnSem */
  osSemaphoreDef(btnSem);
 8000652:	2300      	movs	r3, #0
 8000654:	65bb      	str	r3, [r7, #88]	; 0x58
 8000656:	2300      	movs	r3, #0
 8000658:	65fb      	str	r3, [r7, #92]	; 0x5c
  btnSemHandle = osSemaphoreCreate(osSemaphore(btnSem), 1);
 800065a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800065e:	2101      	movs	r1, #1
 8000660:	4618      	mov	r0, r3
 8000662:	f002 fa95 	bl	8002b90 <osSemaphoreCreate>
 8000666:	4603      	mov	r3, r0
 8000668:	4a1e      	ldr	r2, [pc, #120]	; (80006e4 <main+0xc0>)
 800066a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of mainTask */
  osThreadDef(mainTask, startMainTask, osPriorityNormal, 0, 128);
 800066c:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <main+0xc4>)
 800066e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000672:	461d      	mov	r5, r3
 8000674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000678:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  mainTaskHandle = osThreadCreate(osThread(mainTask), NULL);
 8000680:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f002 f985 	bl	8002996 <osThreadCreate>
 800068c:	4603      	mov	r3, r0
 800068e:	4a17      	ldr	r2, [pc, #92]	; (80006ec <main+0xc8>)
 8000690:	6013      	str	r3, [r2, #0]

  /* definition and creation of ledTask */
  osThreadDef(ledTask, startLedTask, osPriorityNormal, 0, 128);
 8000692:	4b17      	ldr	r3, [pc, #92]	; (80006f0 <main+0xcc>)
 8000694:	f107 0420 	add.w	r4, r7, #32
 8000698:	461d      	mov	r5, r3
 800069a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800069c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800069e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 80006a6:	f107 0320 	add.w	r3, r7, #32
 80006aa:	2100      	movs	r1, #0
 80006ac:	4618      	mov	r0, r3
 80006ae:	f002 f972 	bl	8002996 <osThreadCreate>
 80006b2:	4603      	mov	r3, r0
 80006b4:	4a0f      	ldr	r2, [pc, #60]	; (80006f4 <main+0xd0>)
 80006b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of btnTask */
  osThreadDef(btnTask, startBtnTask, osPriorityNormal, 0, 128);
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <main+0xd4>)
 80006ba:	1d3c      	adds	r4, r7, #4
 80006bc:	461d      	mov	r5, r3
 80006be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  btnTaskHandle = osThreadCreate(osThread(btnTask), NULL);
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f002 f961 	bl	8002996 <osThreadCreate>
 80006d4:	4603      	mov	r3, r0
 80006d6:	4a09      	ldr	r2, [pc, #36]	; (80006fc <main+0xd8>)
 80006d8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006da:	f002 f945 	bl	8002968 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006de:	e7fe      	b.n	80006de <main+0xba>
 80006e0:	20000378 	.word	0x20000378
 80006e4:	2000037c 	.word	0x2000037c
 80006e8:	080062a0 	.word	0x080062a0
 80006ec:	2000036c 	.word	0x2000036c
 80006f0:	080062c4 	.word	0x080062c4
 80006f4:	20000370 	.word	0x20000370
 80006f8:	080062e8 	.word	0x080062e8
 80006fc:	20000374 	.word	0x20000374

08000700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b094      	sub	sp, #80	; 0x50
 8000704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000706:	f107 0320 	add.w	r3, r7, #32
 800070a:	2230      	movs	r2, #48	; 0x30
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f004 fefb 	bl	800550a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000714:	f107 030c 	add.w	r3, r7, #12
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
 800071e:	609a      	str	r2, [r3, #8]
 8000720:	60da      	str	r2, [r3, #12]
 8000722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000724:	2300      	movs	r3, #0
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	4b27      	ldr	r3, [pc, #156]	; (80007c8 <SystemClock_Config+0xc8>)
 800072a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072c:	4a26      	ldr	r2, [pc, #152]	; (80007c8 <SystemClock_Config+0xc8>)
 800072e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000732:	6413      	str	r3, [r2, #64]	; 0x40
 8000734:	4b24      	ldr	r3, [pc, #144]	; (80007c8 <SystemClock_Config+0xc8>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000740:	2300      	movs	r3, #0
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	4b21      	ldr	r3, [pc, #132]	; (80007cc <SystemClock_Config+0xcc>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a20      	ldr	r2, [pc, #128]	; (80007cc <SystemClock_Config+0xcc>)
 800074a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800074e:	6013      	str	r3, [r2, #0]
 8000750:	4b1e      	ldr	r3, [pc, #120]	; (80007cc <SystemClock_Config+0xcc>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800075c:	2301      	movs	r3, #1
 800075e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000764:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000766:	2302      	movs	r3, #2
 8000768:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800076a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800076e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000770:	230c      	movs	r3, #12
 8000772:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000774:	2360      	movs	r3, #96	; 0x60
 8000776:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000778:	2302      	movs	r3, #2
 800077a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800077c:	2304      	movs	r3, #4
 800077e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000780:	f107 0320 	add.w	r3, r7, #32
 8000784:	4618      	mov	r0, r3
 8000786:	f000 fdf9 	bl	800137c <HAL_RCC_OscConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000790:	f000 f928 	bl	80009e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000794:	230f      	movs	r3, #15
 8000796:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000798:	2302      	movs	r3, #2
 800079a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007aa:	f107 030c 	add.w	r3, r7, #12
 80007ae:	2103      	movs	r1, #3
 80007b0:	4618      	mov	r0, r3
 80007b2:	f001 f85b 	bl	800186c <HAL_RCC_ClockConfig>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80007bc:	f000 f912 	bl	80009e4 <Error_Handler>
  }
}
 80007c0:	bf00      	nop
 80007c2:	3750      	adds	r7, #80	; 0x50
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40023800 	.word	0x40023800
 80007cc:	40007000 	.word	0x40007000

080007d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007d4:	4b11      	ldr	r3, [pc, #68]	; (800081c <MX_USART1_UART_Init+0x4c>)
 80007d6:	4a12      	ldr	r2, [pc, #72]	; (8000820 <MX_USART1_UART_Init+0x50>)
 80007d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80007da:	4b10      	ldr	r3, [pc, #64]	; (800081c <MX_USART1_UART_Init+0x4c>)
 80007dc:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80007e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	; (800081c <MX_USART1_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	; (800081c <MX_USART1_UART_Init+0x4c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	; (800081c <MX_USART1_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007f4:	4b09      	ldr	r3, [pc, #36]	; (800081c <MX_USART1_UART_Init+0x4c>)
 80007f6:	220c      	movs	r2, #12
 80007f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <MX_USART1_UART_Init+0x4c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000800:	4b06      	ldr	r3, [pc, #24]	; (800081c <MX_USART1_UART_Init+0x4c>)
 8000802:	2200      	movs	r2, #0
 8000804:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000806:	4805      	ldr	r0, [pc, #20]	; (800081c <MX_USART1_UART_Init+0x4c>)
 8000808:	f001 fcc2 	bl	8002190 <HAL_UART_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000812:	f000 f8e7 	bl	80009e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20000328 	.word	0x20000328
 8000820:	40011000 	.word	0x40011000

08000824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b088      	sub	sp, #32
 8000828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
 800083e:	4b2b      	ldr	r3, [pc, #172]	; (80008ec <MX_GPIO_Init+0xc8>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a2a      	ldr	r2, [pc, #168]	; (80008ec <MX_GPIO_Init+0xc8>)
 8000844:	f043 0304 	orr.w	r3, r3, #4
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b28      	ldr	r3, [pc, #160]	; (80008ec <MX_GPIO_Init+0xc8>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0304 	and.w	r3, r3, #4
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	4b24      	ldr	r3, [pc, #144]	; (80008ec <MX_GPIO_Init+0xc8>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	4a23      	ldr	r2, [pc, #140]	; (80008ec <MX_GPIO_Init+0xc8>)
 8000860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000864:	6313      	str	r3, [r2, #48]	; 0x30
 8000866:	4b21      	ldr	r3, [pc, #132]	; (80008ec <MX_GPIO_Init+0xc8>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	603b      	str	r3, [r7, #0]
 8000876:	4b1d      	ldr	r3, [pc, #116]	; (80008ec <MX_GPIO_Init+0xc8>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a1c      	ldr	r2, [pc, #112]	; (80008ec <MX_GPIO_Init+0xc8>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <MX_GPIO_Init+0xc8>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	603b      	str	r3, [r7, #0]
 800088c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000894:	4816      	ldr	r0, [pc, #88]	; (80008f0 <MX_GPIO_Init+0xcc>)
 8000896:	f000 fd25 	bl	80012e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800089a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800089e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80008a0:	2311      	movs	r3, #17
 80008a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	4619      	mov	r1, r3
 80008b2:	480f      	ldr	r0, [pc, #60]	; (80008f0 <MX_GPIO_Init+0xcc>)
 80008b4:	f000 fb92 	bl	8000fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80008b8:	2301      	movs	r3, #1
 80008ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008bc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 030c 	add.w	r3, r7, #12
 80008ca:	4619      	mov	r1, r3
 80008cc:	4809      	ldr	r0, [pc, #36]	; (80008f4 <MX_GPIO_Init+0xd0>)
 80008ce:	f000 fb85 	bl	8000fdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2105      	movs	r1, #5
 80008d6:	2006      	movs	r0, #6
 80008d8:	f000 fb56 	bl	8000f88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008dc:	2006      	movs	r0, #6
 80008de:	f000 fb6f 	bl	8000fc0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008e2:	bf00      	nop
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40020800 	.word	0x40020800
 80008f4:	40020000 	.word	0x40020000

080008f8 <startMainTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startMainTask */
void startMainTask(void const * argument)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
	DBG("Tick %lu", osKernelSysTick() / 1000);
 8000900:	4b11      	ldr	r3, [pc, #68]	; (8000948 <startMainTask+0x50>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2164      	movs	r1, #100	; 0x64
 8000906:	4618      	mov	r0, r3
 8000908:	f002 f8be 	bl	8002a88 <osMutexWait>
 800090c:	f002 f833 	bl	8002976 <osKernelSysTick>
 8000910:	4603      	mov	r3, r0
 8000912:	4a0e      	ldr	r2, [pc, #56]	; (800094c <startMainTask+0x54>)
 8000914:	fba2 2303 	umull	r2, r3, r2, r3
 8000918:	099b      	lsrs	r3, r3, #6
 800091a:	4619      	mov	r1, r3
 800091c:	480c      	ldr	r0, [pc, #48]	; (8000950 <startMainTask+0x58>)
 800091e:	f004 fd97 	bl	8005450 <iprintf>
 8000922:	200a      	movs	r0, #10
 8000924:	f004 fda6 	bl	8005474 <putchar>
 8000928:	4b07      	ldr	r3, [pc, #28]	; (8000948 <startMainTask+0x50>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4618      	mov	r0, r3
 800092e:	f002 f8f9 	bl	8002b24 <osMutexRelease>
    osDelay(500);
 8000932:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000936:	f002 f87a 	bl	8002a2e <osDelay>
    cnt++;
 800093a:	4b06      	ldr	r3, [pc, #24]	; (8000954 <startMainTask+0x5c>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	3301      	adds	r3, #1
 8000940:	4a04      	ldr	r2, [pc, #16]	; (8000954 <startMainTask+0x5c>)
 8000942:	6013      	str	r3, [r2, #0]
	DBG("Tick %lu", osKernelSysTick() / 1000);
 8000944:	e7dc      	b.n	8000900 <startMainTask+0x8>
 8000946:	bf00      	nop
 8000948:	20000378 	.word	0x20000378
 800094c:	10624dd3 	.word	0x10624dd3
 8000950:	08006304 	.word	0x08006304
 8000954:	20000380 	.word	0x20000380

08000958 <startLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startLedTask */
void startLedTask(void const * argument)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startLedTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000960:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000964:	4803      	ldr	r0, [pc, #12]	; (8000974 <startLedTask+0x1c>)
 8000966:	f000 fcd6 	bl	8001316 <HAL_GPIO_TogglePin>
    osDelay(500);
 800096a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800096e:	f002 f85e 	bl	8002a2e <osDelay>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000972:	e7f5      	b.n	8000960 <startLedTask+0x8>
 8000974:	40020800 	.word	0x40020800

08000978 <startBtnTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startBtnTask */
void startBtnTask(void const * argument)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startBtnTask */
  /* Infinite loop */
  for(;;)
  {
    osSemaphoreWait(btnSemHandle, osWaitForever);
 8000980:	4b0c      	ldr	r3, [pc, #48]	; (80009b4 <startBtnTask+0x3c>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000988:	4618      	mov	r0, r3
 800098a:	f002 f933 	bl	8002bf4 <osSemaphoreWait>
    DBG("Button pressed");
 800098e:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <startBtnTask+0x40>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2164      	movs	r1, #100	; 0x64
 8000994:	4618      	mov	r0, r3
 8000996:	f002 f877 	bl	8002a88 <osMutexWait>
 800099a:	4808      	ldr	r0, [pc, #32]	; (80009bc <startBtnTask+0x44>)
 800099c:	f004 fd58 	bl	8005450 <iprintf>
 80009a0:	200a      	movs	r0, #10
 80009a2:	f004 fd67 	bl	8005474 <putchar>
 80009a6:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <startBtnTask+0x40>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f002 f8ba 	bl	8002b24 <osMutexRelease>
    osSemaphoreWait(btnSemHandle, osWaitForever);
 80009b0:	e7e6      	b.n	8000980 <startBtnTask+0x8>
 80009b2:	bf00      	nop
 80009b4:	2000037c 	.word	0x2000037c
 80009b8:	20000378 	.word	0x20000378
 80009bc:	08006310 	.word	0x08006310

080009c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a04      	ldr	r2, [pc, #16]	; (80009e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d101      	bne.n	80009d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009d2:	f000 fa01 	bl	8000dd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40014400 	.word	0x40014400

080009e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e8:	b672      	cpsid	i
}
 80009ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009ec:	e7fe      	b.n	80009ec <Error_Handler+0x8>
	...

080009f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]
 80009fa:	4b12      	ldr	r3, [pc, #72]	; (8000a44 <HAL_MspInit+0x54>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fe:	4a11      	ldr	r2, [pc, #68]	; (8000a44 <HAL_MspInit+0x54>)
 8000a00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a04:	6453      	str	r3, [r2, #68]	; 0x44
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <HAL_MspInit+0x54>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	603b      	str	r3, [r7, #0]
 8000a16:	4b0b      	ldr	r3, [pc, #44]	; (8000a44 <HAL_MspInit+0x54>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	; (8000a44 <HAL_MspInit+0x54>)
 8000a1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a20:	6413      	str	r3, [r2, #64]	; 0x40
 8000a22:	4b08      	ldr	r3, [pc, #32]	; (8000a44 <HAL_MspInit+0x54>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	210f      	movs	r1, #15
 8000a32:	f06f 0001 	mvn.w	r0, #1
 8000a36:	f000 faa7 	bl	8000f88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800

08000a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	; 0x28
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a19      	ldr	r2, [pc, #100]	; (8000acc <HAL_UART_MspInit+0x84>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d12c      	bne.n	8000ac4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a72:	4a17      	ldr	r2, [pc, #92]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a74:	f043 0310 	orr.w	r3, r3, #16
 8000a78:	6453      	str	r3, [r2, #68]	; 0x44
 8000a7a:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a7e:	f003 0310 	and.w	r3, r3, #16
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	4a10      	ldr	r2, [pc, #64]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	6313      	str	r3, [r2, #48]	; 0x30
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aa2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ab4:	2307      	movs	r3, #7
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4619      	mov	r1, r3
 8000abe:	4805      	ldr	r0, [pc, #20]	; (8000ad4 <HAL_UART_MspInit+0x8c>)
 8000ac0:	f000 fa8c 	bl	8000fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ac4:	bf00      	nop
 8000ac6:	3728      	adds	r7, #40	; 0x28
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40011000 	.word	0x40011000
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40020000 	.word	0x40020000

08000ad8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08c      	sub	sp, #48	; 0x30
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	4b2e      	ldr	r3, [pc, #184]	; (8000ba8 <HAL_InitTick+0xd0>)
 8000aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af0:	4a2d      	ldr	r2, [pc, #180]	; (8000ba8 <HAL_InitTick+0xd0>)
 8000af2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000af6:	6453      	str	r3, [r2, #68]	; 0x44
 8000af8:	4b2b      	ldr	r3, [pc, #172]	; (8000ba8 <HAL_InitTick+0xd0>)
 8000afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b04:	f107 020c 	add.w	r2, r7, #12
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	4611      	mov	r1, r2
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f001 f88c 	bl	8001c2c <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b14:	f001 f876 	bl	8001c04 <HAL_RCC_GetPCLK2Freq>
 8000b18:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b1c:	4a23      	ldr	r2, [pc, #140]	; (8000bac <HAL_InitTick+0xd4>)
 8000b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b22:	0c9b      	lsrs	r3, r3, #18
 8000b24:	3b01      	subs	r3, #1
 8000b26:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000b28:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b2a:	4a22      	ldr	r2, [pc, #136]	; (8000bb4 <HAL_InitTick+0xdc>)
 8000b2c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8000b2e:	4b20      	ldr	r3, [pc, #128]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b30:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b34:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8000b36:	4a1e      	ldr	r2, [pc, #120]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b3a:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b42:	4b1b      	ldr	r3, [pc, #108]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b48:	4b19      	ldr	r3, [pc, #100]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8000b4e:	4818      	ldr	r0, [pc, #96]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b50:	f001 f89e 	bl	8001c90 <HAL_TIM_Base_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000b5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d11b      	bne.n	8000b9a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8000b62:	4813      	ldr	r0, [pc, #76]	; (8000bb0 <HAL_InitTick+0xd8>)
 8000b64:	f001 f8ee 	bl	8001d44 <HAL_TIM_Base_Start_IT>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000b6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d111      	bne.n	8000b9a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b76:	2019      	movs	r0, #25
 8000b78:	f000 fa22 	bl	8000fc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b0f      	cmp	r3, #15
 8000b80:	d808      	bhi.n	8000b94 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b82:	2200      	movs	r2, #0
 8000b84:	6879      	ldr	r1, [r7, #4]
 8000b86:	2019      	movs	r0, #25
 8000b88:	f000 f9fe 	bl	8000f88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b8c:	4a0a      	ldr	r2, [pc, #40]	; (8000bb8 <HAL_InitTick+0xe0>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6013      	str	r3, [r2, #0]
 8000b92:	e002      	b.n	8000b9a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b94:	2301      	movs	r3, #1
 8000b96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3730      	adds	r7, #48	; 0x30
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	431bde83 	.word	0x431bde83
 8000bb0:	20000384 	.word	0x20000384
 8000bb4:	40014400 	.word	0x40014400
 8000bb8:	20000004 	.word	0x20000004

08000bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <NMI_Handler+0x4>

08000bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <HardFault_Handler+0x4>

08000bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <MemManage_Handler+0x4>

08000bce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd2:	e7fe      	b.n	8000bd2 <BusFault_Handler+0x4>

08000bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <UsageFault_Handler+0x4>

08000bda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8000bec:	2001      	movs	r0, #1
 8000bee:	f000 fbad 	bl	800134c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000bfc:	4802      	ldr	r0, [pc, #8]	; (8000c08 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bfe:	f001 f903 	bl	8001e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000384 	.word	0x20000384

08000c0c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	e00a      	b.n	8000c34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c1e:	f3af 8000 	nop.w
 8000c22:	4601      	mov	r1, r0
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	1c5a      	adds	r2, r3, #1
 8000c28:	60ba      	str	r2, [r7, #8]
 8000c2a:	b2ca      	uxtb	r2, r1
 8000c2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	3301      	adds	r3, #1
 8000c32:	617b      	str	r3, [r7, #20]
 8000c34:	697a      	ldr	r2, [r7, #20]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	dbf0      	blt.n	8000c1e <_read+0x12>
	}

return len;
 8000c3c:	687b      	ldr	r3, [r7, #4]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
	return -1;
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
 8000c66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c6e:	605a      	str	r2, [r3, #4]
	return 0;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <_isatty>:

int _isatty(int file)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	b083      	sub	sp, #12
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	6078      	str	r0, [r7, #4]
	return 1;
 8000c86:	2301      	movs	r3, #1
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
	return 0;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
	...

08000cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb8:	4a14      	ldr	r2, [pc, #80]	; (8000d0c <_sbrk+0x5c>)
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <_sbrk+0x60>)
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc4:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d102      	bne.n	8000cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <_sbrk+0x64>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	; (8000d18 <_sbrk+0x68>)
 8000cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d207      	bcs.n	8000cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce0:	f004 fcb8 	bl	8005654 <__errno>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	220c      	movs	r2, #12
 8000ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cee:	e009      	b.n	8000d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf6:	4b07      	ldr	r3, [pc, #28]	; (8000d14 <_sbrk+0x64>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4a05      	ldr	r2, [pc, #20]	; (8000d14 <_sbrk+0x64>)
 8000d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d02:	68fb      	ldr	r3, [r7, #12]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3718      	adds	r7, #24
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20020000 	.word	0x20020000
 8000d10:	00000400 	.word	0x00000400
 8000d14:	200003cc 	.word	0x200003cc
 8000d18:	20004278 	.word	0x20004278

08000d1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <SystemInit+0x20>)
 8000d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d26:	4a05      	ldr	r2, [pc, #20]	; (8000d3c <SystemInit+0x20>)
 8000d28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d44:	480d      	ldr	r0, [pc, #52]	; (8000d7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d46:	490e      	ldr	r1, [pc, #56]	; (8000d80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d48:	4a0e      	ldr	r2, [pc, #56]	; (8000d84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d4c:	e002      	b.n	8000d54 <LoopCopyDataInit>

08000d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d52:	3304      	adds	r3, #4

08000d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d58:	d3f9      	bcc.n	8000d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	; (8000d88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d5c:	4c0b      	ldr	r4, [pc, #44]	; (8000d8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d60:	e001      	b.n	8000d66 <LoopFillZerobss>

08000d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d64:	3204      	adds	r2, #4

08000d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d68:	d3fb      	bcc.n	8000d62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d6a:	f7ff ffd7 	bl	8000d1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d6e:	f004 fc77 	bl	8005660 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d72:	f7ff fc57 	bl	8000624 <main>
  bx  lr    
 8000d76:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d80:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d84:	08006384 	.word	0x08006384
  ldr r2, =_sbss
 8000d88:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d8c:	20004274 	.word	0x20004274

08000d90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d90:	e7fe      	b.n	8000d90 <ADC_IRQHandler>
	...

08000d94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d98:	4b0e      	ldr	r3, [pc, #56]	; (8000dd4 <HAL_Init+0x40>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a0d      	ldr	r2, [pc, #52]	; (8000dd4 <HAL_Init+0x40>)
 8000d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000da4:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0a      	ldr	r2, [pc, #40]	; (8000dd4 <HAL_Init+0x40>)
 8000daa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db0:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <HAL_Init+0x40>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a07      	ldr	r2, [pc, #28]	; (8000dd4 <HAL_Init+0x40>)
 8000db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dbc:	2003      	movs	r0, #3
 8000dbe:	f000 f8d8 	bl	8000f72 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dc2:	200f      	movs	r0, #15
 8000dc4:	f7ff fe88 	bl	8000ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dc8:	f7ff fe12 	bl	80009f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40023c00 	.word	0x40023c00

08000dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ddc:	4b06      	ldr	r3, [pc, #24]	; (8000df8 <HAL_IncTick+0x20>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <HAL_IncTick+0x24>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4413      	add	r3, r2
 8000de8:	4a04      	ldr	r2, [pc, #16]	; (8000dfc <HAL_IncTick+0x24>)
 8000dea:	6013      	str	r3, [r2, #0]
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	200003d0 	.word	0x200003d0

08000e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  return uwTick;
 8000e04:	4b03      	ldr	r3, [pc, #12]	; (8000e14 <HAL_GetTick+0x14>)
 8000e06:	681b      	ldr	r3, [r3, #0]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	200003d0 	.word	0x200003d0

08000e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f003 0307 	and.w	r3, r3, #7
 8000e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e28:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <__NVIC_SetPriorityGrouping+0x44>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2e:	68ba      	ldr	r2, [r7, #8]
 8000e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e34:	4013      	ands	r3, r2
 8000e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e4a:	4a04      	ldr	r2, [pc, #16]	; (8000e5c <__NVIC_SetPriorityGrouping+0x44>)
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	60d3      	str	r3, [r2, #12]
}
 8000e50:	bf00      	nop
 8000e52:	3714      	adds	r7, #20
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e64:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <__NVIC_GetPriorityGrouping+0x18>)
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	0a1b      	lsrs	r3, r3, #8
 8000e6a:	f003 0307 	and.w	r3, r3, #7
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	db0b      	blt.n	8000ea6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	f003 021f 	and.w	r2, r3, #31
 8000e94:	4907      	ldr	r1, [pc, #28]	; (8000eb4 <__NVIC_EnableIRQ+0x38>)
 8000e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9a:	095b      	lsrs	r3, r3, #5
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000e100 	.word	0xe000e100

08000eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	db0a      	blt.n	8000ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	490c      	ldr	r1, [pc, #48]	; (8000f04 <__NVIC_SetPriority+0x4c>)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	0112      	lsls	r2, r2, #4
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	440b      	add	r3, r1
 8000edc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee0:	e00a      	b.n	8000ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	4908      	ldr	r1, [pc, #32]	; (8000f08 <__NVIC_SetPriority+0x50>)
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	f003 030f 	and.w	r3, r3, #15
 8000eee:	3b04      	subs	r3, #4
 8000ef0:	0112      	lsls	r2, r2, #4
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	761a      	strb	r2, [r3, #24]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000e100 	.word	0xe000e100
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	; 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	f1c3 0307 	rsb	r3, r3, #7
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	bf28      	it	cs
 8000f2a:	2304      	movcs	r3, #4
 8000f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3304      	adds	r3, #4
 8000f32:	2b06      	cmp	r3, #6
 8000f34:	d902      	bls.n	8000f3c <NVIC_EncodePriority+0x30>
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3b03      	subs	r3, #3
 8000f3a:	e000      	b.n	8000f3e <NVIC_EncodePriority+0x32>
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	401a      	ands	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5e:	43d9      	mvns	r1, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	4313      	orrs	r3, r2
         );
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3724      	adds	r7, #36	; 0x24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff ff4c 	bl	8000e18 <__NVIC_SetPriorityGrouping>
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
 8000f94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f9a:	f7ff ff61 	bl	8000e60 <__NVIC_GetPriorityGrouping>
 8000f9e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	68b9      	ldr	r1, [r7, #8]
 8000fa4:	6978      	ldr	r0, [r7, #20]
 8000fa6:	f7ff ffb1 	bl	8000f0c <NVIC_EncodePriority>
 8000faa:	4602      	mov	r2, r0
 8000fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ff80 	bl	8000eb8 <__NVIC_SetPriority>
}
 8000fb8:	bf00      	nop
 8000fba:	3718      	adds	r7, #24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ff54 	bl	8000e7c <__NVIC_EnableIRQ>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b089      	sub	sp, #36	; 0x24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61fb      	str	r3, [r7, #28]
 8000ff6:	e159      	b.n	80012ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	429a      	cmp	r2, r3
 8001012:	f040 8148 	bne.w	80012a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 0303 	and.w	r3, r3, #3
 800101e:	2b01      	cmp	r3, #1
 8001020:	d005      	beq.n	800102e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800102a:	2b02      	cmp	r3, #2
 800102c:	d130      	bne.n	8001090 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	2203      	movs	r2, #3
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4013      	ands	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4313      	orrs	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001064:	2201      	movs	r2, #1
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	091b      	lsrs	r3, r3, #4
 800107a:	f003 0201 	and.w	r2, r3, #1
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	2b03      	cmp	r3, #3
 800109a:	d017      	beq.n	80010cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	2203      	movs	r2, #3
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 0303 	and.w	r3, r3, #3
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d123      	bne.n	8001120 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	08da      	lsrs	r2, r3, #3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3208      	adds	r2, #8
 80010e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	220f      	movs	r2, #15
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	691a      	ldr	r2, [r3, #16]
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	f003 0307 	and.w	r3, r3, #7
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4313      	orrs	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	08da      	lsrs	r2, r3, #3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	3208      	adds	r2, #8
 800111a:	69b9      	ldr	r1, [r7, #24]
 800111c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	2203      	movs	r2, #3
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f003 0203 	and.w	r2, r3, #3
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800115c:	2b00      	cmp	r3, #0
 800115e:	f000 80a2 	beq.w	80012a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	4b57      	ldr	r3, [pc, #348]	; (80012c4 <HAL_GPIO_Init+0x2e8>)
 8001168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116a:	4a56      	ldr	r2, [pc, #344]	; (80012c4 <HAL_GPIO_Init+0x2e8>)
 800116c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001170:	6453      	str	r3, [r2, #68]	; 0x44
 8001172:	4b54      	ldr	r3, [pc, #336]	; (80012c4 <HAL_GPIO_Init+0x2e8>)
 8001174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800117e:	4a52      	ldr	r2, [pc, #328]	; (80012c8 <HAL_GPIO_Init+0x2ec>)
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	089b      	lsrs	r3, r3, #2
 8001184:	3302      	adds	r3, #2
 8001186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f003 0303 	and.w	r3, r3, #3
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	220f      	movs	r2, #15
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	4013      	ands	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a49      	ldr	r2, [pc, #292]	; (80012cc <HAL_GPIO_Init+0x2f0>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d019      	beq.n	80011de <HAL_GPIO_Init+0x202>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a48      	ldr	r2, [pc, #288]	; (80012d0 <HAL_GPIO_Init+0x2f4>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d013      	beq.n	80011da <HAL_GPIO_Init+0x1fe>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a47      	ldr	r2, [pc, #284]	; (80012d4 <HAL_GPIO_Init+0x2f8>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d00d      	beq.n	80011d6 <HAL_GPIO_Init+0x1fa>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a46      	ldr	r2, [pc, #280]	; (80012d8 <HAL_GPIO_Init+0x2fc>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d007      	beq.n	80011d2 <HAL_GPIO_Init+0x1f6>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a45      	ldr	r2, [pc, #276]	; (80012dc <HAL_GPIO_Init+0x300>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d101      	bne.n	80011ce <HAL_GPIO_Init+0x1f2>
 80011ca:	2304      	movs	r3, #4
 80011cc:	e008      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011ce:	2307      	movs	r3, #7
 80011d0:	e006      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011d2:	2303      	movs	r3, #3
 80011d4:	e004      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011d6:	2302      	movs	r3, #2
 80011d8:	e002      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011da:	2301      	movs	r3, #1
 80011dc:	e000      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011de:	2300      	movs	r3, #0
 80011e0:	69fa      	ldr	r2, [r7, #28]
 80011e2:	f002 0203 	and.w	r2, r2, #3
 80011e6:	0092      	lsls	r2, r2, #2
 80011e8:	4093      	lsls	r3, r2
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011f0:	4935      	ldr	r1, [pc, #212]	; (80012c8 <HAL_GPIO_Init+0x2ec>)
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	089b      	lsrs	r3, r3, #2
 80011f6:	3302      	adds	r3, #2
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011fe:	4b38      	ldr	r3, [pc, #224]	; (80012e0 <HAL_GPIO_Init+0x304>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	43db      	mvns	r3, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4013      	ands	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001222:	4a2f      	ldr	r2, [pc, #188]	; (80012e0 <HAL_GPIO_Init+0x304>)
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001228:	4b2d      	ldr	r3, [pc, #180]	; (80012e0 <HAL_GPIO_Init+0x304>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800124c:	4a24      	ldr	r2, [pc, #144]	; (80012e0 <HAL_GPIO_Init+0x304>)
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001252:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <HAL_GPIO_Init+0x304>)
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	43db      	mvns	r3, r3
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	4013      	ands	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d003      	beq.n	8001276 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001276:	4a1a      	ldr	r2, [pc, #104]	; (80012e0 <HAL_GPIO_Init+0x304>)
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800127c:	4b18      	ldr	r3, [pc, #96]	; (80012e0 <HAL_GPIO_Init+0x304>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	43db      	mvns	r3, r3
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	4013      	ands	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d003      	beq.n	80012a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	4313      	orrs	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012a0:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <HAL_GPIO_Init+0x304>)
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3301      	adds	r3, #1
 80012aa:	61fb      	str	r3, [r7, #28]
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	2b0f      	cmp	r3, #15
 80012b0:	f67f aea2 	bls.w	8000ff8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40013800 	.word	0x40013800
 80012cc:	40020000 	.word	0x40020000
 80012d0:	40020400 	.word	0x40020400
 80012d4:	40020800 	.word	0x40020800
 80012d8:	40020c00 	.word	0x40020c00
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40013c00 	.word	0x40013c00

080012e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
 80012f0:	4613      	mov	r3, r2
 80012f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012f4:	787b      	ldrb	r3, [r7, #1]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012fa:	887a      	ldrh	r2, [r7, #2]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001300:	e003      	b.n	800130a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	041a      	lsls	r2, r3, #16
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	619a      	str	r2, [r3, #24]
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001316:	b480      	push	{r7}
 8001318:	b085      	sub	sp, #20
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
 800131e:	460b      	mov	r3, r1
 8001320:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001328:	887a      	ldrh	r2, [r7, #2]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	4013      	ands	r3, r2
 800132e:	041a      	lsls	r2, r3, #16
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	43d9      	mvns	r1, r3
 8001334:	887b      	ldrh	r3, [r7, #2]
 8001336:	400b      	ands	r3, r1
 8001338:	431a      	orrs	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	619a      	str	r2, [r3, #24]
}
 800133e:	bf00      	nop
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
	...

0800134c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001358:	695a      	ldr	r2, [r3, #20]
 800135a:	88fb      	ldrh	r3, [r7, #6]
 800135c:	4013      	ands	r3, r2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d006      	beq.n	8001370 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001362:	4a05      	ldr	r2, [pc, #20]	; (8001378 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff f946 	bl	80005fc <HAL_GPIO_EXTI_Callback>
  }
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40013c00 	.word	0x40013c00

0800137c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e267      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	2b00      	cmp	r3, #0
 8001398:	d075      	beq.n	8001486 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800139a:	4b88      	ldr	r3, [pc, #544]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	d00c      	beq.n	80013c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013a6:	4b85      	ldr	r3, [pc, #532]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d112      	bne.n	80013d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013b2:	4b82      	ldr	r3, [pc, #520]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013be:	d10b      	bne.n	80013d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c0:	4b7e      	ldr	r3, [pc, #504]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d05b      	beq.n	8001484 <HAL_RCC_OscConfig+0x108>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d157      	bne.n	8001484 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e242      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013e0:	d106      	bne.n	80013f0 <HAL_RCC_OscConfig+0x74>
 80013e2:	4b76      	ldr	r3, [pc, #472]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a75      	ldr	r2, [pc, #468]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80013e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ec:	6013      	str	r3, [r2, #0]
 80013ee:	e01d      	b.n	800142c <HAL_RCC_OscConfig+0xb0>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013f8:	d10c      	bne.n	8001414 <HAL_RCC_OscConfig+0x98>
 80013fa:	4b70      	ldr	r3, [pc, #448]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a6f      	ldr	r2, [pc, #444]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001400:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001404:	6013      	str	r3, [r2, #0]
 8001406:	4b6d      	ldr	r3, [pc, #436]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a6c      	ldr	r2, [pc, #432]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 800140c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001410:	6013      	str	r3, [r2, #0]
 8001412:	e00b      	b.n	800142c <HAL_RCC_OscConfig+0xb0>
 8001414:	4b69      	ldr	r3, [pc, #420]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a68      	ldr	r2, [pc, #416]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 800141a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800141e:	6013      	str	r3, [r2, #0]
 8001420:	4b66      	ldr	r3, [pc, #408]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a65      	ldr	r2, [pc, #404]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001426:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800142a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d013      	beq.n	800145c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001434:	f7ff fce4 	bl	8000e00 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800143c:	f7ff fce0 	bl	8000e00 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b64      	cmp	r3, #100	; 0x64
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e207      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800144e:	4b5b      	ldr	r3, [pc, #364]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0xc0>
 800145a:	e014      	b.n	8001486 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145c:	f7ff fcd0 	bl	8000e00 <HAL_GetTick>
 8001460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001464:	f7ff fccc 	bl	8000e00 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b64      	cmp	r3, #100	; 0x64
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e1f3      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001476:	4b51      	ldr	r3, [pc, #324]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1f0      	bne.n	8001464 <HAL_RCC_OscConfig+0xe8>
 8001482:	e000      	b.n	8001486 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d063      	beq.n	800155a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001492:	4b4a      	ldr	r3, [pc, #296]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f003 030c 	and.w	r3, r3, #12
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00b      	beq.n	80014b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800149e:	4b47      	ldr	r3, [pc, #284]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014a6:	2b08      	cmp	r3, #8
 80014a8:	d11c      	bne.n	80014e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014aa:	4b44      	ldr	r3, [pc, #272]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d116      	bne.n	80014e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014b6:	4b41      	ldr	r3, [pc, #260]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d005      	beq.n	80014ce <HAL_RCC_OscConfig+0x152>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d001      	beq.n	80014ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e1c7      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ce:	4b3b      	ldr	r3, [pc, #236]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	4937      	ldr	r1, [pc, #220]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e2:	e03a      	b.n	800155a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d020      	beq.n	800152e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014ec:	4b34      	ldr	r3, [pc, #208]	; (80015c0 <HAL_RCC_OscConfig+0x244>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f2:	f7ff fc85 	bl	8000e00 <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014fa:	f7ff fc81 	bl	8000e00 <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e1a8      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150c:	4b2b      	ldr	r3, [pc, #172]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0302 	and.w	r3, r3, #2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f0      	beq.n	80014fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001518:	4b28      	ldr	r3, [pc, #160]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	691b      	ldr	r3, [r3, #16]
 8001524:	00db      	lsls	r3, r3, #3
 8001526:	4925      	ldr	r1, [pc, #148]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001528:	4313      	orrs	r3, r2
 800152a:	600b      	str	r3, [r1, #0]
 800152c:	e015      	b.n	800155a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800152e:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <HAL_RCC_OscConfig+0x244>)
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001534:	f7ff fc64 	bl	8000e00 <HAL_GetTick>
 8001538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800153c:	f7ff fc60 	bl	8000e00 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b02      	cmp	r3, #2
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e187      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800154e:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1f0      	bne.n	800153c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 0308 	and.w	r3, r3, #8
 8001562:	2b00      	cmp	r3, #0
 8001564:	d036      	beq.n	80015d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d016      	beq.n	800159c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800156e:	4b15      	ldr	r3, [pc, #84]	; (80015c4 <HAL_RCC_OscConfig+0x248>)
 8001570:	2201      	movs	r2, #1
 8001572:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001574:	f7ff fc44 	bl	8000e00 <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800157c:	f7ff fc40 	bl	8000e00 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e167      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800158e:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <HAL_RCC_OscConfig+0x240>)
 8001590:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0f0      	beq.n	800157c <HAL_RCC_OscConfig+0x200>
 800159a:	e01b      	b.n	80015d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <HAL_RCC_OscConfig+0x248>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a2:	f7ff fc2d 	bl	8000e00 <HAL_GetTick>
 80015a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015a8:	e00e      	b.n	80015c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015aa:	f7ff fc29 	bl	8000e00 <HAL_GetTick>
 80015ae:	4602      	mov	r2, r0
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d907      	bls.n	80015c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e150      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
 80015bc:	40023800 	.word	0x40023800
 80015c0:	42470000 	.word	0x42470000
 80015c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c8:	4b88      	ldr	r3, [pc, #544]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80015ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015cc:	f003 0302 	and.w	r3, r3, #2
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d1ea      	bne.n	80015aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0304 	and.w	r3, r3, #4
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f000 8097 	beq.w	8001710 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015e2:	2300      	movs	r3, #0
 80015e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015e6:	4b81      	ldr	r3, [pc, #516]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10f      	bne.n	8001612 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	4b7d      	ldr	r3, [pc, #500]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	4a7c      	ldr	r2, [pc, #496]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80015fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001600:	6413      	str	r3, [r2, #64]	; 0x40
 8001602:	4b7a      	ldr	r3, [pc, #488]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800160e:	2301      	movs	r3, #1
 8001610:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001612:	4b77      	ldr	r3, [pc, #476]	; (80017f0 <HAL_RCC_OscConfig+0x474>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800161a:	2b00      	cmp	r3, #0
 800161c:	d118      	bne.n	8001650 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800161e:	4b74      	ldr	r3, [pc, #464]	; (80017f0 <HAL_RCC_OscConfig+0x474>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a73      	ldr	r2, [pc, #460]	; (80017f0 <HAL_RCC_OscConfig+0x474>)
 8001624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001628:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800162a:	f7ff fbe9 	bl	8000e00 <HAL_GetTick>
 800162e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001632:	f7ff fbe5 	bl	8000e00 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e10c      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001644:	4b6a      	ldr	r3, [pc, #424]	; (80017f0 <HAL_RCC_OscConfig+0x474>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0f0      	beq.n	8001632 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d106      	bne.n	8001666 <HAL_RCC_OscConfig+0x2ea>
 8001658:	4b64      	ldr	r3, [pc, #400]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800165a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165c:	4a63      	ldr	r2, [pc, #396]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800165e:	f043 0301 	orr.w	r3, r3, #1
 8001662:	6713      	str	r3, [r2, #112]	; 0x70
 8001664:	e01c      	b.n	80016a0 <HAL_RCC_OscConfig+0x324>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	2b05      	cmp	r3, #5
 800166c:	d10c      	bne.n	8001688 <HAL_RCC_OscConfig+0x30c>
 800166e:	4b5f      	ldr	r3, [pc, #380]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001672:	4a5e      	ldr	r2, [pc, #376]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001674:	f043 0304 	orr.w	r3, r3, #4
 8001678:	6713      	str	r3, [r2, #112]	; 0x70
 800167a:	4b5c      	ldr	r3, [pc, #368]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800167c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800167e:	4a5b      	ldr	r2, [pc, #364]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6713      	str	r3, [r2, #112]	; 0x70
 8001686:	e00b      	b.n	80016a0 <HAL_RCC_OscConfig+0x324>
 8001688:	4b58      	ldr	r3, [pc, #352]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800168a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168c:	4a57      	ldr	r2, [pc, #348]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800168e:	f023 0301 	bic.w	r3, r3, #1
 8001692:	6713      	str	r3, [r2, #112]	; 0x70
 8001694:	4b55      	ldr	r3, [pc, #340]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001698:	4a54      	ldr	r2, [pc, #336]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800169a:	f023 0304 	bic.w	r3, r3, #4
 800169e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d015      	beq.n	80016d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a8:	f7ff fbaa 	bl	8000e00 <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ae:	e00a      	b.n	80016c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b0:	f7ff fba6 	bl	8000e00 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80016be:	4293      	cmp	r3, r2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e0cb      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c6:	4b49      	ldr	r3, [pc, #292]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80016c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d0ee      	beq.n	80016b0 <HAL_RCC_OscConfig+0x334>
 80016d2:	e014      	b.n	80016fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d4:	f7ff fb94 	bl	8000e00 <HAL_GetTick>
 80016d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016da:	e00a      	b.n	80016f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016dc:	f7ff fb90 	bl	8000e00 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e0b5      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f2:	4b3e      	ldr	r3, [pc, #248]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80016f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1ee      	bne.n	80016dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016fe:	7dfb      	ldrb	r3, [r7, #23]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d105      	bne.n	8001710 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001704:	4b39      	ldr	r3, [pc, #228]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001708:	4a38      	ldr	r2, [pc, #224]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800170a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800170e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	2b00      	cmp	r3, #0
 8001716:	f000 80a1 	beq.w	800185c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800171a:	4b34      	ldr	r3, [pc, #208]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f003 030c 	and.w	r3, r3, #12
 8001722:	2b08      	cmp	r3, #8
 8001724:	d05c      	beq.n	80017e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	2b02      	cmp	r3, #2
 800172c:	d141      	bne.n	80017b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800172e:	4b31      	ldr	r3, [pc, #196]	; (80017f4 <HAL_RCC_OscConfig+0x478>)
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001734:	f7ff fb64 	bl	8000e00 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800173c:	f7ff fb60 	bl	8000e00 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e087      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800174e:	4b27      	ldr	r3, [pc, #156]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1f0      	bne.n	800173c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	69da      	ldr	r2, [r3, #28]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a1b      	ldr	r3, [r3, #32]
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001768:	019b      	lsls	r3, r3, #6
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001770:	085b      	lsrs	r3, r3, #1
 8001772:	3b01      	subs	r3, #1
 8001774:	041b      	lsls	r3, r3, #16
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800177c:	061b      	lsls	r3, r3, #24
 800177e:	491b      	ldr	r1, [pc, #108]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 8001780:	4313      	orrs	r3, r2
 8001782:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <HAL_RCC_OscConfig+0x478>)
 8001786:	2201      	movs	r2, #1
 8001788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178a:	f7ff fb39 	bl	8000e00 <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001790:	e008      	b.n	80017a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001792:	f7ff fb35 	bl	8000e00 <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e05c      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a4:	4b11      	ldr	r3, [pc, #68]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0f0      	beq.n	8001792 <HAL_RCC_OscConfig+0x416>
 80017b0:	e054      	b.n	800185c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017b2:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <HAL_RCC_OscConfig+0x478>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b8:	f7ff fb22 	bl	8000e00 <HAL_GetTick>
 80017bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c0:	f7ff fb1e 	bl	8000e00 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e045      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017d2:	4b06      	ldr	r3, [pc, #24]	; (80017ec <HAL_RCC_OscConfig+0x470>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x444>
 80017de:	e03d      	b.n	800185c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d107      	bne.n	80017f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e038      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40007000 	.word	0x40007000
 80017f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017f8:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <HAL_RCC_OscConfig+0x4ec>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d028      	beq.n	8001858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001810:	429a      	cmp	r2, r3
 8001812:	d121      	bne.n	8001858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800181e:	429a      	cmp	r2, r3
 8001820:	d11a      	bne.n	8001858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001828:	4013      	ands	r3, r2
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800182e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001830:	4293      	cmp	r3, r2
 8001832:	d111      	bne.n	8001858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183e:	085b      	lsrs	r3, r3, #1
 8001840:	3b01      	subs	r3, #1
 8001842:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001844:	429a      	cmp	r2, r3
 8001846:	d107      	bne.n	8001858 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001852:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001854:	429a      	cmp	r2, r3
 8001856:	d001      	beq.n	800185c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e000      	b.n	800185e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40023800 	.word	0x40023800

0800186c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d101      	bne.n	8001880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e0cc      	b.n	8001a1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001880:	4b68      	ldr	r3, [pc, #416]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0307 	and.w	r3, r3, #7
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d90c      	bls.n	80018a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800188e:	4b65      	ldr	r3, [pc, #404]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001896:	4b63      	ldr	r3, [pc, #396]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	683a      	ldr	r2, [r7, #0]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d001      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e0b8      	b.n	8001a1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d020      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d005      	beq.n	80018cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018c0:	4b59      	ldr	r3, [pc, #356]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	4a58      	ldr	r2, [pc, #352]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80018c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018d8:	4b53      	ldr	r3, [pc, #332]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	4a52      	ldr	r2, [pc, #328]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018e4:	4b50      	ldr	r3, [pc, #320]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	494d      	ldr	r1, [pc, #308]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d044      	beq.n	800198c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d107      	bne.n	800191a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190a:	4b47      	ldr	r3, [pc, #284]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d119      	bne.n	800194a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e07f      	b.n	8001a1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b02      	cmp	r3, #2
 8001920:	d003      	beq.n	800192a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001926:	2b03      	cmp	r3, #3
 8001928:	d107      	bne.n	800193a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192a:	4b3f      	ldr	r3, [pc, #252]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d109      	bne.n	800194a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e06f      	b.n	8001a1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193a:	4b3b      	ldr	r3, [pc, #236]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e067      	b.n	8001a1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800194a:	4b37      	ldr	r3, [pc, #220]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f023 0203 	bic.w	r2, r3, #3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	4934      	ldr	r1, [pc, #208]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 8001958:	4313      	orrs	r3, r2
 800195a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800195c:	f7ff fa50 	bl	8000e00 <HAL_GetTick>
 8001960:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001962:	e00a      	b.n	800197a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001964:	f7ff fa4c 	bl	8000e00 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001972:	4293      	cmp	r3, r2
 8001974:	d901      	bls.n	800197a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e04f      	b.n	8001a1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800197a:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f003 020c 	and.w	r2, r3, #12
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	429a      	cmp	r2, r3
 800198a:	d1eb      	bne.n	8001964 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800198c:	4b25      	ldr	r3, [pc, #148]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d20c      	bcs.n	80019b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199a:	4b22      	ldr	r3, [pc, #136]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	b2d2      	uxtb	r2, r2
 80019a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a2:	4b20      	ldr	r3, [pc, #128]	; (8001a24 <HAL_RCC_ClockConfig+0x1b8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d001      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e032      	b.n	8001a1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0304 	and.w	r3, r3, #4
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d008      	beq.n	80019d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019c0:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	4916      	ldr	r1, [pc, #88]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d009      	beq.n	80019f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019de:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	00db      	lsls	r3, r3, #3
 80019ec:	490e      	ldr	r1, [pc, #56]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80019ee:	4313      	orrs	r3, r2
 80019f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019f2:	f000 f821 	bl	8001a38 <HAL_RCC_GetSysClockFreq>
 80019f6:	4602      	mov	r2, r0
 80019f8:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <HAL_RCC_ClockConfig+0x1bc>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	091b      	lsrs	r3, r3, #4
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	490a      	ldr	r1, [pc, #40]	; (8001a2c <HAL_RCC_ClockConfig+0x1c0>)
 8001a04:	5ccb      	ldrb	r3, [r1, r3]
 8001a06:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0a:	4a09      	ldr	r2, [pc, #36]	; (8001a30 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a0e:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <HAL_RCC_ClockConfig+0x1c8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff f860 	bl	8000ad8 <HAL_InitTick>

  return HAL_OK;
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40023c00 	.word	0x40023c00
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	08006328 	.word	0x08006328
 8001a30:	20000000 	.word	0x20000000
 8001a34:	20000004 	.word	0x20000004

08001a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a3c:	b090      	sub	sp, #64	; 0x40
 8001a3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	637b      	str	r3, [r7, #52]	; 0x34
 8001a44:	2300      	movs	r3, #0
 8001a46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a48:	2300      	movs	r3, #0
 8001a4a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a50:	4b59      	ldr	r3, [pc, #356]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 030c 	and.w	r3, r3, #12
 8001a58:	2b08      	cmp	r3, #8
 8001a5a:	d00d      	beq.n	8001a78 <HAL_RCC_GetSysClockFreq+0x40>
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	f200 80a1 	bhi.w	8001ba4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d002      	beq.n	8001a6c <HAL_RCC_GetSysClockFreq+0x34>
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	d003      	beq.n	8001a72 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a6a:	e09b      	b.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a6c:	4b53      	ldr	r3, [pc, #332]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x184>)
 8001a6e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001a70:	e09b      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a72:	4b53      	ldr	r3, [pc, #332]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a74:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a76:	e098      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a78:	4b4f      	ldr	r3, [pc, #316]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a80:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a82:	4b4d      	ldr	r3, [pc, #308]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d028      	beq.n	8001ae0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a8e:	4b4a      	ldr	r3, [pc, #296]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	099b      	lsrs	r3, r3, #6
 8001a94:	2200      	movs	r2, #0
 8001a96:	623b      	str	r3, [r7, #32]
 8001a98:	627a      	str	r2, [r7, #36]	; 0x24
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	4b47      	ldr	r3, [pc, #284]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001aa4:	fb03 f201 	mul.w	r2, r3, r1
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	fb00 f303 	mul.w	r3, r0, r3
 8001aae:	4413      	add	r3, r2
 8001ab0:	4a43      	ldr	r2, [pc, #268]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ab2:	fba0 1202 	umull	r1, r2, r0, r2
 8001ab6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ab8:	460a      	mov	r2, r1
 8001aba:	62ba      	str	r2, [r7, #40]	; 0x28
 8001abc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001abe:	4413      	add	r3, r2
 8001ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	61bb      	str	r3, [r7, #24]
 8001ac8:	61fa      	str	r2, [r7, #28]
 8001aca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ace:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ad2:	f7fe fbd5 	bl	8000280 <__aeabi_uldivmod>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4613      	mov	r3, r2
 8001adc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ade:	e053      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae0:	4b35      	ldr	r3, [pc, #212]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	099b      	lsrs	r3, r3, #6
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	617a      	str	r2, [r7, #20]
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001af2:	f04f 0b00 	mov.w	fp, #0
 8001af6:	4652      	mov	r2, sl
 8001af8:	465b      	mov	r3, fp
 8001afa:	f04f 0000 	mov.w	r0, #0
 8001afe:	f04f 0100 	mov.w	r1, #0
 8001b02:	0159      	lsls	r1, r3, #5
 8001b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b08:	0150      	lsls	r0, r2, #5
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	ebb2 080a 	subs.w	r8, r2, sl
 8001b12:	eb63 090b 	sbc.w	r9, r3, fp
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b2a:	ebb2 0408 	subs.w	r4, r2, r8
 8001b2e:	eb63 0509 	sbc.w	r5, r3, r9
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	00eb      	lsls	r3, r5, #3
 8001b3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b40:	00e2      	lsls	r2, r4, #3
 8001b42:	4614      	mov	r4, r2
 8001b44:	461d      	mov	r5, r3
 8001b46:	eb14 030a 	adds.w	r3, r4, sl
 8001b4a:	603b      	str	r3, [r7, #0]
 8001b4c:	eb45 030b 	adc.w	r3, r5, fp
 8001b50:	607b      	str	r3, [r7, #4]
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	f04f 0300 	mov.w	r3, #0
 8001b5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b5e:	4629      	mov	r1, r5
 8001b60:	028b      	lsls	r3, r1, #10
 8001b62:	4621      	mov	r1, r4
 8001b64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b68:	4621      	mov	r1, r4
 8001b6a:	028a      	lsls	r2, r1, #10
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	4619      	mov	r1, r3
 8001b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b72:	2200      	movs	r2, #0
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	60fa      	str	r2, [r7, #12]
 8001b78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b7c:	f7fe fb80 	bl	8000280 <__aeabi_uldivmod>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4613      	mov	r3, r2
 8001b86:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b88:	4b0b      	ldr	r3, [pc, #44]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	0c1b      	lsrs	r3, r3, #16
 8001b8e:	f003 0303 	and.w	r3, r3, #3
 8001b92:	3301      	adds	r3, #1
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001b98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ba2:	e002      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ba4:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x184>)
 8001ba6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3740      	adds	r7, #64	; 0x40
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	00f42400 	.word	0x00f42400
 8001bc0:	017d7840 	.word	0x017d7840

08001bc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bc8:	4b03      	ldr	r3, [pc, #12]	; (8001bd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001bca:	681b      	ldr	r3, [r3, #0]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	20000000 	.word	0x20000000

08001bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001be0:	f7ff fff0 	bl	8001bc4 <HAL_RCC_GetHCLKFreq>
 8001be4:	4602      	mov	r2, r0
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	0a9b      	lsrs	r3, r3, #10
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	4903      	ldr	r1, [pc, #12]	; (8001c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bf2:	5ccb      	ldrb	r3, [r1, r3]
 8001bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	08006338 	.word	0x08006338

08001c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c08:	f7ff ffdc 	bl	8001bc4 <HAL_RCC_GetHCLKFreq>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	0b5b      	lsrs	r3, r3, #13
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	4903      	ldr	r1, [pc, #12]	; (8001c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c1a:	5ccb      	ldrb	r3, [r1, r3]
 8001c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40023800 	.word	0x40023800
 8001c28:	08006338 	.word	0x08006338

08001c2c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	220f      	movs	r2, #15
 8001c3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_RCC_GetClockConfig+0x5c>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 0203 	and.w	r2, r3, #3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c48:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <HAL_RCC_GetClockConfig+0x5c>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c54:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <HAL_RCC_GetClockConfig+0x5c>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c60:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <HAL_RCC_GetClockConfig+0x5c>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	08db      	lsrs	r3, r3, #3
 8001c66:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c6e:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <HAL_RCC_GetClockConfig+0x60>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0207 	and.w	r2, r3, #7
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	601a      	str	r2, [r3, #0]
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40023c00 	.word	0x40023c00

08001c90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d101      	bne.n	8001ca2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e041      	b.n	8001d26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d106      	bne.n	8001cbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 f839 	bl	8001d2e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3304      	adds	r3, #4
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4610      	mov	r0, r2
 8001cd0:	f000 f9ca 	bl	8002068 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
	...

08001d44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d001      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e044      	b.n	8001de6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	68da      	ldr	r2, [r3, #12]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0201 	orr.w	r2, r2, #1
 8001d72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a1e      	ldr	r2, [pc, #120]	; (8001df4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d018      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d86:	d013      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a1a      	ldr	r2, [pc, #104]	; (8001df8 <HAL_TIM_Base_Start_IT+0xb4>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d00e      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a19      	ldr	r2, [pc, #100]	; (8001dfc <HAL_TIM_Base_Start_IT+0xb8>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d009      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a17      	ldr	r2, [pc, #92]	; (8001e00 <HAL_TIM_Base_Start_IT+0xbc>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d004      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x6c>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a16      	ldr	r2, [pc, #88]	; (8001e04 <HAL_TIM_Base_Start_IT+0xc0>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d111      	bne.n	8001dd4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2b06      	cmp	r3, #6
 8001dc0:	d010      	beq.n	8001de4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 0201 	orr.w	r2, r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd2:	e007      	b.n	8001de4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 0201 	orr.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	40010000 	.word	0x40010000
 8001df8:	40000400 	.word	0x40000400
 8001dfc:	40000800 	.word	0x40000800
 8001e00:	40000c00 	.word	0x40000c00
 8001e04:	40014000 	.word	0x40014000

08001e08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d122      	bne.n	8001e64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	f003 0302 	and.w	r3, r3, #2
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d11b      	bne.n	8001e64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f06f 0202 	mvn.w	r2, #2
 8001e34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	f003 0303 	and.w	r3, r3, #3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 f8ee 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001e50:	e005      	b.n	8001e5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f8e0 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f000 f8f1 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d122      	bne.n	8001eb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	f003 0304 	and.w	r3, r3, #4
 8001e7c:	2b04      	cmp	r3, #4
 8001e7e:	d11b      	bne.n	8001eb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f06f 0204 	mvn.w	r2, #4
 8001e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d003      	beq.n	8001ea6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f8c4 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001ea4:	e005      	b.n	8001eb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f8b6 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f8c7 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b08      	cmp	r3, #8
 8001ec4:	d122      	bne.n	8001f0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	2b08      	cmp	r3, #8
 8001ed2:	d11b      	bne.n	8001f0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f06f 0208 	mvn.w	r2, #8
 8001edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2204      	movs	r2, #4
 8001ee2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	f003 0303 	and.w	r3, r3, #3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 f89a 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001ef8:	e005      	b.n	8001f06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f88c 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 f89d 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	f003 0310 	and.w	r3, r3, #16
 8001f16:	2b10      	cmp	r3, #16
 8001f18:	d122      	bne.n	8001f60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	f003 0310 	and.w	r3, r3, #16
 8001f24:	2b10      	cmp	r3, #16
 8001f26:	d11b      	bne.n	8001f60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f06f 0210 	mvn.w	r2, #16
 8001f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2208      	movs	r2, #8
 8001f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 f870 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001f4c:	e005      	b.n	8001f5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f862 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f000 f873 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d10e      	bne.n	8001f8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d107      	bne.n	8001f8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f06f 0201 	mvn.w	r2, #1
 8001f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7fe fd1a 	bl	80009c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f96:	2b80      	cmp	r3, #128	; 0x80
 8001f98:	d10e      	bne.n	8001fb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa4:	2b80      	cmp	r3, #128	; 0x80
 8001fa6:	d107      	bne.n	8001fb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f8e2 	bl	800217c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc2:	2b40      	cmp	r3, #64	; 0x40
 8001fc4:	d10e      	bne.n	8001fe4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd0:	2b40      	cmp	r3, #64	; 0x40
 8001fd2:	d107      	bne.n	8001fe4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f838 	bl	8002054 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	f003 0320 	and.w	r3, r3, #32
 8001fee:	2b20      	cmp	r3, #32
 8001ff0:	d10e      	bne.n	8002010 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0320 	and.w	r3, r3, #32
 8001ffc:	2b20      	cmp	r3, #32
 8001ffe:	d107      	bne.n	8002010 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0220 	mvn.w	r2, #32
 8002008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f8ac 	bl	8002168 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a34      	ldr	r2, [pc, #208]	; (800214c <TIM_Base_SetConfig+0xe4>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d00f      	beq.n	80020a0 <TIM_Base_SetConfig+0x38>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002086:	d00b      	beq.n	80020a0 <TIM_Base_SetConfig+0x38>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a31      	ldr	r2, [pc, #196]	; (8002150 <TIM_Base_SetConfig+0xe8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d007      	beq.n	80020a0 <TIM_Base_SetConfig+0x38>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a30      	ldr	r2, [pc, #192]	; (8002154 <TIM_Base_SetConfig+0xec>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d003      	beq.n	80020a0 <TIM_Base_SetConfig+0x38>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a2f      	ldr	r2, [pc, #188]	; (8002158 <TIM_Base_SetConfig+0xf0>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d108      	bne.n	80020b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a25      	ldr	r2, [pc, #148]	; (800214c <TIM_Base_SetConfig+0xe4>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d01b      	beq.n	80020f2 <TIM_Base_SetConfig+0x8a>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c0:	d017      	beq.n	80020f2 <TIM_Base_SetConfig+0x8a>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a22      	ldr	r2, [pc, #136]	; (8002150 <TIM_Base_SetConfig+0xe8>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d013      	beq.n	80020f2 <TIM_Base_SetConfig+0x8a>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a21      	ldr	r2, [pc, #132]	; (8002154 <TIM_Base_SetConfig+0xec>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d00f      	beq.n	80020f2 <TIM_Base_SetConfig+0x8a>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a20      	ldr	r2, [pc, #128]	; (8002158 <TIM_Base_SetConfig+0xf0>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d00b      	beq.n	80020f2 <TIM_Base_SetConfig+0x8a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a1f      	ldr	r2, [pc, #124]	; (800215c <TIM_Base_SetConfig+0xf4>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d007      	beq.n	80020f2 <TIM_Base_SetConfig+0x8a>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a1e      	ldr	r2, [pc, #120]	; (8002160 <TIM_Base_SetConfig+0xf8>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d003      	beq.n	80020f2 <TIM_Base_SetConfig+0x8a>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a1d      	ldr	r2, [pc, #116]	; (8002164 <TIM_Base_SetConfig+0xfc>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d108      	bne.n	8002104 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	4313      	orrs	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	4313      	orrs	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a08      	ldr	r2, [pc, #32]	; (800214c <TIM_Base_SetConfig+0xe4>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d103      	bne.n	8002138 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	615a      	str	r2, [r3, #20]
}
 800213e:	bf00      	nop
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	40010000 	.word	0x40010000
 8002150:	40000400 	.word	0x40000400
 8002154:	40000800 	.word	0x40000800
 8002158:	40000c00 	.word	0x40000c00
 800215c:	40014000 	.word	0x40014000
 8002160:	40014400 	.word	0x40014400
 8002164:	40014800 	.word	0x40014800

08002168 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e03f      	b.n	8002222 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d106      	bne.n	80021bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f7fe fc46 	bl	8000a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2224      	movs	r2, #36	; 0x24
 80021c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f929 	bl	800242c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	691a      	ldr	r2, [r3, #16]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	695a      	ldr	r2, [r3, #20]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68da      	ldr	r2, [r3, #12]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002208:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2220      	movs	r2, #32
 8002214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2220      	movs	r2, #32
 800221c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b08a      	sub	sp, #40	; 0x28
 800222e:	af02      	add	r7, sp, #8
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	603b      	str	r3, [r7, #0]
 8002236:	4613      	mov	r3, r2
 8002238:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b20      	cmp	r3, #32
 8002248:	d17c      	bne.n	8002344 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d002      	beq.n	8002256 <HAL_UART_Transmit+0x2c>
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e075      	b.n	8002346 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002260:	2b01      	cmp	r3, #1
 8002262:	d101      	bne.n	8002268 <HAL_UART_Transmit+0x3e>
 8002264:	2302      	movs	r3, #2
 8002266:	e06e      	b.n	8002346 <HAL_UART_Transmit+0x11c>
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2221      	movs	r2, #33	; 0x21
 800227a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800227e:	f7fe fdbf 	bl	8000e00 <HAL_GetTick>
 8002282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	88fa      	ldrh	r2, [r7, #6]
 8002288:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	88fa      	ldrh	r2, [r7, #6]
 800228e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002298:	d108      	bne.n	80022ac <HAL_UART_Transmit+0x82>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d104      	bne.n	80022ac <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80022a2:	2300      	movs	r3, #0
 80022a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	61bb      	str	r3, [r7, #24]
 80022aa:	e003      	b.n	80022b4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80022bc:	e02a      	b.n	8002314 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	9300      	str	r3, [sp, #0]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	2200      	movs	r2, #0
 80022c6:	2180      	movs	r1, #128	; 0x80
 80022c8:	68f8      	ldr	r0, [r7, #12]
 80022ca:	f000 f840 	bl	800234e <UART_WaitOnFlagUntilTimeout>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e036      	b.n	8002346 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10b      	bne.n	80022f6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	881b      	ldrh	r3, [r3, #0]
 80022e2:	461a      	mov	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	3302      	adds	r3, #2
 80022f2:	61bb      	str	r3, [r7, #24]
 80022f4:	e007      	b.n	8002306 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	781a      	ldrb	r2, [r3, #0]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	3301      	adds	r3, #1
 8002304:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800230a:	b29b      	uxth	r3, r3
 800230c:	3b01      	subs	r3, #1
 800230e:	b29a      	uxth	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002318:	b29b      	uxth	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1cf      	bne.n	80022be <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	2200      	movs	r2, #0
 8002326:	2140      	movs	r1, #64	; 0x40
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f000 f810 	bl	800234e <UART_WaitOnFlagUntilTimeout>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e006      	b.n	8002346 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2220      	movs	r2, #32
 800233c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002340:	2300      	movs	r3, #0
 8002342:	e000      	b.n	8002346 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002344:	2302      	movs	r3, #2
  }
}
 8002346:	4618      	mov	r0, r3
 8002348:	3720      	adds	r7, #32
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b090      	sub	sp, #64	; 0x40
 8002352:	af00      	add	r7, sp, #0
 8002354:	60f8      	str	r0, [r7, #12]
 8002356:	60b9      	str	r1, [r7, #8]
 8002358:	603b      	str	r3, [r7, #0]
 800235a:	4613      	mov	r3, r2
 800235c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800235e:	e050      	b.n	8002402 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002360:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002362:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002366:	d04c      	beq.n	8002402 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800236a:	2b00      	cmp	r3, #0
 800236c:	d007      	beq.n	800237e <UART_WaitOnFlagUntilTimeout+0x30>
 800236e:	f7fe fd47 	bl	8000e00 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800237a:	429a      	cmp	r2, r3
 800237c:	d241      	bcs.n	8002402 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	330c      	adds	r3, #12
 8002384:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002388:	e853 3f00 	ldrex	r3, [r3]
 800238c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800238e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002390:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002394:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	330c      	adds	r3, #12
 800239c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800239e:	637a      	str	r2, [r7, #52]	; 0x34
 80023a0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80023a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023a6:	e841 2300 	strex	r3, r2, [r1]
 80023aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80023ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1e5      	bne.n	800237e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	3314      	adds	r3, #20
 80023b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	e853 3f00 	ldrex	r3, [r3]
 80023c0:	613b      	str	r3, [r7, #16]
   return(result);
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	f023 0301 	bic.w	r3, r3, #1
 80023c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	3314      	adds	r3, #20
 80023d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023d2:	623a      	str	r2, [r7, #32]
 80023d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023d6:	69f9      	ldr	r1, [r7, #28]
 80023d8:	6a3a      	ldr	r2, [r7, #32]
 80023da:	e841 2300 	strex	r3, r2, [r1]
 80023de:	61bb      	str	r3, [r7, #24]
   return(result);
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1e5      	bne.n	80023b2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2220      	movs	r2, #32
 80023f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e00f      	b.n	8002422 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	4013      	ands	r3, r2
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	429a      	cmp	r2, r3
 8002410:	bf0c      	ite	eq
 8002412:	2301      	moveq	r3, #1
 8002414:	2300      	movne	r3, #0
 8002416:	b2db      	uxtb	r3, r3
 8002418:	461a      	mov	r2, r3
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	429a      	cmp	r2, r3
 800241e:	d09f      	beq.n	8002360 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3740      	adds	r7, #64	; 0x40
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800242c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002430:	b0c0      	sub	sp, #256	; 0x100
 8002432:	af00      	add	r7, sp, #0
 8002434:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	691b      	ldr	r3, [r3, #16]
 8002440:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002448:	68d9      	ldr	r1, [r3, #12]
 800244a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	ea40 0301 	orr.w	r3, r0, r1
 8002454:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	431a      	orrs	r2, r3
 8002464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	431a      	orrs	r2, r3
 800246c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	4313      	orrs	r3, r2
 8002474:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002484:	f021 010c 	bic.w	r1, r1, #12
 8002488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002492:	430b      	orrs	r3, r1
 8002494:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80024a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024a6:	6999      	ldr	r1, [r3, #24]
 80024a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	ea40 0301 	orr.w	r3, r0, r1
 80024b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	4b8f      	ldr	r3, [pc, #572]	; (80026f8 <UART_SetConfig+0x2cc>)
 80024bc:	429a      	cmp	r2, r3
 80024be:	d005      	beq.n	80024cc <UART_SetConfig+0xa0>
 80024c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	4b8d      	ldr	r3, [pc, #564]	; (80026fc <UART_SetConfig+0x2d0>)
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d104      	bne.n	80024d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80024cc:	f7ff fb9a 	bl	8001c04 <HAL_RCC_GetPCLK2Freq>
 80024d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80024d4:	e003      	b.n	80024de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80024d6:	f7ff fb81 	bl	8001bdc <HAL_RCC_GetPCLK1Freq>
 80024da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024e8:	f040 810c 	bne.w	8002704 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80024ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024f0:	2200      	movs	r2, #0
 80024f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80024f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80024fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80024fe:	4622      	mov	r2, r4
 8002500:	462b      	mov	r3, r5
 8002502:	1891      	adds	r1, r2, r2
 8002504:	65b9      	str	r1, [r7, #88]	; 0x58
 8002506:	415b      	adcs	r3, r3
 8002508:	65fb      	str	r3, [r7, #92]	; 0x5c
 800250a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800250e:	4621      	mov	r1, r4
 8002510:	eb12 0801 	adds.w	r8, r2, r1
 8002514:	4629      	mov	r1, r5
 8002516:	eb43 0901 	adc.w	r9, r3, r1
 800251a:	f04f 0200 	mov.w	r2, #0
 800251e:	f04f 0300 	mov.w	r3, #0
 8002522:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002526:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800252a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800252e:	4690      	mov	r8, r2
 8002530:	4699      	mov	r9, r3
 8002532:	4623      	mov	r3, r4
 8002534:	eb18 0303 	adds.w	r3, r8, r3
 8002538:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800253c:	462b      	mov	r3, r5
 800253e:	eb49 0303 	adc.w	r3, r9, r3
 8002542:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002552:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002556:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800255a:	460b      	mov	r3, r1
 800255c:	18db      	adds	r3, r3, r3
 800255e:	653b      	str	r3, [r7, #80]	; 0x50
 8002560:	4613      	mov	r3, r2
 8002562:	eb42 0303 	adc.w	r3, r2, r3
 8002566:	657b      	str	r3, [r7, #84]	; 0x54
 8002568:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800256c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002570:	f7fd fe86 	bl	8000280 <__aeabi_uldivmod>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4b61      	ldr	r3, [pc, #388]	; (8002700 <UART_SetConfig+0x2d4>)
 800257a:	fba3 2302 	umull	r2, r3, r3, r2
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	011c      	lsls	r4, r3, #4
 8002582:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002586:	2200      	movs	r2, #0
 8002588:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800258c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002590:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002594:	4642      	mov	r2, r8
 8002596:	464b      	mov	r3, r9
 8002598:	1891      	adds	r1, r2, r2
 800259a:	64b9      	str	r1, [r7, #72]	; 0x48
 800259c:	415b      	adcs	r3, r3
 800259e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80025a4:	4641      	mov	r1, r8
 80025a6:	eb12 0a01 	adds.w	sl, r2, r1
 80025aa:	4649      	mov	r1, r9
 80025ac:	eb43 0b01 	adc.w	fp, r3, r1
 80025b0:	f04f 0200 	mov.w	r2, #0
 80025b4:	f04f 0300 	mov.w	r3, #0
 80025b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80025bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80025c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025c4:	4692      	mov	sl, r2
 80025c6:	469b      	mov	fp, r3
 80025c8:	4643      	mov	r3, r8
 80025ca:	eb1a 0303 	adds.w	r3, sl, r3
 80025ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80025d2:	464b      	mov	r3, r9
 80025d4:	eb4b 0303 	adc.w	r3, fp, r3
 80025d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80025dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80025e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80025ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80025f0:	460b      	mov	r3, r1
 80025f2:	18db      	adds	r3, r3, r3
 80025f4:	643b      	str	r3, [r7, #64]	; 0x40
 80025f6:	4613      	mov	r3, r2
 80025f8:	eb42 0303 	adc.w	r3, r2, r3
 80025fc:	647b      	str	r3, [r7, #68]	; 0x44
 80025fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002602:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002606:	f7fd fe3b 	bl	8000280 <__aeabi_uldivmod>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	4611      	mov	r1, r2
 8002610:	4b3b      	ldr	r3, [pc, #236]	; (8002700 <UART_SetConfig+0x2d4>)
 8002612:	fba3 2301 	umull	r2, r3, r3, r1
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	2264      	movs	r2, #100	; 0x64
 800261a:	fb02 f303 	mul.w	r3, r2, r3
 800261e:	1acb      	subs	r3, r1, r3
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002626:	4b36      	ldr	r3, [pc, #216]	; (8002700 <UART_SetConfig+0x2d4>)
 8002628:	fba3 2302 	umull	r2, r3, r3, r2
 800262c:	095b      	lsrs	r3, r3, #5
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002634:	441c      	add	r4, r3
 8002636:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800263a:	2200      	movs	r2, #0
 800263c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002640:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002644:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002648:	4642      	mov	r2, r8
 800264a:	464b      	mov	r3, r9
 800264c:	1891      	adds	r1, r2, r2
 800264e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002650:	415b      	adcs	r3, r3
 8002652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002654:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002658:	4641      	mov	r1, r8
 800265a:	1851      	adds	r1, r2, r1
 800265c:	6339      	str	r1, [r7, #48]	; 0x30
 800265e:	4649      	mov	r1, r9
 8002660:	414b      	adcs	r3, r1
 8002662:	637b      	str	r3, [r7, #52]	; 0x34
 8002664:	f04f 0200 	mov.w	r2, #0
 8002668:	f04f 0300 	mov.w	r3, #0
 800266c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002670:	4659      	mov	r1, fp
 8002672:	00cb      	lsls	r3, r1, #3
 8002674:	4651      	mov	r1, sl
 8002676:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800267a:	4651      	mov	r1, sl
 800267c:	00ca      	lsls	r2, r1, #3
 800267e:	4610      	mov	r0, r2
 8002680:	4619      	mov	r1, r3
 8002682:	4603      	mov	r3, r0
 8002684:	4642      	mov	r2, r8
 8002686:	189b      	adds	r3, r3, r2
 8002688:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800268c:	464b      	mov	r3, r9
 800268e:	460a      	mov	r2, r1
 8002690:	eb42 0303 	adc.w	r3, r2, r3
 8002694:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80026a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80026a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80026ac:	460b      	mov	r3, r1
 80026ae:	18db      	adds	r3, r3, r3
 80026b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80026b2:	4613      	mov	r3, r2
 80026b4:	eb42 0303 	adc.w	r3, r2, r3
 80026b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80026c2:	f7fd fddd 	bl	8000280 <__aeabi_uldivmod>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4b0d      	ldr	r3, [pc, #52]	; (8002700 <UART_SetConfig+0x2d4>)
 80026cc:	fba3 1302 	umull	r1, r3, r3, r2
 80026d0:	095b      	lsrs	r3, r3, #5
 80026d2:	2164      	movs	r1, #100	; 0x64
 80026d4:	fb01 f303 	mul.w	r3, r1, r3
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	3332      	adds	r3, #50	; 0x32
 80026de:	4a08      	ldr	r2, [pc, #32]	; (8002700 <UART_SetConfig+0x2d4>)
 80026e0:	fba2 2303 	umull	r2, r3, r2, r3
 80026e4:	095b      	lsrs	r3, r3, #5
 80026e6:	f003 0207 	and.w	r2, r3, #7
 80026ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4422      	add	r2, r4
 80026f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80026f4:	e106      	b.n	8002904 <UART_SetConfig+0x4d8>
 80026f6:	bf00      	nop
 80026f8:	40011000 	.word	0x40011000
 80026fc:	40011400 	.word	0x40011400
 8002700:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002708:	2200      	movs	r2, #0
 800270a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800270e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002712:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002716:	4642      	mov	r2, r8
 8002718:	464b      	mov	r3, r9
 800271a:	1891      	adds	r1, r2, r2
 800271c:	6239      	str	r1, [r7, #32]
 800271e:	415b      	adcs	r3, r3
 8002720:	627b      	str	r3, [r7, #36]	; 0x24
 8002722:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002726:	4641      	mov	r1, r8
 8002728:	1854      	adds	r4, r2, r1
 800272a:	4649      	mov	r1, r9
 800272c:	eb43 0501 	adc.w	r5, r3, r1
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	00eb      	lsls	r3, r5, #3
 800273a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800273e:	00e2      	lsls	r2, r4, #3
 8002740:	4614      	mov	r4, r2
 8002742:	461d      	mov	r5, r3
 8002744:	4643      	mov	r3, r8
 8002746:	18e3      	adds	r3, r4, r3
 8002748:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800274c:	464b      	mov	r3, r9
 800274e:	eb45 0303 	adc.w	r3, r5, r3
 8002752:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002762:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002772:	4629      	mov	r1, r5
 8002774:	008b      	lsls	r3, r1, #2
 8002776:	4621      	mov	r1, r4
 8002778:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800277c:	4621      	mov	r1, r4
 800277e:	008a      	lsls	r2, r1, #2
 8002780:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002784:	f7fd fd7c 	bl	8000280 <__aeabi_uldivmod>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	4b60      	ldr	r3, [pc, #384]	; (8002910 <UART_SetConfig+0x4e4>)
 800278e:	fba3 2302 	umull	r2, r3, r3, r2
 8002792:	095b      	lsrs	r3, r3, #5
 8002794:	011c      	lsls	r4, r3, #4
 8002796:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800279a:	2200      	movs	r2, #0
 800279c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80027a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80027a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80027a8:	4642      	mov	r2, r8
 80027aa:	464b      	mov	r3, r9
 80027ac:	1891      	adds	r1, r2, r2
 80027ae:	61b9      	str	r1, [r7, #24]
 80027b0:	415b      	adcs	r3, r3
 80027b2:	61fb      	str	r3, [r7, #28]
 80027b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027b8:	4641      	mov	r1, r8
 80027ba:	1851      	adds	r1, r2, r1
 80027bc:	6139      	str	r1, [r7, #16]
 80027be:	4649      	mov	r1, r9
 80027c0:	414b      	adcs	r3, r1
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	f04f 0300 	mov.w	r3, #0
 80027cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027d0:	4659      	mov	r1, fp
 80027d2:	00cb      	lsls	r3, r1, #3
 80027d4:	4651      	mov	r1, sl
 80027d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027da:	4651      	mov	r1, sl
 80027dc:	00ca      	lsls	r2, r1, #3
 80027de:	4610      	mov	r0, r2
 80027e0:	4619      	mov	r1, r3
 80027e2:	4603      	mov	r3, r0
 80027e4:	4642      	mov	r2, r8
 80027e6:	189b      	adds	r3, r3, r2
 80027e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80027ec:	464b      	mov	r3, r9
 80027ee:	460a      	mov	r2, r1
 80027f0:	eb42 0303 	adc.w	r3, r2, r3
 80027f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80027f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	67bb      	str	r3, [r7, #120]	; 0x78
 8002802:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002804:	f04f 0200 	mov.w	r2, #0
 8002808:	f04f 0300 	mov.w	r3, #0
 800280c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002810:	4649      	mov	r1, r9
 8002812:	008b      	lsls	r3, r1, #2
 8002814:	4641      	mov	r1, r8
 8002816:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800281a:	4641      	mov	r1, r8
 800281c:	008a      	lsls	r2, r1, #2
 800281e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002822:	f7fd fd2d 	bl	8000280 <__aeabi_uldivmod>
 8002826:	4602      	mov	r2, r0
 8002828:	460b      	mov	r3, r1
 800282a:	4611      	mov	r1, r2
 800282c:	4b38      	ldr	r3, [pc, #224]	; (8002910 <UART_SetConfig+0x4e4>)
 800282e:	fba3 2301 	umull	r2, r3, r3, r1
 8002832:	095b      	lsrs	r3, r3, #5
 8002834:	2264      	movs	r2, #100	; 0x64
 8002836:	fb02 f303 	mul.w	r3, r2, r3
 800283a:	1acb      	subs	r3, r1, r3
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	3332      	adds	r3, #50	; 0x32
 8002840:	4a33      	ldr	r2, [pc, #204]	; (8002910 <UART_SetConfig+0x4e4>)
 8002842:	fba2 2303 	umull	r2, r3, r2, r3
 8002846:	095b      	lsrs	r3, r3, #5
 8002848:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800284c:	441c      	add	r4, r3
 800284e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002852:	2200      	movs	r2, #0
 8002854:	673b      	str	r3, [r7, #112]	; 0x70
 8002856:	677a      	str	r2, [r7, #116]	; 0x74
 8002858:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800285c:	4642      	mov	r2, r8
 800285e:	464b      	mov	r3, r9
 8002860:	1891      	adds	r1, r2, r2
 8002862:	60b9      	str	r1, [r7, #8]
 8002864:	415b      	adcs	r3, r3
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800286c:	4641      	mov	r1, r8
 800286e:	1851      	adds	r1, r2, r1
 8002870:	6039      	str	r1, [r7, #0]
 8002872:	4649      	mov	r1, r9
 8002874:	414b      	adcs	r3, r1
 8002876:	607b      	str	r3, [r7, #4]
 8002878:	f04f 0200 	mov.w	r2, #0
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002884:	4659      	mov	r1, fp
 8002886:	00cb      	lsls	r3, r1, #3
 8002888:	4651      	mov	r1, sl
 800288a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800288e:	4651      	mov	r1, sl
 8002890:	00ca      	lsls	r2, r1, #3
 8002892:	4610      	mov	r0, r2
 8002894:	4619      	mov	r1, r3
 8002896:	4603      	mov	r3, r0
 8002898:	4642      	mov	r2, r8
 800289a:	189b      	adds	r3, r3, r2
 800289c:	66bb      	str	r3, [r7, #104]	; 0x68
 800289e:	464b      	mov	r3, r9
 80028a0:	460a      	mov	r2, r1
 80028a2:	eb42 0303 	adc.w	r3, r2, r3
 80028a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80028a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	663b      	str	r3, [r7, #96]	; 0x60
 80028b2:	667a      	str	r2, [r7, #100]	; 0x64
 80028b4:	f04f 0200 	mov.w	r2, #0
 80028b8:	f04f 0300 	mov.w	r3, #0
 80028bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80028c0:	4649      	mov	r1, r9
 80028c2:	008b      	lsls	r3, r1, #2
 80028c4:	4641      	mov	r1, r8
 80028c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028ca:	4641      	mov	r1, r8
 80028cc:	008a      	lsls	r2, r1, #2
 80028ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80028d2:	f7fd fcd5 	bl	8000280 <__aeabi_uldivmod>
 80028d6:	4602      	mov	r2, r0
 80028d8:	460b      	mov	r3, r1
 80028da:	4b0d      	ldr	r3, [pc, #52]	; (8002910 <UART_SetConfig+0x4e4>)
 80028dc:	fba3 1302 	umull	r1, r3, r3, r2
 80028e0:	095b      	lsrs	r3, r3, #5
 80028e2:	2164      	movs	r1, #100	; 0x64
 80028e4:	fb01 f303 	mul.w	r3, r1, r3
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	3332      	adds	r3, #50	; 0x32
 80028ee:	4a08      	ldr	r2, [pc, #32]	; (8002910 <UART_SetConfig+0x4e4>)
 80028f0:	fba2 2303 	umull	r2, r3, r2, r3
 80028f4:	095b      	lsrs	r3, r3, #5
 80028f6:	f003 020f 	and.w	r2, r3, #15
 80028fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4422      	add	r2, r4
 8002902:	609a      	str	r2, [r3, #8]
}
 8002904:	bf00      	nop
 8002906:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800290a:	46bd      	mov	sp, r7
 800290c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002910:	51eb851f 	.word	0x51eb851f

08002914 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800291e:	2300      	movs	r3, #0
 8002920:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002926:	2b84      	cmp	r3, #132	; 0x84
 8002928:	d005      	beq.n	8002936 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800292a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	4413      	add	r3, r2
 8002932:	3303      	adds	r3, #3
 8002934:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002936:	68fb      	ldr	r3, [r7, #12]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800294a:	f3ef 8305 	mrs	r3, IPSR
 800294e:	607b      	str	r3, [r7, #4]
  return(result);
 8002950:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002952:	2b00      	cmp	r3, #0
 8002954:	bf14      	ite	ne
 8002956:	2301      	movne	r3, #1
 8002958:	2300      	moveq	r3, #0
 800295a:	b2db      	uxtb	r3, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800296c:	f001 fa1e 	bl	8003dac <vTaskStartScheduler>
  
  return osOK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	bd80      	pop	{r7, pc}

08002976 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800297a:	f7ff ffe3 	bl	8002944 <inHandlerMode>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8002984:	f001 fb36 	bl	8003ff4 <xTaskGetTickCountFromISR>
 8002988:	4603      	mov	r3, r0
 800298a:	e002      	b.n	8002992 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800298c:	f001 fb22 	bl	8003fd4 <xTaskGetTickCount>
 8002990:	4603      	mov	r3, r0
  }
}
 8002992:	4618      	mov	r0, r3
 8002994:	bd80      	pop	{r7, pc}

08002996 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002996:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002998:	b089      	sub	sp, #36	; 0x24
 800299a:	af04      	add	r7, sp, #16
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	695b      	ldr	r3, [r3, #20]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d020      	beq.n	80029ea <osThreadCreate+0x54>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d01c      	beq.n	80029ea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685c      	ldr	r4, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691e      	ldr	r6, [r3, #16]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff ffa6 	bl	8002914 <makeFreeRtosPriority>
 80029c8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029d2:	9202      	str	r2, [sp, #8]
 80029d4:	9301      	str	r3, [sp, #4]
 80029d6:	9100      	str	r1, [sp, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	4632      	mov	r2, r6
 80029dc:	4629      	mov	r1, r5
 80029de:	4620      	mov	r0, r4
 80029e0:	f001 f806 	bl	80039f0 <xTaskCreateStatic>
 80029e4:	4603      	mov	r3, r0
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	e01c      	b.n	8002a24 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685c      	ldr	r4, [r3, #4]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029f6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff ff88 	bl	8002914 <makeFreeRtosPriority>
 8002a04:	4602      	mov	r2, r0
 8002a06:	f107 030c 	add.w	r3, r7, #12
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	9200      	str	r2, [sp, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	4632      	mov	r2, r6
 8002a12:	4629      	mov	r1, r5
 8002a14:	4620      	mov	r0, r4
 8002a16:	f001 f848 	bl	8003aaa <xTaskCreate>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d001      	beq.n	8002a24 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	e000      	b.n	8002a26 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002a24:	68fb      	ldr	r3, [r7, #12]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a2e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <osDelay+0x16>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	e000      	b.n	8002a46 <osDelay+0x18>
 8002a44:	2301      	movs	r3, #1
 8002a46:	4618      	mov	r0, r3
 8002a48:	f001 f97c 	bl	8003d44 <vTaskDelay>
  
  return osOK;
 8002a4c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d007      	beq.n	8002a76 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	f000 fb64 	bl	800313a <xQueueCreateMutexStatic>
 8002a72:	4603      	mov	r3, r0
 8002a74:	e003      	b.n	8002a7e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8002a76:	2001      	movs	r0, #1
 8002a78:	f000 fb47 	bl	800310a <xQueueCreateMutex>
 8002a7c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8002a92:	2300      	movs	r3, #0
 8002a94:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <osMutexWait+0x18>
    return osErrorParameter;
 8002a9c:	2380      	movs	r3, #128	; 0x80
 8002a9e:	e03a      	b.n	8002b16 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002aaa:	d103      	bne.n	8002ab4 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	e009      	b.n	8002ac8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d006      	beq.n	8002ac8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <osMutexWait+0x40>
      ticks = 1;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002ac8:	f7ff ff3c 	bl	8002944 <inHandlerMode>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d017      	beq.n	8002b02 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8002ad2:	f107 0308 	add.w	r3, r7, #8
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	2100      	movs	r1, #0
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 fde0 	bl	80036a0 <xQueueReceiveFromISR>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d001      	beq.n	8002aea <osMutexWait+0x62>
      return osErrorOS;
 8002ae6:	23ff      	movs	r3, #255	; 0xff
 8002ae8:	e015      	b.n	8002b16 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d011      	beq.n	8002b14 <osMutexWait+0x8c>
 8002af0:	4b0b      	ldr	r3, [pc, #44]	; (8002b20 <osMutexWait+0x98>)
 8002af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	f3bf 8f4f 	dsb	sy
 8002afc:	f3bf 8f6f 	isb	sy
 8002b00:	e008      	b.n	8002b14 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8002b02:	68f9      	ldr	r1, [r7, #12]
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 fcbf 	bl	8003488 <xQueueSemaphoreTake>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d001      	beq.n	8002b14 <osMutexWait+0x8c>
    return osErrorOS;
 8002b10:	23ff      	movs	r3, #255	; 0xff
 8002b12:	e000      	b.n	8002b16 <osMutexWait+0x8e>
  }
  
  return osOK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	e000ed04 	.word	0xe000ed04

08002b24 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8002b34:	f7ff ff06 	bl	8002944 <inHandlerMode>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d016      	beq.n	8002b6c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8002b3e:	f107 0308 	add.w	r3, r7, #8
 8002b42:	4619      	mov	r1, r3
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 fc11 	bl	800336c <xQueueGiveFromISR>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d001      	beq.n	8002b54 <osMutexRelease+0x30>
      return osErrorOS;
 8002b50:	23ff      	movs	r3, #255	; 0xff
 8002b52:	e017      	b.n	8002b84 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d013      	beq.n	8002b82 <osMutexRelease+0x5e>
 8002b5a:	4b0c      	ldr	r3, [pc, #48]	; (8002b8c <osMutexRelease+0x68>)
 8002b5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	f3bf 8f4f 	dsb	sy
 8002b66:	f3bf 8f6f 	isb	sy
 8002b6a:	e00a      	b.n	8002b82 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2100      	movs	r1, #0
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 fafc 	bl	8003170 <xQueueGenericSend>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d001      	beq.n	8002b82 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8002b7e:	23ff      	movs	r3, #255	; 0xff
 8002b80:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8002b82:	68fb      	ldr	r3, [r7, #12]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	e000ed04 	.word	0xe000ed04

08002b90 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af02      	add	r7, sp, #8
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00f      	beq.n	8002bc2 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d10a      	bne.n	8002bbe <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2203      	movs	r2, #3
 8002bae:	9200      	str	r2, [sp, #0]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	f000 f9bd 	bl	8002f34 <xQueueGenericCreateStatic>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	e016      	b.n	8002bec <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e014      	b.n	8002bec <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d110      	bne.n	8002bea <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8002bc8:	2203      	movs	r2, #3
 8002bca:	2100      	movs	r1, #0
 8002bcc:	2001      	movs	r0, #1
 8002bce:	f000 fa29 	bl	8003024 <xQueueGenericCreate>
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d005      	beq.n	8002be6 <osSemaphoreCreate+0x56>
 8002bda:	2300      	movs	r3, #0
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2100      	movs	r1, #0
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f000 fac5 	bl	8003170 <xQueueGenericSend>
      return sema;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	e000      	b.n	8002bec <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8002bea:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8002c08:	2380      	movs	r3, #128	; 0x80
 8002c0a:	e03a      	b.n	8002c82 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c16:	d103      	bne.n	8002c20 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8002c18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	e009      	b.n	8002c34 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d006      	beq.n	8002c34 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <osSemaphoreWait+0x40>
      ticks = 1;
 8002c30:	2301      	movs	r3, #1
 8002c32:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002c34:	f7ff fe86 	bl	8002944 <inHandlerMode>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d017      	beq.n	8002c6e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002c3e:	f107 0308 	add.w	r3, r7, #8
 8002c42:	461a      	mov	r2, r3
 8002c44:	2100      	movs	r1, #0
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fd2a 	bl	80036a0 <xQueueReceiveFromISR>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d001      	beq.n	8002c56 <osSemaphoreWait+0x62>
      return osErrorOS;
 8002c52:	23ff      	movs	r3, #255	; 0xff
 8002c54:	e015      	b.n	8002c82 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d011      	beq.n	8002c80 <osSemaphoreWait+0x8c>
 8002c5c:	4b0b      	ldr	r3, [pc, #44]	; (8002c8c <osSemaphoreWait+0x98>)
 8002c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	f3bf 8f4f 	dsb	sy
 8002c68:	f3bf 8f6f 	isb	sy
 8002c6c:	e008      	b.n	8002c80 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8002c6e:	68f9      	ldr	r1, [r7, #12]
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 fc09 	bl	8003488 <xQueueSemaphoreTake>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d001      	beq.n	8002c80 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8002c7c:	23ff      	movs	r3, #255	; 0xff
 8002c7e:	e000      	b.n	8002c82 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	e000ed04 	.word	0xe000ed04

08002c90 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8002ca0:	f7ff fe50 	bl	8002944 <inHandlerMode>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d016      	beq.n	8002cd8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002caa:	f107 0308 	add.w	r3, r7, #8
 8002cae:	4619      	mov	r1, r3
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f000 fb5b 	bl	800336c <xQueueGiveFromISR>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d001      	beq.n	8002cc0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8002cbc:	23ff      	movs	r3, #255	; 0xff
 8002cbe:	e017      	b.n	8002cf0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d013      	beq.n	8002cee <osSemaphoreRelease+0x5e>
 8002cc6:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <osSemaphoreRelease+0x68>)
 8002cc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	f3bf 8f4f 	dsb	sy
 8002cd2:	f3bf 8f6f 	isb	sy
 8002cd6:	e00a      	b.n	8002cee <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8002cd8:	2300      	movs	r3, #0
 8002cda:	2200      	movs	r2, #0
 8002cdc:	2100      	movs	r1, #0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fa46 	bl	8003170 <xQueueGenericSend>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d001      	beq.n	8002cee <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8002cea:	23ff      	movs	r3, #255	; 0xff
 8002cec:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8002cee:	68fb      	ldr	r3, [r7, #12]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	e000ed04 	.word	0xe000ed04

08002cfc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f103 0208 	add.w	r2, r3, #8
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f103 0208 	add.w	r2, r3, #8
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f103 0208 	add.w	r2, r3, #8
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d56:	b480      	push	{r7}
 8002d58:	b085      	sub	sp, #20
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
 8002d5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	1c5a      	adds	r2, r3, #1
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	601a      	str	r2, [r3, #0]
}
 8002d92:	bf00      	nop
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b085      	sub	sp, #20
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002db4:	d103      	bne.n	8002dbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	e00c      	b.n	8002dd8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3308      	adds	r3, #8
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	e002      	b.n	8002dcc <vListInsert+0x2e>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d2f6      	bcs.n	8002dc6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	601a      	str	r2, [r3, #0]
}
 8002e04:	bf00      	nop
 8002e06:	3714      	adds	r7, #20
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6892      	ldr	r2, [r2, #8]
 8002e26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6852      	ldr	r2, [r2, #4]
 8002e30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d103      	bne.n	8002e44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	1e5a      	subs	r2, r3, #1
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d10a      	bne.n	8002e8e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e7c:	f383 8811 	msr	BASEPRI, r3
 8002e80:	f3bf 8f6f 	isb	sy
 8002e84:	f3bf 8f4f 	dsb	sy
 8002e88:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002e8a:	bf00      	nop
 8002e8c:	e7fe      	b.n	8002e8c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002e8e:	f001 ff11 	bl	8004cb4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e9a:	68f9      	ldr	r1, [r7, #12]
 8002e9c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002e9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ea2:	441a      	add	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	68f9      	ldr	r1, [r7, #12]
 8002ec2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002ec4:	fb01 f303 	mul.w	r3, r1, r3
 8002ec8:	441a      	add	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	22ff      	movs	r2, #255	; 0xff
 8002ed2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	22ff      	movs	r2, #255	; 0xff
 8002eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d114      	bne.n	8002f0e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d01a      	beq.n	8002f22 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	3310      	adds	r3, #16
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f001 f9cf 	bl	8004294 <xTaskRemoveFromEventList>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d012      	beq.n	8002f22 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002efc:	4b0c      	ldr	r3, [pc, #48]	; (8002f30 <xQueueGenericReset+0xcc>)
 8002efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	e009      	b.n	8002f22 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	3310      	adds	r3, #16
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff fef2 	bl	8002cfc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	3324      	adds	r3, #36	; 0x24
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff feed 	bl	8002cfc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002f22:	f001 fef7 	bl	8004d14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002f26:	2301      	movs	r3, #1
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	e000ed04 	.word	0xe000ed04

08002f34 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b08e      	sub	sp, #56	; 0x38
 8002f38:	af02      	add	r7, sp, #8
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
 8002f40:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10a      	bne.n	8002f5e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f4c:	f383 8811 	msr	BASEPRI, r3
 8002f50:	f3bf 8f6f 	isb	sy
 8002f54:	f3bf 8f4f 	dsb	sy
 8002f58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002f5a:	bf00      	nop
 8002f5c:	e7fe      	b.n	8002f5c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d10a      	bne.n	8002f7a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f68:	f383 8811 	msr	BASEPRI, r3
 8002f6c:	f3bf 8f6f 	isb	sy
 8002f70:	f3bf 8f4f 	dsb	sy
 8002f74:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f76:	bf00      	nop
 8002f78:	e7fe      	b.n	8002f78 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d002      	beq.n	8002f86 <xQueueGenericCreateStatic+0x52>
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <xQueueGenericCreateStatic+0x56>
 8002f86:	2301      	movs	r3, #1
 8002f88:	e000      	b.n	8002f8c <xQueueGenericCreateStatic+0x58>
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10a      	bne.n	8002fa6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f94:	f383 8811 	msr	BASEPRI, r3
 8002f98:	f3bf 8f6f 	isb	sy
 8002f9c:	f3bf 8f4f 	dsb	sy
 8002fa0:	623b      	str	r3, [r7, #32]
}
 8002fa2:	bf00      	nop
 8002fa4:	e7fe      	b.n	8002fa4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d102      	bne.n	8002fb2 <xQueueGenericCreateStatic+0x7e>
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <xQueueGenericCreateStatic+0x82>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <xQueueGenericCreateStatic+0x84>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10a      	bne.n	8002fd2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	61fb      	str	r3, [r7, #28]
}
 8002fce:	bf00      	nop
 8002fd0:	e7fe      	b.n	8002fd0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002fd2:	2348      	movs	r3, #72	; 0x48
 8002fd4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	2b48      	cmp	r3, #72	; 0x48
 8002fda:	d00a      	beq.n	8002ff2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe0:	f383 8811 	msr	BASEPRI, r3
 8002fe4:	f3bf 8f6f 	isb	sy
 8002fe8:	f3bf 8f4f 	dsb	sy
 8002fec:	61bb      	str	r3, [r7, #24]
}
 8002fee:	bf00      	nop
 8002ff0:	e7fe      	b.n	8002ff0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002ff2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00d      	beq.n	800301a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003006:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800300a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	4613      	mov	r3, r2
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 f83f 	bl	8003098 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800301a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800301c:	4618      	mov	r0, r3
 800301e:	3730      	adds	r7, #48	; 0x30
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	; 0x28
 8003028:	af02      	add	r7, sp, #8
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	4613      	mov	r3, r2
 8003030:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10a      	bne.n	800304e <xQueueGenericCreate+0x2a>
	__asm volatile
 8003038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800303c:	f383 8811 	msr	BASEPRI, r3
 8003040:	f3bf 8f6f 	isb	sy
 8003044:	f3bf 8f4f 	dsb	sy
 8003048:	613b      	str	r3, [r7, #16]
}
 800304a:	bf00      	nop
 800304c:	e7fe      	b.n	800304c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	fb02 f303 	mul.w	r3, r2, r3
 8003056:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	3348      	adds	r3, #72	; 0x48
 800305c:	4618      	mov	r0, r3
 800305e:	f001 ff4b 	bl	8004ef8 <pvPortMalloc>
 8003062:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d011      	beq.n	800308e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	3348      	adds	r3, #72	; 0x48
 8003072:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800307c:	79fa      	ldrb	r2, [r7, #7]
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	4613      	mov	r3, r2
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	68b9      	ldr	r1, [r7, #8]
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f000 f805 	bl	8003098 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800308e:	69bb      	ldr	r3, [r7, #24]
	}
 8003090:	4618      	mov	r0, r3
 8003092:	3720      	adds	r7, #32
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	607a      	str	r2, [r7, #4]
 80030a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d103      	bne.n	80030b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	e002      	b.n	80030ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80030c6:	2101      	movs	r1, #1
 80030c8:	69b8      	ldr	r0, [r7, #24]
 80030ca:	f7ff fecb 	bl	8002e64 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00e      	beq.n	8003102 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80030f6:	2300      	movs	r3, #0
 80030f8:	2200      	movs	r2, #0
 80030fa:	2100      	movs	r1, #0
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 f837 	bl	8003170 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003102:	bf00      	nop
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800310a:	b580      	push	{r7, lr}
 800310c:	b086      	sub	sp, #24
 800310e:	af00      	add	r7, sp, #0
 8003110:	4603      	mov	r3, r0
 8003112:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003114:	2301      	movs	r3, #1
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	2300      	movs	r3, #0
 800311a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	461a      	mov	r2, r3
 8003120:	6939      	ldr	r1, [r7, #16]
 8003122:	6978      	ldr	r0, [r7, #20]
 8003124:	f7ff ff7e 	bl	8003024 <xQueueGenericCreate>
 8003128:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f7ff ffd3 	bl	80030d6 <prvInitialiseMutex>

		return xNewQueue;
 8003130:	68fb      	ldr	r3, [r7, #12]
	}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800313a:	b580      	push	{r7, lr}
 800313c:	b088      	sub	sp, #32
 800313e:	af02      	add	r7, sp, #8
 8003140:	4603      	mov	r3, r0
 8003142:	6039      	str	r1, [r7, #0]
 8003144:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003146:	2301      	movs	r3, #1
 8003148:	617b      	str	r3, [r7, #20]
 800314a:	2300      	movs	r3, #0
 800314c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	2200      	movs	r2, #0
 8003156:	6939      	ldr	r1, [r7, #16]
 8003158:	6978      	ldr	r0, [r7, #20]
 800315a:	f7ff feeb 	bl	8002f34 <xQueueGenericCreateStatic>
 800315e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f7ff ffb8 	bl	80030d6 <prvInitialiseMutex>

		return xNewQueue;
 8003166:	68fb      	ldr	r3, [r7, #12]
	}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b08e      	sub	sp, #56	; 0x38
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
 800317c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800317e:	2300      	movs	r3, #0
 8003180:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10a      	bne.n	80031a2 <xQueueGenericSend+0x32>
	__asm volatile
 800318c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003190:	f383 8811 	msr	BASEPRI, r3
 8003194:	f3bf 8f6f 	isb	sy
 8003198:	f3bf 8f4f 	dsb	sy
 800319c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800319e:	bf00      	nop
 80031a0:	e7fe      	b.n	80031a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d103      	bne.n	80031b0 <xQueueGenericSend+0x40>
 80031a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <xQueueGenericSend+0x44>
 80031b0:	2301      	movs	r3, #1
 80031b2:	e000      	b.n	80031b6 <xQueueGenericSend+0x46>
 80031b4:	2300      	movs	r3, #0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10a      	bne.n	80031d0 <xQueueGenericSend+0x60>
	__asm volatile
 80031ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031be:	f383 8811 	msr	BASEPRI, r3
 80031c2:	f3bf 8f6f 	isb	sy
 80031c6:	f3bf 8f4f 	dsb	sy
 80031ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 80031cc:	bf00      	nop
 80031ce:	e7fe      	b.n	80031ce <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d103      	bne.n	80031de <xQueueGenericSend+0x6e>
 80031d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <xQueueGenericSend+0x72>
 80031de:	2301      	movs	r3, #1
 80031e0:	e000      	b.n	80031e4 <xQueueGenericSend+0x74>
 80031e2:	2300      	movs	r3, #0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d10a      	bne.n	80031fe <xQueueGenericSend+0x8e>
	__asm volatile
 80031e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ec:	f383 8811 	msr	BASEPRI, r3
 80031f0:	f3bf 8f6f 	isb	sy
 80031f4:	f3bf 8f4f 	dsb	sy
 80031f8:	623b      	str	r3, [r7, #32]
}
 80031fa:	bf00      	nop
 80031fc:	e7fe      	b.n	80031fc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031fe:	f001 fa09 	bl	8004614 <xTaskGetSchedulerState>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d102      	bne.n	800320e <xQueueGenericSend+0x9e>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <xQueueGenericSend+0xa2>
 800320e:	2301      	movs	r3, #1
 8003210:	e000      	b.n	8003214 <xQueueGenericSend+0xa4>
 8003212:	2300      	movs	r3, #0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d10a      	bne.n	800322e <xQueueGenericSend+0xbe>
	__asm volatile
 8003218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321c:	f383 8811 	msr	BASEPRI, r3
 8003220:	f3bf 8f6f 	isb	sy
 8003224:	f3bf 8f4f 	dsb	sy
 8003228:	61fb      	str	r3, [r7, #28]
}
 800322a:	bf00      	nop
 800322c:	e7fe      	b.n	800322c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800322e:	f001 fd41 	bl	8004cb4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003234:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800323a:	429a      	cmp	r2, r3
 800323c:	d302      	bcc.n	8003244 <xQueueGenericSend+0xd4>
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	2b02      	cmp	r3, #2
 8003242:	d129      	bne.n	8003298 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	68b9      	ldr	r1, [r7, #8]
 8003248:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800324a:	f000 fac1 	bl	80037d0 <prvCopyDataToQueue>
 800324e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	2b00      	cmp	r3, #0
 8003256:	d010      	beq.n	800327a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325a:	3324      	adds	r3, #36	; 0x24
 800325c:	4618      	mov	r0, r3
 800325e:	f001 f819 	bl	8004294 <xTaskRemoveFromEventList>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d013      	beq.n	8003290 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003268:	4b3f      	ldr	r3, [pc, #252]	; (8003368 <xQueueGenericSend+0x1f8>)
 800326a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	f3bf 8f4f 	dsb	sy
 8003274:	f3bf 8f6f 	isb	sy
 8003278:	e00a      	b.n	8003290 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800327a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327c:	2b00      	cmp	r3, #0
 800327e:	d007      	beq.n	8003290 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003280:	4b39      	ldr	r3, [pc, #228]	; (8003368 <xQueueGenericSend+0x1f8>)
 8003282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	f3bf 8f4f 	dsb	sy
 800328c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003290:	f001 fd40 	bl	8004d14 <vPortExitCritical>
				return pdPASS;
 8003294:	2301      	movs	r3, #1
 8003296:	e063      	b.n	8003360 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d103      	bne.n	80032a6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800329e:	f001 fd39 	bl	8004d14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80032a2:	2300      	movs	r3, #0
 80032a4:	e05c      	b.n	8003360 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80032a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d106      	bne.n	80032ba <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80032ac:	f107 0314 	add.w	r3, r7, #20
 80032b0:	4618      	mov	r0, r3
 80032b2:	f001 f851 	bl	8004358 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80032b6:	2301      	movs	r3, #1
 80032b8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80032ba:	f001 fd2b 	bl	8004d14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80032be:	f000 fddf 	bl	8003e80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80032c2:	f001 fcf7 	bl	8004cb4 <vPortEnterCritical>
 80032c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032cc:	b25b      	sxtb	r3, r3
 80032ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032d2:	d103      	bne.n	80032dc <xQueueGenericSend+0x16c>
 80032d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032e2:	b25b      	sxtb	r3, r3
 80032e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032e8:	d103      	bne.n	80032f2 <xQueueGenericSend+0x182>
 80032ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032f2:	f001 fd0f 	bl	8004d14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032f6:	1d3a      	adds	r2, r7, #4
 80032f8:	f107 0314 	add.w	r3, r7, #20
 80032fc:	4611      	mov	r1, r2
 80032fe:	4618      	mov	r0, r3
 8003300:	f001 f840 	bl	8004384 <xTaskCheckForTimeOut>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d124      	bne.n	8003354 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800330a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800330c:	f000 fb58 	bl	80039c0 <prvIsQueueFull>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d018      	beq.n	8003348 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003318:	3310      	adds	r3, #16
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	4611      	mov	r1, r2
 800331e:	4618      	mov	r0, r3
 8003320:	f000 ff94 	bl	800424c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003324:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003326:	f000 fae3 	bl	80038f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800332a:	f000 fdb7 	bl	8003e9c <xTaskResumeAll>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	f47f af7c 	bne.w	800322e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003336:	4b0c      	ldr	r3, [pc, #48]	; (8003368 <xQueueGenericSend+0x1f8>)
 8003338:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	f3bf 8f6f 	isb	sy
 8003346:	e772      	b.n	800322e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800334a:	f000 fad1 	bl	80038f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800334e:	f000 fda5 	bl	8003e9c <xTaskResumeAll>
 8003352:	e76c      	b.n	800322e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003354:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003356:	f000 facb 	bl	80038f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800335a:	f000 fd9f 	bl	8003e9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800335e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003360:	4618      	mov	r0, r3
 8003362:	3738      	adds	r7, #56	; 0x38
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	e000ed04 	.word	0xe000ed04

0800336c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08e      	sub	sp, #56	; 0x38
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800337a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10a      	bne.n	8003396 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8003380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003384:	f383 8811 	msr	BASEPRI, r3
 8003388:	f3bf 8f6f 	isb	sy
 800338c:	f3bf 8f4f 	dsb	sy
 8003390:	623b      	str	r3, [r7, #32]
}
 8003392:	bf00      	nop
 8003394:	e7fe      	b.n	8003394 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <xQueueGiveFromISR+0x48>
	__asm volatile
 800339e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a2:	f383 8811 	msr	BASEPRI, r3
 80033a6:	f3bf 8f6f 	isb	sy
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	61fb      	str	r3, [r7, #28]
}
 80033b0:	bf00      	nop
 80033b2:	e7fe      	b.n	80033b2 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80033b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d103      	bne.n	80033c4 <xQueueGiveFromISR+0x58>
 80033bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <xQueueGiveFromISR+0x5c>
 80033c4:	2301      	movs	r3, #1
 80033c6:	e000      	b.n	80033ca <xQueueGiveFromISR+0x5e>
 80033c8:	2300      	movs	r3, #0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10a      	bne.n	80033e4 <xQueueGiveFromISR+0x78>
	__asm volatile
 80033ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d2:	f383 8811 	msr	BASEPRI, r3
 80033d6:	f3bf 8f6f 	isb	sy
 80033da:	f3bf 8f4f 	dsb	sy
 80033de:	61bb      	str	r3, [r7, #24]
}
 80033e0:	bf00      	nop
 80033e2:	e7fe      	b.n	80033e2 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033e4:	f001 fd48 	bl	8004e78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80033e8:	f3ef 8211 	mrs	r2, BASEPRI
 80033ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f0:	f383 8811 	msr	BASEPRI, r3
 80033f4:	f3bf 8f6f 	isb	sy
 80033f8:	f3bf 8f4f 	dsb	sy
 80033fc:	617a      	str	r2, [r7, #20]
 80033fe:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003400:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003402:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003408:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800340a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800340e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003410:	429a      	cmp	r2, r3
 8003412:	d22b      	bcs.n	800346c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003416:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800341a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800341e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003424:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003426:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800342a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800342e:	d112      	bne.n	8003456 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003434:	2b00      	cmp	r3, #0
 8003436:	d016      	beq.n	8003466 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800343a:	3324      	adds	r3, #36	; 0x24
 800343c:	4618      	mov	r0, r3
 800343e:	f000 ff29 	bl	8004294 <xTaskRemoveFromEventList>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00e      	beq.n	8003466 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00b      	beq.n	8003466 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	2201      	movs	r2, #1
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	e007      	b.n	8003466 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003456:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800345a:	3301      	adds	r3, #1
 800345c:	b2db      	uxtb	r3, r3
 800345e:	b25a      	sxtb	r2, r3
 8003460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003466:	2301      	movs	r3, #1
 8003468:	637b      	str	r3, [r7, #52]	; 0x34
 800346a:	e001      	b.n	8003470 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800346c:	2300      	movs	r3, #0
 800346e:	637b      	str	r3, [r7, #52]	; 0x34
 8003470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003472:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800347a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800347c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800347e:	4618      	mov	r0, r3
 8003480:	3738      	adds	r7, #56	; 0x38
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
	...

08003488 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b08e      	sub	sp, #56	; 0x38
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003492:	2300      	movs	r3, #0
 8003494:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800349a:	2300      	movs	r3, #0
 800349c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800349e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10a      	bne.n	80034ba <xQueueSemaphoreTake+0x32>
	__asm volatile
 80034a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a8:	f383 8811 	msr	BASEPRI, r3
 80034ac:	f3bf 8f6f 	isb	sy
 80034b0:	f3bf 8f4f 	dsb	sy
 80034b4:	623b      	str	r3, [r7, #32]
}
 80034b6:	bf00      	nop
 80034b8:	e7fe      	b.n	80034b8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80034ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80034c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c6:	f383 8811 	msr	BASEPRI, r3
 80034ca:	f3bf 8f6f 	isb	sy
 80034ce:	f3bf 8f4f 	dsb	sy
 80034d2:	61fb      	str	r3, [r7, #28]
}
 80034d4:	bf00      	nop
 80034d6:	e7fe      	b.n	80034d6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034d8:	f001 f89c 	bl	8004614 <xTaskGetSchedulerState>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d102      	bne.n	80034e8 <xQueueSemaphoreTake+0x60>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d101      	bne.n	80034ec <xQueueSemaphoreTake+0x64>
 80034e8:	2301      	movs	r3, #1
 80034ea:	e000      	b.n	80034ee <xQueueSemaphoreTake+0x66>
 80034ec:	2300      	movs	r3, #0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10a      	bne.n	8003508 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80034f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f6:	f383 8811 	msr	BASEPRI, r3
 80034fa:	f3bf 8f6f 	isb	sy
 80034fe:	f3bf 8f4f 	dsb	sy
 8003502:	61bb      	str	r3, [r7, #24]
}
 8003504:	bf00      	nop
 8003506:	e7fe      	b.n	8003506 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003508:	f001 fbd4 	bl	8004cb4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800350c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800350e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003510:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003514:	2b00      	cmp	r3, #0
 8003516:	d024      	beq.n	8003562 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800351a:	1e5a      	subs	r2, r3, #1
 800351c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800351e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d104      	bne.n	8003532 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003528:	f001 fa1c 	bl	8004964 <pvTaskIncrementMutexHeldCount>
 800352c:	4602      	mov	r2, r0
 800352e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003530:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00f      	beq.n	800355a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800353a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800353c:	3310      	adds	r3, #16
 800353e:	4618      	mov	r0, r3
 8003540:	f000 fea8 	bl	8004294 <xTaskRemoveFromEventList>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d007      	beq.n	800355a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800354a:	4b54      	ldr	r3, [pc, #336]	; (800369c <xQueueSemaphoreTake+0x214>)
 800354c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	f3bf 8f4f 	dsb	sy
 8003556:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800355a:	f001 fbdb 	bl	8004d14 <vPortExitCritical>
				return pdPASS;
 800355e:	2301      	movs	r3, #1
 8003560:	e097      	b.n	8003692 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d111      	bne.n	800358c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800356e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	617b      	str	r3, [r7, #20]
}
 8003580:	bf00      	nop
 8003582:	e7fe      	b.n	8003582 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003584:	f001 fbc6 	bl	8004d14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003588:	2300      	movs	r3, #0
 800358a:	e082      	b.n	8003692 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800358c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800358e:	2b00      	cmp	r3, #0
 8003590:	d106      	bne.n	80035a0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003592:	f107 030c 	add.w	r3, r7, #12
 8003596:	4618      	mov	r0, r3
 8003598:	f000 fede 	bl	8004358 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800359c:	2301      	movs	r3, #1
 800359e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80035a0:	f001 fbb8 	bl	8004d14 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80035a4:	f000 fc6c 	bl	8003e80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80035a8:	f001 fb84 	bl	8004cb4 <vPortEnterCritical>
 80035ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035b2:	b25b      	sxtb	r3, r3
 80035b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035b8:	d103      	bne.n	80035c2 <xQueueSemaphoreTake+0x13a>
 80035ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035c8:	b25b      	sxtb	r3, r3
 80035ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035ce:	d103      	bne.n	80035d8 <xQueueSemaphoreTake+0x150>
 80035d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035d8:	f001 fb9c 	bl	8004d14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80035dc:	463a      	mov	r2, r7
 80035de:	f107 030c 	add.w	r3, r7, #12
 80035e2:	4611      	mov	r1, r2
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 fecd 	bl	8004384 <xTaskCheckForTimeOut>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d132      	bne.n	8003656 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80035f2:	f000 f9cf 	bl	8003994 <prvIsQueueEmpty>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d026      	beq.n	800364a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d109      	bne.n	8003618 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003604:	f001 fb56 	bl	8004cb4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	4618      	mov	r0, r3
 800360e:	f001 f81f 	bl	8004650 <xTaskPriorityInherit>
 8003612:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003614:	f001 fb7e 	bl	8004d14 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800361a:	3324      	adds	r3, #36	; 0x24
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	4611      	mov	r1, r2
 8003620:	4618      	mov	r0, r3
 8003622:	f000 fe13 	bl	800424c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003626:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003628:	f000 f962 	bl	80038f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800362c:	f000 fc36 	bl	8003e9c <xTaskResumeAll>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	f47f af68 	bne.w	8003508 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003638:	4b18      	ldr	r3, [pc, #96]	; (800369c <xQueueSemaphoreTake+0x214>)
 800363a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	f3bf 8f4f 	dsb	sy
 8003644:	f3bf 8f6f 	isb	sy
 8003648:	e75e      	b.n	8003508 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800364a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800364c:	f000 f950 	bl	80038f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003650:	f000 fc24 	bl	8003e9c <xTaskResumeAll>
 8003654:	e758      	b.n	8003508 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003656:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003658:	f000 f94a 	bl	80038f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800365c:	f000 fc1e 	bl	8003e9c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003660:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003662:	f000 f997 	bl	8003994 <prvIsQueueEmpty>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	f43f af4d 	beq.w	8003508 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800366e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00d      	beq.n	8003690 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003674:	f001 fb1e 	bl	8004cb4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003678:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800367a:	f000 f891 	bl	80037a0 <prvGetDisinheritPriorityAfterTimeout>
 800367e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003686:	4618      	mov	r0, r3
 8003688:	f001 f8de 	bl	8004848 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800368c:	f001 fb42 	bl	8004d14 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003690:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003692:	4618      	mov	r0, r3
 8003694:	3738      	adds	r7, #56	; 0x38
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	e000ed04 	.word	0xe000ed04

080036a0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b08e      	sub	sp, #56	; 0x38
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80036b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10a      	bne.n	80036cc <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80036b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ba:	f383 8811 	msr	BASEPRI, r3
 80036be:	f3bf 8f6f 	isb	sy
 80036c2:	f3bf 8f4f 	dsb	sy
 80036c6:	623b      	str	r3, [r7, #32]
}
 80036c8:	bf00      	nop
 80036ca:	e7fe      	b.n	80036ca <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d103      	bne.n	80036da <xQueueReceiveFromISR+0x3a>
 80036d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <xQueueReceiveFromISR+0x3e>
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <xQueueReceiveFromISR+0x40>
 80036de:	2300      	movs	r3, #0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10a      	bne.n	80036fa <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80036e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e8:	f383 8811 	msr	BASEPRI, r3
 80036ec:	f3bf 8f6f 	isb	sy
 80036f0:	f3bf 8f4f 	dsb	sy
 80036f4:	61fb      	str	r3, [r7, #28]
}
 80036f6:	bf00      	nop
 80036f8:	e7fe      	b.n	80036f8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80036fa:	f001 fbbd 	bl	8004e78 <vPortValidateInterruptPriority>
	__asm volatile
 80036fe:	f3ef 8211 	mrs	r2, BASEPRI
 8003702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003706:	f383 8811 	msr	BASEPRI, r3
 800370a:	f3bf 8f6f 	isb	sy
 800370e:	f3bf 8f4f 	dsb	sy
 8003712:	61ba      	str	r2, [r7, #24]
 8003714:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8003716:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003718:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800371a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003722:	2b00      	cmp	r3, #0
 8003724:	d02f      	beq.n	8003786 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8003726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003728:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800372c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003734:	f000 f8b6 	bl	80038a4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800373a:	1e5a      	subs	r2, r3, #1
 800373c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003740:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003744:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003748:	d112      	bne.n	8003770 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800374a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d016      	beq.n	8003780 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003754:	3310      	adds	r3, #16
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fd9c 	bl	8004294 <xTaskRemoveFromEventList>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00e      	beq.n	8003780 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00b      	beq.n	8003780 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	e007      	b.n	8003780 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003770:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003774:	3301      	adds	r3, #1
 8003776:	b2db      	uxtb	r3, r3
 8003778:	b25a      	sxtb	r2, r3
 800377a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003780:	2301      	movs	r3, #1
 8003782:	637b      	str	r3, [r7, #52]	; 0x34
 8003784:	e001      	b.n	800378a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8003786:	2300      	movs	r3, #0
 8003788:	637b      	str	r3, [r7, #52]	; 0x34
 800378a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800378c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f383 8811 	msr	BASEPRI, r3
}
 8003794:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003798:	4618      	mov	r0, r3
 800379a:	3738      	adds	r7, #56	; 0x38
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f1c3 0307 	rsb	r3, r3, #7
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	e001      	b.n	80037c2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80037be:	2300      	movs	r3, #0
 80037c0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80037c2:	68fb      	ldr	r3, [r7, #12]
	}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b086      	sub	sp, #24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037dc:	2300      	movs	r3, #0
 80037de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10d      	bne.n	800380a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d14d      	bne.n	8003892 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 ff9e 	bl	800473c <xTaskPriorityDisinherit>
 8003800:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	e043      	b.n	8003892 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d119      	bne.n	8003844 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6858      	ldr	r0, [r3, #4]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	461a      	mov	r2, r3
 800381a:	68b9      	ldr	r1, [r7, #8]
 800381c:	f001 ff47 	bl	80056ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003828:	441a      	add	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	429a      	cmp	r2, r3
 8003838:	d32b      	bcc.n	8003892 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	e026      	b.n	8003892 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	68d8      	ldr	r0, [r3, #12]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	461a      	mov	r2, r3
 800384e:	68b9      	ldr	r1, [r7, #8]
 8003850:	f001 ff2d 	bl	80056ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	68da      	ldr	r2, [r3, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	425b      	negs	r3, r3
 800385e:	441a      	add	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	68da      	ldr	r2, [r3, #12]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	429a      	cmp	r2, r3
 800386e:	d207      	bcs.n	8003880 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	689a      	ldr	r2, [r3, #8]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003878:	425b      	negs	r3, r3
 800387a:	441a      	add	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d105      	bne.n	8003892 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d002      	beq.n	8003892 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	3b01      	subs	r3, #1
 8003890:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	1c5a      	adds	r2, r3, #1
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800389a:	697b      	ldr	r3, [r7, #20]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d018      	beq.n	80038e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68da      	ldr	r2, [r3, #12]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038be:	441a      	add	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d303      	bcc.n	80038d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	68d9      	ldr	r1, [r3, #12]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e0:	461a      	mov	r2, r3
 80038e2:	6838      	ldr	r0, [r7, #0]
 80038e4:	f001 fee3 	bl	80056ae <memcpy>
	}
}
 80038e8:	bf00      	nop
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80038f8:	f001 f9dc 	bl	8004cb4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003902:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003904:	e011      	b.n	800392a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390a:	2b00      	cmp	r3, #0
 800390c:	d012      	beq.n	8003934 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	3324      	adds	r3, #36	; 0x24
 8003912:	4618      	mov	r0, r3
 8003914:	f000 fcbe 	bl	8004294 <xTaskRemoveFromEventList>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800391e:	f000 fd93 	bl	8004448 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003922:	7bfb      	ldrb	r3, [r7, #15]
 8003924:	3b01      	subs	r3, #1
 8003926:	b2db      	uxtb	r3, r3
 8003928:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800392a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800392e:	2b00      	cmp	r3, #0
 8003930:	dce9      	bgt.n	8003906 <prvUnlockQueue+0x16>
 8003932:	e000      	b.n	8003936 <prvUnlockQueue+0x46>
					break;
 8003934:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	22ff      	movs	r2, #255	; 0xff
 800393a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800393e:	f001 f9e9 	bl	8004d14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003942:	f001 f9b7 	bl	8004cb4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800394c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800394e:	e011      	b.n	8003974 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d012      	beq.n	800397e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3310      	adds	r3, #16
 800395c:	4618      	mov	r0, r3
 800395e:	f000 fc99 	bl	8004294 <xTaskRemoveFromEventList>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003968:	f000 fd6e 	bl	8004448 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800396c:	7bbb      	ldrb	r3, [r7, #14]
 800396e:	3b01      	subs	r3, #1
 8003970:	b2db      	uxtb	r3, r3
 8003972:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003974:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003978:	2b00      	cmp	r3, #0
 800397a:	dce9      	bgt.n	8003950 <prvUnlockQueue+0x60>
 800397c:	e000      	b.n	8003980 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800397e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	22ff      	movs	r2, #255	; 0xff
 8003984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003988:	f001 f9c4 	bl	8004d14 <vPortExitCritical>
}
 800398c:	bf00      	nop
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800399c:	f001 f98a 	bl	8004cb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d102      	bne.n	80039ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80039a8:	2301      	movs	r3, #1
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	e001      	b.n	80039b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039b2:	f001 f9af 	bl	8004d14 <vPortExitCritical>

	return xReturn;
 80039b6:	68fb      	ldr	r3, [r7, #12]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039c8:	f001 f974 	bl	8004cb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d102      	bne.n	80039de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039d8:	2301      	movs	r3, #1
 80039da:	60fb      	str	r3, [r7, #12]
 80039dc:	e001      	b.n	80039e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039e2:	f001 f997 	bl	8004d14 <vPortExitCritical>

	return xReturn;
 80039e6:	68fb      	ldr	r3, [r7, #12]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b08e      	sub	sp, #56	; 0x38
 80039f4:	af04      	add	r7, sp, #16
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
 80039fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80039fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10a      	bne.n	8003a1a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a08:	f383 8811 	msr	BASEPRI, r3
 8003a0c:	f3bf 8f6f 	isb	sy
 8003a10:	f3bf 8f4f 	dsb	sy
 8003a14:	623b      	str	r3, [r7, #32]
}
 8003a16:	bf00      	nop
 8003a18:	e7fe      	b.n	8003a18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d10a      	bne.n	8003a36 <xTaskCreateStatic+0x46>
	__asm volatile
 8003a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a24:	f383 8811 	msr	BASEPRI, r3
 8003a28:	f3bf 8f6f 	isb	sy
 8003a2c:	f3bf 8f4f 	dsb	sy
 8003a30:	61fb      	str	r3, [r7, #28]
}
 8003a32:	bf00      	nop
 8003a34:	e7fe      	b.n	8003a34 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003a36:	23a0      	movs	r3, #160	; 0xa0
 8003a38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	2ba0      	cmp	r3, #160	; 0xa0
 8003a3e:	d00a      	beq.n	8003a56 <xTaskCreateStatic+0x66>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	61bb      	str	r3, [r7, #24]
}
 8003a52:	bf00      	nop
 8003a54:	e7fe      	b.n	8003a54 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003a56:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d01e      	beq.n	8003a9c <xTaskCreateStatic+0xac>
 8003a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d01b      	beq.n	8003a9c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a66:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a6c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a70:	2202      	movs	r2, #2
 8003a72:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003a76:	2300      	movs	r3, #0
 8003a78:	9303      	str	r3, [sp, #12]
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7c:	9302      	str	r3, [sp, #8]
 8003a7e:	f107 0314 	add.w	r3, r7, #20
 8003a82:	9301      	str	r3, [sp, #4]
 8003a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	68b9      	ldr	r1, [r7, #8]
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 f850 	bl	8003b34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003a96:	f000 f8eb 	bl	8003c70 <prvAddNewTaskToReadyList>
 8003a9a:	e001      	b.n	8003aa0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003aa0:	697b      	ldr	r3, [r7, #20]
	}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3728      	adds	r7, #40	; 0x28
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b08c      	sub	sp, #48	; 0x30
 8003aae:	af04      	add	r7, sp, #16
 8003ab0:	60f8      	str	r0, [r7, #12]
 8003ab2:	60b9      	str	r1, [r7, #8]
 8003ab4:	603b      	str	r3, [r7, #0]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f001 fa1a 	bl	8004ef8 <pvPortMalloc>
 8003ac4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00e      	beq.n	8003aea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003acc:	20a0      	movs	r0, #160	; 0xa0
 8003ace:	f001 fa13 	bl	8004ef8 <pvPortMalloc>
 8003ad2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	631a      	str	r2, [r3, #48]	; 0x30
 8003ae0:	e005      	b.n	8003aee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003ae2:	6978      	ldr	r0, [r7, #20]
 8003ae4:	f001 fad4 	bl	8005090 <vPortFree>
 8003ae8:	e001      	b.n	8003aee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d017      	beq.n	8003b24 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003afc:	88fa      	ldrh	r2, [r7, #6]
 8003afe:	2300      	movs	r3, #0
 8003b00:	9303      	str	r3, [sp, #12]
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	9302      	str	r3, [sp, #8]
 8003b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b08:	9301      	str	r3, [sp, #4]
 8003b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	68b9      	ldr	r1, [r7, #8]
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f80e 	bl	8003b34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b18:	69f8      	ldr	r0, [r7, #28]
 8003b1a:	f000 f8a9 	bl	8003c70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	61bb      	str	r3, [r7, #24]
 8003b22:	e002      	b.n	8003b2a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003b2a:	69bb      	ldr	r3, [r7, #24]
	}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3720      	adds	r7, #32
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
 8003b40:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	f023 0307 	bic.w	r3, r3, #7
 8003b5a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00a      	beq.n	8003b7c <prvInitialiseNewTask+0x48>
	__asm volatile
 8003b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b6a:	f383 8811 	msr	BASEPRI, r3
 8003b6e:	f3bf 8f6f 	isb	sy
 8003b72:	f3bf 8f4f 	dsb	sy
 8003b76:	617b      	str	r3, [r7, #20]
}
 8003b78:	bf00      	nop
 8003b7a:	e7fe      	b.n	8003b7a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d01f      	beq.n	8003bc2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b82:	2300      	movs	r3, #0
 8003b84:	61fb      	str	r3, [r7, #28]
 8003b86:	e012      	b.n	8003bae <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003b88:	68ba      	ldr	r2, [r7, #8]
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	7819      	ldrb	r1, [r3, #0]
 8003b90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	4413      	add	r3, r2
 8003b96:	3334      	adds	r3, #52	; 0x34
 8003b98:	460a      	mov	r2, r1
 8003b9a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d006      	beq.n	8003bb6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	3301      	adds	r3, #1
 8003bac:	61fb      	str	r3, [r7, #28]
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	2b0f      	cmp	r3, #15
 8003bb2:	d9e9      	bls.n	8003b88 <prvInitialiseNewTask+0x54>
 8003bb4:	e000      	b.n	8003bb8 <prvInitialiseNewTask+0x84>
			{
				break;
 8003bb6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bc0:	e003      	b.n	8003bca <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bcc:	2b06      	cmp	r3, #6
 8003bce:	d901      	bls.n	8003bd4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003bd0:	2306      	movs	r3, #6
 8003bd2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bd8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bde:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be2:	2200      	movs	r2, #0
 8003be4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be8:	3304      	adds	r3, #4
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7ff f8a6 	bl	8002d3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf2:	3318      	adds	r3, #24
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff f8a1 	bl	8002d3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bfe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c02:	f1c3 0207 	rsb	r2, r3, #7
 8003c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c08:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c0e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c12:	2200      	movs	r2, #0
 8003c14:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c22:	334c      	adds	r3, #76	; 0x4c
 8003c24:	224c      	movs	r2, #76	; 0x4c
 8003c26:	2100      	movs	r1, #0
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f001 fc6e 	bl	800550a <memset>
 8003c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c30:	4a0c      	ldr	r2, [pc, #48]	; (8003c64 <prvInitialiseNewTask+0x130>)
 8003c32:	651a      	str	r2, [r3, #80]	; 0x50
 8003c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c36:	4a0c      	ldr	r2, [pc, #48]	; (8003c68 <prvInitialiseNewTask+0x134>)
 8003c38:	655a      	str	r2, [r3, #84]	; 0x54
 8003c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c3c:	4a0b      	ldr	r2, [pc, #44]	; (8003c6c <prvInitialiseNewTask+0x138>)
 8003c3e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	68f9      	ldr	r1, [r7, #12]
 8003c44:	69b8      	ldr	r0, [r7, #24]
 8003c46:	f000 ff07 	bl	8004a58 <pxPortInitialiseStack>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c4e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d002      	beq.n	8003c5c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c5a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c5c:	bf00      	nop
 8003c5e:	3720      	adds	r7, #32
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20004128 	.word	0x20004128
 8003c68:	20004190 	.word	0x20004190
 8003c6c:	200041f8 	.word	0x200041f8

08003c70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003c78:	f001 f81c 	bl	8004cb4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003c7c:	4b2a      	ldr	r3, [pc, #168]	; (8003d28 <prvAddNewTaskToReadyList+0xb8>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3301      	adds	r3, #1
 8003c82:	4a29      	ldr	r2, [pc, #164]	; (8003d28 <prvAddNewTaskToReadyList+0xb8>)
 8003c84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003c86:	4b29      	ldr	r3, [pc, #164]	; (8003d2c <prvAddNewTaskToReadyList+0xbc>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d109      	bne.n	8003ca2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003c8e:	4a27      	ldr	r2, [pc, #156]	; (8003d2c <prvAddNewTaskToReadyList+0xbc>)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003c94:	4b24      	ldr	r3, [pc, #144]	; (8003d28 <prvAddNewTaskToReadyList+0xb8>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d110      	bne.n	8003cbe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003c9c:	f000 fbf8 	bl	8004490 <prvInitialiseTaskLists>
 8003ca0:	e00d      	b.n	8003cbe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003ca2:	4b23      	ldr	r3, [pc, #140]	; (8003d30 <prvAddNewTaskToReadyList+0xc0>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d109      	bne.n	8003cbe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003caa:	4b20      	ldr	r3, [pc, #128]	; (8003d2c <prvAddNewTaskToReadyList+0xbc>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d802      	bhi.n	8003cbe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003cb8:	4a1c      	ldr	r2, [pc, #112]	; (8003d2c <prvAddNewTaskToReadyList+0xbc>)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003cbe:	4b1d      	ldr	r3, [pc, #116]	; (8003d34 <prvAddNewTaskToReadyList+0xc4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	4a1b      	ldr	r2, [pc, #108]	; (8003d34 <prvAddNewTaskToReadyList+0xc4>)
 8003cc6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	2201      	movs	r2, #1
 8003cce:	409a      	lsls	r2, r3
 8003cd0:	4b19      	ldr	r3, [pc, #100]	; (8003d38 <prvAddNewTaskToReadyList+0xc8>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	4a18      	ldr	r2, [pc, #96]	; (8003d38 <prvAddNewTaskToReadyList+0xc8>)
 8003cd8:	6013      	str	r3, [r2, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cde:	4613      	mov	r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	4413      	add	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4a15      	ldr	r2, [pc, #84]	; (8003d3c <prvAddNewTaskToReadyList+0xcc>)
 8003ce8:	441a      	add	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	3304      	adds	r3, #4
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	f7ff f830 	bl	8002d56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003cf6:	f001 f80d 	bl	8004d14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003cfa:	4b0d      	ldr	r3, [pc, #52]	; (8003d30 <prvAddNewTaskToReadyList+0xc0>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00e      	beq.n	8003d20 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d02:	4b0a      	ldr	r3, [pc, #40]	; (8003d2c <prvAddNewTaskToReadyList+0xbc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d207      	bcs.n	8003d20 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003d10:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <prvAddNewTaskToReadyList+0xd0>)
 8003d12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	f3bf 8f4f 	dsb	sy
 8003d1c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d20:	bf00      	nop
 8003d22:	3708      	adds	r7, #8
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	200004d4 	.word	0x200004d4
 8003d2c:	200003d4 	.word	0x200003d4
 8003d30:	200004e0 	.word	0x200004e0
 8003d34:	200004f0 	.word	0x200004f0
 8003d38:	200004dc 	.word	0x200004dc
 8003d3c:	200003d8 	.word	0x200003d8
 8003d40:	e000ed04 	.word	0xe000ed04

08003d44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d017      	beq.n	8003d86 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003d56:	4b13      	ldr	r3, [pc, #76]	; (8003da4 <vTaskDelay+0x60>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00a      	beq.n	8003d74 <vTaskDelay+0x30>
	__asm volatile
 8003d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d62:	f383 8811 	msr	BASEPRI, r3
 8003d66:	f3bf 8f6f 	isb	sy
 8003d6a:	f3bf 8f4f 	dsb	sy
 8003d6e:	60bb      	str	r3, [r7, #8]
}
 8003d70:	bf00      	nop
 8003d72:	e7fe      	b.n	8003d72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003d74:	f000 f884 	bl	8003e80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003d78:	2100      	movs	r1, #0
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 fe06 	bl	800498c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003d80:	f000 f88c 	bl	8003e9c <xTaskResumeAll>
 8003d84:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d107      	bne.n	8003d9c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003d8c:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <vTaskDelay+0x64>)
 8003d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	f3bf 8f4f 	dsb	sy
 8003d98:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003d9c:	bf00      	nop
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	200004fc 	.word	0x200004fc
 8003da8:	e000ed04 	.word	0xe000ed04

08003dac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08a      	sub	sp, #40	; 0x28
 8003db0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003db2:	2300      	movs	r3, #0
 8003db4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003dba:	463a      	mov	r2, r7
 8003dbc:	1d39      	adds	r1, r7, #4
 8003dbe:	f107 0308 	add.w	r3, r7, #8
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fc fbda 	bl	800057c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003dc8:	6839      	ldr	r1, [r7, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	9202      	str	r2, [sp, #8]
 8003dd0:	9301      	str	r3, [sp, #4]
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	460a      	mov	r2, r1
 8003dda:	4921      	ldr	r1, [pc, #132]	; (8003e60 <vTaskStartScheduler+0xb4>)
 8003ddc:	4821      	ldr	r0, [pc, #132]	; (8003e64 <vTaskStartScheduler+0xb8>)
 8003dde:	f7ff fe07 	bl	80039f0 <xTaskCreateStatic>
 8003de2:	4603      	mov	r3, r0
 8003de4:	4a20      	ldr	r2, [pc, #128]	; (8003e68 <vTaskStartScheduler+0xbc>)
 8003de6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003de8:	4b1f      	ldr	r3, [pc, #124]	; (8003e68 <vTaskStartScheduler+0xbc>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d002      	beq.n	8003df6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003df0:	2301      	movs	r3, #1
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	e001      	b.n	8003dfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d11b      	bne.n	8003e38 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e04:	f383 8811 	msr	BASEPRI, r3
 8003e08:	f3bf 8f6f 	isb	sy
 8003e0c:	f3bf 8f4f 	dsb	sy
 8003e10:	613b      	str	r3, [r7, #16]
}
 8003e12:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003e14:	4b15      	ldr	r3, [pc, #84]	; (8003e6c <vTaskStartScheduler+0xc0>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	334c      	adds	r3, #76	; 0x4c
 8003e1a:	4a15      	ldr	r2, [pc, #84]	; (8003e70 <vTaskStartScheduler+0xc4>)
 8003e1c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003e1e:	4b15      	ldr	r3, [pc, #84]	; (8003e74 <vTaskStartScheduler+0xc8>)
 8003e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003e26:	4b14      	ldr	r3, [pc, #80]	; (8003e78 <vTaskStartScheduler+0xcc>)
 8003e28:	2201      	movs	r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003e2c:	4b13      	ldr	r3, [pc, #76]	; (8003e7c <vTaskStartScheduler+0xd0>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003e32:	f000 fe9d 	bl	8004b70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003e36:	e00e      	b.n	8003e56 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e3e:	d10a      	bne.n	8003e56 <vTaskStartScheduler+0xaa>
	__asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	60fb      	str	r3, [r7, #12]
}
 8003e52:	bf00      	nop
 8003e54:	e7fe      	b.n	8003e54 <vTaskStartScheduler+0xa8>
}
 8003e56:	bf00      	nop
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	08006320 	.word	0x08006320
 8003e64:	08004461 	.word	0x08004461
 8003e68:	200004f8 	.word	0x200004f8
 8003e6c:	200003d4 	.word	0x200003d4
 8003e70:	20000068 	.word	0x20000068
 8003e74:	200004f4 	.word	0x200004f4
 8003e78:	200004e0 	.word	0x200004e0
 8003e7c:	200004d8 	.word	0x200004d8

08003e80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003e84:	4b04      	ldr	r3, [pc, #16]	; (8003e98 <vTaskSuspendAll+0x18>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	4a03      	ldr	r2, [pc, #12]	; (8003e98 <vTaskSuspendAll+0x18>)
 8003e8c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003e8e:	bf00      	nop
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	200004fc 	.word	0x200004fc

08003e9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003eaa:	4b41      	ldr	r3, [pc, #260]	; (8003fb0 <xTaskResumeAll+0x114>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10a      	bne.n	8003ec8 <xTaskResumeAll+0x2c>
	__asm volatile
 8003eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb6:	f383 8811 	msr	BASEPRI, r3
 8003eba:	f3bf 8f6f 	isb	sy
 8003ebe:	f3bf 8f4f 	dsb	sy
 8003ec2:	603b      	str	r3, [r7, #0]
}
 8003ec4:	bf00      	nop
 8003ec6:	e7fe      	b.n	8003ec6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ec8:	f000 fef4 	bl	8004cb4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003ecc:	4b38      	ldr	r3, [pc, #224]	; (8003fb0 <xTaskResumeAll+0x114>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	4a37      	ldr	r2, [pc, #220]	; (8003fb0 <xTaskResumeAll+0x114>)
 8003ed4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ed6:	4b36      	ldr	r3, [pc, #216]	; (8003fb0 <xTaskResumeAll+0x114>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d161      	bne.n	8003fa2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ede:	4b35      	ldr	r3, [pc, #212]	; (8003fb4 <xTaskResumeAll+0x118>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d05d      	beq.n	8003fa2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ee6:	e02e      	b.n	8003f46 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ee8:	4b33      	ldr	r3, [pc, #204]	; (8003fb8 <xTaskResumeAll+0x11c>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	3318      	adds	r3, #24
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7fe ff8b 	bl	8002e10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	3304      	adds	r3, #4
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7fe ff86 	bl	8002e10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f08:	2201      	movs	r2, #1
 8003f0a:	409a      	lsls	r2, r3
 8003f0c:	4b2b      	ldr	r3, [pc, #172]	; (8003fbc <xTaskResumeAll+0x120>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	4a2a      	ldr	r2, [pc, #168]	; (8003fbc <xTaskResumeAll+0x120>)
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	4a27      	ldr	r2, [pc, #156]	; (8003fc0 <xTaskResumeAll+0x124>)
 8003f24:	441a      	add	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	f7fe ff12 	bl	8002d56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f36:	4b23      	ldr	r3, [pc, #140]	; (8003fc4 <xTaskResumeAll+0x128>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d302      	bcc.n	8003f46 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003f40:	4b21      	ldr	r3, [pc, #132]	; (8003fc8 <xTaskResumeAll+0x12c>)
 8003f42:	2201      	movs	r2, #1
 8003f44:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f46:	4b1c      	ldr	r3, [pc, #112]	; (8003fb8 <xTaskResumeAll+0x11c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1cc      	bne.n	8003ee8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003f54:	f000 fb3e 	bl	80045d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003f58:	4b1c      	ldr	r3, [pc, #112]	; (8003fcc <xTaskResumeAll+0x130>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d010      	beq.n	8003f86 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003f64:	f000 f858 	bl	8004018 <xTaskIncrementTick>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003f6e:	4b16      	ldr	r3, [pc, #88]	; (8003fc8 <xTaskResumeAll+0x12c>)
 8003f70:	2201      	movs	r2, #1
 8003f72:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	3b01      	subs	r3, #1
 8003f78:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1f1      	bne.n	8003f64 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003f80:	4b12      	ldr	r3, [pc, #72]	; (8003fcc <xTaskResumeAll+0x130>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003f86:	4b10      	ldr	r3, [pc, #64]	; (8003fc8 <xTaskResumeAll+0x12c>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003f92:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <xTaskResumeAll+0x134>)
 8003f94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f98:	601a      	str	r2, [r3, #0]
 8003f9a:	f3bf 8f4f 	dsb	sy
 8003f9e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003fa2:	f000 feb7 	bl	8004d14 <vPortExitCritical>

	return xAlreadyYielded;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	200004fc 	.word	0x200004fc
 8003fb4:	200004d4 	.word	0x200004d4
 8003fb8:	20000494 	.word	0x20000494
 8003fbc:	200004dc 	.word	0x200004dc
 8003fc0:	200003d8 	.word	0x200003d8
 8003fc4:	200003d4 	.word	0x200003d4
 8003fc8:	200004e8 	.word	0x200004e8
 8003fcc:	200004e4 	.word	0x200004e4
 8003fd0:	e000ed04 	.word	0xe000ed04

08003fd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003fda:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <xTaskGetTickCount+0x1c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003fe0:	687b      	ldr	r3, [r7, #4]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	200004d8 	.word	0x200004d8

08003ff4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ffa:	f000 ff3d 	bl	8004e78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003ffe:	2300      	movs	r3, #0
 8004000:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8004002:	4b04      	ldr	r3, [pc, #16]	; (8004014 <xTaskGetTickCountFromISR+0x20>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004008:	683b      	ldr	r3, [r7, #0]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	200004d8 	.word	0x200004d8

08004018 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800401e:	2300      	movs	r3, #0
 8004020:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004022:	4b4e      	ldr	r3, [pc, #312]	; (800415c <xTaskIncrementTick+0x144>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	f040 808e 	bne.w	8004148 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800402c:	4b4c      	ldr	r3, [pc, #304]	; (8004160 <xTaskIncrementTick+0x148>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3301      	adds	r3, #1
 8004032:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004034:	4a4a      	ldr	r2, [pc, #296]	; (8004160 <xTaskIncrementTick+0x148>)
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d120      	bne.n	8004082 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004040:	4b48      	ldr	r3, [pc, #288]	; (8004164 <xTaskIncrementTick+0x14c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <xTaskIncrementTick+0x48>
	__asm volatile
 800404a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404e:	f383 8811 	msr	BASEPRI, r3
 8004052:	f3bf 8f6f 	isb	sy
 8004056:	f3bf 8f4f 	dsb	sy
 800405a:	603b      	str	r3, [r7, #0]
}
 800405c:	bf00      	nop
 800405e:	e7fe      	b.n	800405e <xTaskIncrementTick+0x46>
 8004060:	4b40      	ldr	r3, [pc, #256]	; (8004164 <xTaskIncrementTick+0x14c>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	4b40      	ldr	r3, [pc, #256]	; (8004168 <xTaskIncrementTick+0x150>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a3e      	ldr	r2, [pc, #248]	; (8004164 <xTaskIncrementTick+0x14c>)
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	4a3e      	ldr	r2, [pc, #248]	; (8004168 <xTaskIncrementTick+0x150>)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6013      	str	r3, [r2, #0]
 8004074:	4b3d      	ldr	r3, [pc, #244]	; (800416c <xTaskIncrementTick+0x154>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3301      	adds	r3, #1
 800407a:	4a3c      	ldr	r2, [pc, #240]	; (800416c <xTaskIncrementTick+0x154>)
 800407c:	6013      	str	r3, [r2, #0]
 800407e:	f000 faa9 	bl	80045d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004082:	4b3b      	ldr	r3, [pc, #236]	; (8004170 <xTaskIncrementTick+0x158>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	429a      	cmp	r2, r3
 800408a:	d348      	bcc.n	800411e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800408c:	4b35      	ldr	r3, [pc, #212]	; (8004164 <xTaskIncrementTick+0x14c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d104      	bne.n	80040a0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004096:	4b36      	ldr	r3, [pc, #216]	; (8004170 <xTaskIncrementTick+0x158>)
 8004098:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800409c:	601a      	str	r2, [r3, #0]
					break;
 800409e:	e03e      	b.n	800411e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040a0:	4b30      	ldr	r3, [pc, #192]	; (8004164 <xTaskIncrementTick+0x14c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d203      	bcs.n	80040c0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80040b8:	4a2d      	ldr	r2, [pc, #180]	; (8004170 <xTaskIncrementTick+0x158>)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80040be:	e02e      	b.n	800411e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7fe fea3 	bl	8002e10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d004      	beq.n	80040dc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	3318      	adds	r3, #24
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fe fe9a 	bl	8002e10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e0:	2201      	movs	r2, #1
 80040e2:	409a      	lsls	r2, r3
 80040e4:	4b23      	ldr	r3, [pc, #140]	; (8004174 <xTaskIncrementTick+0x15c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	4a22      	ldr	r2, [pc, #136]	; (8004174 <xTaskIncrementTick+0x15c>)
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f2:	4613      	mov	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4a1f      	ldr	r2, [pc, #124]	; (8004178 <xTaskIncrementTick+0x160>)
 80040fc:	441a      	add	r2, r3
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	3304      	adds	r3, #4
 8004102:	4619      	mov	r1, r3
 8004104:	4610      	mov	r0, r2
 8004106:	f7fe fe26 	bl	8002d56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800410e:	4b1b      	ldr	r3, [pc, #108]	; (800417c <xTaskIncrementTick+0x164>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004114:	429a      	cmp	r2, r3
 8004116:	d3b9      	bcc.n	800408c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004118:	2301      	movs	r3, #1
 800411a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800411c:	e7b6      	b.n	800408c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800411e:	4b17      	ldr	r3, [pc, #92]	; (800417c <xTaskIncrementTick+0x164>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004124:	4914      	ldr	r1, [pc, #80]	; (8004178 <xTaskIncrementTick+0x160>)
 8004126:	4613      	mov	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4413      	add	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d901      	bls.n	800413a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004136:	2301      	movs	r3, #1
 8004138:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800413a:	4b11      	ldr	r3, [pc, #68]	; (8004180 <xTaskIncrementTick+0x168>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d007      	beq.n	8004152 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004142:	2301      	movs	r3, #1
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	e004      	b.n	8004152 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004148:	4b0e      	ldr	r3, [pc, #56]	; (8004184 <xTaskIncrementTick+0x16c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	3301      	adds	r3, #1
 800414e:	4a0d      	ldr	r2, [pc, #52]	; (8004184 <xTaskIncrementTick+0x16c>)
 8004150:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004152:	697b      	ldr	r3, [r7, #20]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3718      	adds	r7, #24
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	200004fc 	.word	0x200004fc
 8004160:	200004d8 	.word	0x200004d8
 8004164:	2000048c 	.word	0x2000048c
 8004168:	20000490 	.word	0x20000490
 800416c:	200004ec 	.word	0x200004ec
 8004170:	200004f4 	.word	0x200004f4
 8004174:	200004dc 	.word	0x200004dc
 8004178:	200003d8 	.word	0x200003d8
 800417c:	200003d4 	.word	0x200003d4
 8004180:	200004e8 	.word	0x200004e8
 8004184:	200004e4 	.word	0x200004e4

08004188 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004188:	b480      	push	{r7}
 800418a:	b087      	sub	sp, #28
 800418c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800418e:	4b29      	ldr	r3, [pc, #164]	; (8004234 <vTaskSwitchContext+0xac>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004196:	4b28      	ldr	r3, [pc, #160]	; (8004238 <vTaskSwitchContext+0xb0>)
 8004198:	2201      	movs	r2, #1
 800419a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800419c:	e044      	b.n	8004228 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800419e:	4b26      	ldr	r3, [pc, #152]	; (8004238 <vTaskSwitchContext+0xb0>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041a4:	4b25      	ldr	r3, [pc, #148]	; (800423c <vTaskSwitchContext+0xb4>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	fab3 f383 	clz	r3, r3
 80041b0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80041b2:	7afb      	ldrb	r3, [r7, #11]
 80041b4:	f1c3 031f 	rsb	r3, r3, #31
 80041b8:	617b      	str	r3, [r7, #20]
 80041ba:	4921      	ldr	r1, [pc, #132]	; (8004240 <vTaskSwitchContext+0xb8>)
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	4613      	mov	r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4413      	add	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	440b      	add	r3, r1
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d10a      	bne.n	80041e4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80041ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d2:	f383 8811 	msr	BASEPRI, r3
 80041d6:	f3bf 8f6f 	isb	sy
 80041da:	f3bf 8f4f 	dsb	sy
 80041de:	607b      	str	r3, [r7, #4]
}
 80041e0:	bf00      	nop
 80041e2:	e7fe      	b.n	80041e2 <vTaskSwitchContext+0x5a>
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	4613      	mov	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4413      	add	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4a14      	ldr	r2, [pc, #80]	; (8004240 <vTaskSwitchContext+0xb8>)
 80041f0:	4413      	add	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	685a      	ldr	r2, [r3, #4]
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	605a      	str	r2, [r3, #4]
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	3308      	adds	r3, #8
 8004206:	429a      	cmp	r2, r3
 8004208:	d104      	bne.n	8004214 <vTaskSwitchContext+0x8c>
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	605a      	str	r2, [r3, #4]
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	4a0a      	ldr	r2, [pc, #40]	; (8004244 <vTaskSwitchContext+0xbc>)
 800421c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800421e:	4b09      	ldr	r3, [pc, #36]	; (8004244 <vTaskSwitchContext+0xbc>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	334c      	adds	r3, #76	; 0x4c
 8004224:	4a08      	ldr	r2, [pc, #32]	; (8004248 <vTaskSwitchContext+0xc0>)
 8004226:	6013      	str	r3, [r2, #0]
}
 8004228:	bf00      	nop
 800422a:	371c      	adds	r7, #28
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr
 8004234:	200004fc 	.word	0x200004fc
 8004238:	200004e8 	.word	0x200004e8
 800423c:	200004dc 	.word	0x200004dc
 8004240:	200003d8 	.word	0x200003d8
 8004244:	200003d4 	.word	0x200003d4
 8004248:	20000068 	.word	0x20000068

0800424c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10a      	bne.n	8004272 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	60fb      	str	r3, [r7, #12]
}
 800426e:	bf00      	nop
 8004270:	e7fe      	b.n	8004270 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004272:	4b07      	ldr	r3, [pc, #28]	; (8004290 <vTaskPlaceOnEventList+0x44>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	3318      	adds	r3, #24
 8004278:	4619      	mov	r1, r3
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7fe fd8f 	bl	8002d9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004280:	2101      	movs	r1, #1
 8004282:	6838      	ldr	r0, [r7, #0]
 8004284:	f000 fb82 	bl	800498c <prvAddCurrentTaskToDelayedList>
}
 8004288:	bf00      	nop
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	200003d4 	.word	0x200003d4

08004294 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10a      	bne.n	80042c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80042aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ae:	f383 8811 	msr	BASEPRI, r3
 80042b2:	f3bf 8f6f 	isb	sy
 80042b6:	f3bf 8f4f 	dsb	sy
 80042ba:	60fb      	str	r3, [r7, #12]
}
 80042bc:	bf00      	nop
 80042be:	e7fe      	b.n	80042be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	3318      	adds	r3, #24
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7fe fda3 	bl	8002e10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042ca:	4b1d      	ldr	r3, [pc, #116]	; (8004340 <xTaskRemoveFromEventList+0xac>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d11c      	bne.n	800430c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	3304      	adds	r3, #4
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fe fd9a 	bl	8002e10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e0:	2201      	movs	r2, #1
 80042e2:	409a      	lsls	r2, r3
 80042e4:	4b17      	ldr	r3, [pc, #92]	; (8004344 <xTaskRemoveFromEventList+0xb0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	4a16      	ldr	r2, [pc, #88]	; (8004344 <xTaskRemoveFromEventList+0xb0>)
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f2:	4613      	mov	r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4413      	add	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4a13      	ldr	r2, [pc, #76]	; (8004348 <xTaskRemoveFromEventList+0xb4>)
 80042fc:	441a      	add	r2, r3
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	3304      	adds	r3, #4
 8004302:	4619      	mov	r1, r3
 8004304:	4610      	mov	r0, r2
 8004306:	f7fe fd26 	bl	8002d56 <vListInsertEnd>
 800430a:	e005      	b.n	8004318 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	3318      	adds	r3, #24
 8004310:	4619      	mov	r1, r3
 8004312:	480e      	ldr	r0, [pc, #56]	; (800434c <xTaskRemoveFromEventList+0xb8>)
 8004314:	f7fe fd1f 	bl	8002d56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800431c:	4b0c      	ldr	r3, [pc, #48]	; (8004350 <xTaskRemoveFromEventList+0xbc>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004322:	429a      	cmp	r2, r3
 8004324:	d905      	bls.n	8004332 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004326:	2301      	movs	r3, #1
 8004328:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800432a:	4b0a      	ldr	r3, [pc, #40]	; (8004354 <xTaskRemoveFromEventList+0xc0>)
 800432c:	2201      	movs	r2, #1
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	e001      	b.n	8004336 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004336:	697b      	ldr	r3, [r7, #20]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	200004fc 	.word	0x200004fc
 8004344:	200004dc 	.word	0x200004dc
 8004348:	200003d8 	.word	0x200003d8
 800434c:	20000494 	.word	0x20000494
 8004350:	200003d4 	.word	0x200003d4
 8004354:	200004e8 	.word	0x200004e8

08004358 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004360:	4b06      	ldr	r3, [pc, #24]	; (800437c <vTaskInternalSetTimeOutState+0x24>)
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004368:	4b05      	ldr	r3, [pc, #20]	; (8004380 <vTaskInternalSetTimeOutState+0x28>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	605a      	str	r2, [r3, #4]
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	200004ec 	.word	0x200004ec
 8004380:	200004d8 	.word	0x200004d8

08004384 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b088      	sub	sp, #32
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10a      	bne.n	80043aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004398:	f383 8811 	msr	BASEPRI, r3
 800439c:	f3bf 8f6f 	isb	sy
 80043a0:	f3bf 8f4f 	dsb	sy
 80043a4:	613b      	str	r3, [r7, #16]
}
 80043a6:	bf00      	nop
 80043a8:	e7fe      	b.n	80043a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10a      	bne.n	80043c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80043b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	60fb      	str	r3, [r7, #12]
}
 80043c2:	bf00      	nop
 80043c4:	e7fe      	b.n	80043c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80043c6:	f000 fc75 	bl	8004cb4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80043ca:	4b1d      	ldr	r3, [pc, #116]	; (8004440 <xTaskCheckForTimeOut+0xbc>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043e2:	d102      	bne.n	80043ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80043e4:	2300      	movs	r3, #0
 80043e6:	61fb      	str	r3, [r7, #28]
 80043e8:	e023      	b.n	8004432 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	4b15      	ldr	r3, [pc, #84]	; (8004444 <xTaskCheckForTimeOut+0xc0>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d007      	beq.n	8004406 <xTaskCheckForTimeOut+0x82>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d302      	bcc.n	8004406 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004400:	2301      	movs	r3, #1
 8004402:	61fb      	str	r3, [r7, #28]
 8004404:	e015      	b.n	8004432 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	697a      	ldr	r2, [r7, #20]
 800440c:	429a      	cmp	r2, r3
 800440e:	d20b      	bcs.n	8004428 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	1ad2      	subs	r2, r2, r3
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7ff ff9b 	bl	8004358 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004422:	2300      	movs	r3, #0
 8004424:	61fb      	str	r3, [r7, #28]
 8004426:	e004      	b.n	8004432 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	2200      	movs	r2, #0
 800442c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800442e:	2301      	movs	r3, #1
 8004430:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004432:	f000 fc6f 	bl	8004d14 <vPortExitCritical>

	return xReturn;
 8004436:	69fb      	ldr	r3, [r7, #28]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3720      	adds	r7, #32
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	200004d8 	.word	0x200004d8
 8004444:	200004ec 	.word	0x200004ec

08004448 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800444c:	4b03      	ldr	r3, [pc, #12]	; (800445c <vTaskMissedYield+0x14>)
 800444e:	2201      	movs	r2, #1
 8004450:	601a      	str	r2, [r3, #0]
}
 8004452:	bf00      	nop
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	200004e8 	.word	0x200004e8

08004460 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004468:	f000 f852 	bl	8004510 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800446c:	4b06      	ldr	r3, [pc, #24]	; (8004488 <prvIdleTask+0x28>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d9f9      	bls.n	8004468 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004474:	4b05      	ldr	r3, [pc, #20]	; (800448c <prvIdleTask+0x2c>)
 8004476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004484:	e7f0      	b.n	8004468 <prvIdleTask+0x8>
 8004486:	bf00      	nop
 8004488:	200003d8 	.word	0x200003d8
 800448c:	e000ed04 	.word	0xe000ed04

08004490 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004496:	2300      	movs	r3, #0
 8004498:	607b      	str	r3, [r7, #4]
 800449a:	e00c      	b.n	80044b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	4613      	mov	r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4413      	add	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4a12      	ldr	r2, [pc, #72]	; (80044f0 <prvInitialiseTaskLists+0x60>)
 80044a8:	4413      	add	r3, r2
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fc26 	bl	8002cfc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3301      	adds	r3, #1
 80044b4:	607b      	str	r3, [r7, #4]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b06      	cmp	r3, #6
 80044ba:	d9ef      	bls.n	800449c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80044bc:	480d      	ldr	r0, [pc, #52]	; (80044f4 <prvInitialiseTaskLists+0x64>)
 80044be:	f7fe fc1d 	bl	8002cfc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80044c2:	480d      	ldr	r0, [pc, #52]	; (80044f8 <prvInitialiseTaskLists+0x68>)
 80044c4:	f7fe fc1a 	bl	8002cfc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80044c8:	480c      	ldr	r0, [pc, #48]	; (80044fc <prvInitialiseTaskLists+0x6c>)
 80044ca:	f7fe fc17 	bl	8002cfc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80044ce:	480c      	ldr	r0, [pc, #48]	; (8004500 <prvInitialiseTaskLists+0x70>)
 80044d0:	f7fe fc14 	bl	8002cfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80044d4:	480b      	ldr	r0, [pc, #44]	; (8004504 <prvInitialiseTaskLists+0x74>)
 80044d6:	f7fe fc11 	bl	8002cfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80044da:	4b0b      	ldr	r3, [pc, #44]	; (8004508 <prvInitialiseTaskLists+0x78>)
 80044dc:	4a05      	ldr	r2, [pc, #20]	; (80044f4 <prvInitialiseTaskLists+0x64>)
 80044de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80044e0:	4b0a      	ldr	r3, [pc, #40]	; (800450c <prvInitialiseTaskLists+0x7c>)
 80044e2:	4a05      	ldr	r2, [pc, #20]	; (80044f8 <prvInitialiseTaskLists+0x68>)
 80044e4:	601a      	str	r2, [r3, #0]
}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	200003d8 	.word	0x200003d8
 80044f4:	20000464 	.word	0x20000464
 80044f8:	20000478 	.word	0x20000478
 80044fc:	20000494 	.word	0x20000494
 8004500:	200004a8 	.word	0x200004a8
 8004504:	200004c0 	.word	0x200004c0
 8004508:	2000048c 	.word	0x2000048c
 800450c:	20000490 	.word	0x20000490

08004510 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004516:	e019      	b.n	800454c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004518:	f000 fbcc 	bl	8004cb4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800451c:	4b10      	ldr	r3, [pc, #64]	; (8004560 <prvCheckTasksWaitingTermination+0x50>)
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	3304      	adds	r3, #4
 8004528:	4618      	mov	r0, r3
 800452a:	f7fe fc71 	bl	8002e10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800452e:	4b0d      	ldr	r3, [pc, #52]	; (8004564 <prvCheckTasksWaitingTermination+0x54>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	3b01      	subs	r3, #1
 8004534:	4a0b      	ldr	r2, [pc, #44]	; (8004564 <prvCheckTasksWaitingTermination+0x54>)
 8004536:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004538:	4b0b      	ldr	r3, [pc, #44]	; (8004568 <prvCheckTasksWaitingTermination+0x58>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	3b01      	subs	r3, #1
 800453e:	4a0a      	ldr	r2, [pc, #40]	; (8004568 <prvCheckTasksWaitingTermination+0x58>)
 8004540:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004542:	f000 fbe7 	bl	8004d14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f810 	bl	800456c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800454c:	4b06      	ldr	r3, [pc, #24]	; (8004568 <prvCheckTasksWaitingTermination+0x58>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1e1      	bne.n	8004518 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004554:	bf00      	nop
 8004556:	bf00      	nop
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	200004a8 	.word	0x200004a8
 8004564:	200004d4 	.word	0x200004d4
 8004568:	200004bc 	.word	0x200004bc

0800456c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	334c      	adds	r3, #76	; 0x4c
 8004578:	4618      	mov	r0, r3
 800457a:	f000 ffdf 	bl	800553c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004584:	2b00      	cmp	r3, #0
 8004586:	d108      	bne.n	800459a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458c:	4618      	mov	r0, r3
 800458e:	f000 fd7f 	bl	8005090 <vPortFree>
				vPortFree( pxTCB );
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fd7c 	bl	8005090 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004598:	e018      	b.n	80045cc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d103      	bne.n	80045ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 fd73 	bl	8005090 <vPortFree>
	}
 80045aa:	e00f      	b.n	80045cc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d00a      	beq.n	80045cc <prvDeleteTCB+0x60>
	__asm volatile
 80045b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ba:	f383 8811 	msr	BASEPRI, r3
 80045be:	f3bf 8f6f 	isb	sy
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	60fb      	str	r3, [r7, #12]
}
 80045c8:	bf00      	nop
 80045ca:	e7fe      	b.n	80045ca <prvDeleteTCB+0x5e>
	}
 80045cc:	bf00      	nop
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <prvResetNextTaskUnblockTime+0x38>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d104      	bne.n	80045ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80045e4:	4b0a      	ldr	r3, [pc, #40]	; (8004610 <prvResetNextTaskUnblockTime+0x3c>)
 80045e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80045ec:	e008      	b.n	8004600 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045ee:	4b07      	ldr	r3, [pc, #28]	; (800460c <prvResetNextTaskUnblockTime+0x38>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	4a04      	ldr	r2, [pc, #16]	; (8004610 <prvResetNextTaskUnblockTime+0x3c>)
 80045fe:	6013      	str	r3, [r2, #0]
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr
 800460c:	2000048c 	.word	0x2000048c
 8004610:	200004f4 	.word	0x200004f4

08004614 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800461a:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <xTaskGetSchedulerState+0x34>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d102      	bne.n	8004628 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004622:	2301      	movs	r3, #1
 8004624:	607b      	str	r3, [r7, #4]
 8004626:	e008      	b.n	800463a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004628:	4b08      	ldr	r3, [pc, #32]	; (800464c <xTaskGetSchedulerState+0x38>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d102      	bne.n	8004636 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004630:	2302      	movs	r3, #2
 8004632:	607b      	str	r3, [r7, #4]
 8004634:	e001      	b.n	800463a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004636:	2300      	movs	r3, #0
 8004638:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800463a:	687b      	ldr	r3, [r7, #4]
	}
 800463c:	4618      	mov	r0, r3
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	200004e0 	.word	0x200004e0
 800464c:	200004fc 	.word	0x200004fc

08004650 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800465c:	2300      	movs	r3, #0
 800465e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d05e      	beq.n	8004724 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800466a:	4b31      	ldr	r3, [pc, #196]	; (8004730 <xTaskPriorityInherit+0xe0>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004670:	429a      	cmp	r2, r3
 8004672:	d24e      	bcs.n	8004712 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	2b00      	cmp	r3, #0
 800467a:	db06      	blt.n	800468a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800467c:	4b2c      	ldr	r3, [pc, #176]	; (8004730 <xTaskPriorityInherit+0xe0>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004682:	f1c3 0207 	rsb	r2, r3, #7
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	6959      	ldr	r1, [r3, #20]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004692:	4613      	mov	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	4413      	add	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4a26      	ldr	r2, [pc, #152]	; (8004734 <xTaskPriorityInherit+0xe4>)
 800469c:	4413      	add	r3, r2
 800469e:	4299      	cmp	r1, r3
 80046a0:	d12f      	bne.n	8004702 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	3304      	adds	r3, #4
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fe fbb2 	bl	8002e10 <uxListRemove>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10a      	bne.n	80046c8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b6:	2201      	movs	r2, #1
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	43da      	mvns	r2, r3
 80046be:	4b1e      	ldr	r3, [pc, #120]	; (8004738 <xTaskPriorityInherit+0xe8>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4013      	ands	r3, r2
 80046c4:	4a1c      	ldr	r2, [pc, #112]	; (8004738 <xTaskPriorityInherit+0xe8>)
 80046c6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80046c8:	4b19      	ldr	r3, [pc, #100]	; (8004730 <xTaskPriorityInherit+0xe0>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d6:	2201      	movs	r2, #1
 80046d8:	409a      	lsls	r2, r3
 80046da:	4b17      	ldr	r3, [pc, #92]	; (8004738 <xTaskPriorityInherit+0xe8>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4313      	orrs	r3, r2
 80046e0:	4a15      	ldr	r2, [pc, #84]	; (8004738 <xTaskPriorityInherit+0xe8>)
 80046e2:	6013      	str	r3, [r2, #0]
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e8:	4613      	mov	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4a10      	ldr	r2, [pc, #64]	; (8004734 <xTaskPriorityInherit+0xe4>)
 80046f2:	441a      	add	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	3304      	adds	r3, #4
 80046f8:	4619      	mov	r1, r3
 80046fa:	4610      	mov	r0, r2
 80046fc:	f7fe fb2b 	bl	8002d56 <vListInsertEnd>
 8004700:	e004      	b.n	800470c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004702:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <xTaskPriorityInherit+0xe0>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800470c:	2301      	movs	r3, #1
 800470e:	60fb      	str	r3, [r7, #12]
 8004710:	e008      	b.n	8004724 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004716:	4b06      	ldr	r3, [pc, #24]	; (8004730 <xTaskPriorityInherit+0xe0>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471c:	429a      	cmp	r2, r3
 800471e:	d201      	bcs.n	8004724 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004720:	2301      	movs	r3, #1
 8004722:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004724:	68fb      	ldr	r3, [r7, #12]
	}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	200003d4 	.word	0x200003d4
 8004734:	200003d8 	.word	0x200003d8
 8004738:	200004dc 	.word	0x200004dc

0800473c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d06e      	beq.n	8004830 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004752:	4b3a      	ldr	r3, [pc, #232]	; (800483c <xTaskPriorityDisinherit+0x100>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	429a      	cmp	r2, r3
 800475a:	d00a      	beq.n	8004772 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800475c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004760:	f383 8811 	msr	BASEPRI, r3
 8004764:	f3bf 8f6f 	isb	sy
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	60fb      	str	r3, [r7, #12]
}
 800476e:	bf00      	nop
 8004770:	e7fe      	b.n	8004770 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10a      	bne.n	8004790 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800477a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477e:	f383 8811 	msr	BASEPRI, r3
 8004782:	f3bf 8f6f 	isb	sy
 8004786:	f3bf 8f4f 	dsb	sy
 800478a:	60bb      	str	r3, [r7, #8]
}
 800478c:	bf00      	nop
 800478e:	e7fe      	b.n	800478e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004794:	1e5a      	subs	r2, r3, #1
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d044      	beq.n	8004830 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d140      	bne.n	8004830 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	3304      	adds	r3, #4
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fe fb2c 	bl	8002e10 <uxListRemove>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d115      	bne.n	80047ea <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c2:	491f      	ldr	r1, [pc, #124]	; (8004840 <xTaskPriorityDisinherit+0x104>)
 80047c4:	4613      	mov	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	4413      	add	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	440b      	add	r3, r1
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10a      	bne.n	80047ea <xTaskPriorityDisinherit+0xae>
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d8:	2201      	movs	r2, #1
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43da      	mvns	r2, r3
 80047e0:	4b18      	ldr	r3, [pc, #96]	; (8004844 <xTaskPriorityDisinherit+0x108>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4013      	ands	r3, r2
 80047e6:	4a17      	ldr	r2, [pc, #92]	; (8004844 <xTaskPriorityDisinherit+0x108>)
 80047e8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f6:	f1c3 0207 	rsb	r2, r3, #7
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004802:	2201      	movs	r2, #1
 8004804:	409a      	lsls	r2, r3
 8004806:	4b0f      	ldr	r3, [pc, #60]	; (8004844 <xTaskPriorityDisinherit+0x108>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4313      	orrs	r3, r2
 800480c:	4a0d      	ldr	r2, [pc, #52]	; (8004844 <xTaskPriorityDisinherit+0x108>)
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004814:	4613      	mov	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	4413      	add	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4a08      	ldr	r2, [pc, #32]	; (8004840 <xTaskPriorityDisinherit+0x104>)
 800481e:	441a      	add	r2, r3
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	3304      	adds	r3, #4
 8004824:	4619      	mov	r1, r3
 8004826:	4610      	mov	r0, r2
 8004828:	f7fe fa95 	bl	8002d56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800482c:	2301      	movs	r3, #1
 800482e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004830:	697b      	ldr	r3, [r7, #20]
	}
 8004832:	4618      	mov	r0, r3
 8004834:	3718      	adds	r7, #24
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	200003d4 	.word	0x200003d4
 8004840:	200003d8 	.word	0x200003d8
 8004844:	200004dc 	.word	0x200004dc

08004848 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004848:	b580      	push	{r7, lr}
 800484a:	b088      	sub	sp, #32
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004856:	2301      	movs	r3, #1
 8004858:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d077      	beq.n	8004950 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10a      	bne.n	800487e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486c:	f383 8811 	msr	BASEPRI, r3
 8004870:	f3bf 8f6f 	isb	sy
 8004874:	f3bf 8f4f 	dsb	sy
 8004878:	60fb      	str	r3, [r7, #12]
}
 800487a:	bf00      	nop
 800487c:	e7fe      	b.n	800487c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d902      	bls.n	800488e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	61fb      	str	r3, [r7, #28]
 800488c:	e002      	b.n	8004894 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004892:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004898:	69fa      	ldr	r2, [r7, #28]
 800489a:	429a      	cmp	r2, r3
 800489c:	d058      	beq.n	8004950 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d153      	bne.n	8004950 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80048a8:	4b2b      	ldr	r3, [pc, #172]	; (8004958 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d10a      	bne.n	80048c8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80048b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b6:	f383 8811 	msr	BASEPRI, r3
 80048ba:	f3bf 8f6f 	isb	sy
 80048be:	f3bf 8f4f 	dsb	sy
 80048c2:	60bb      	str	r3, [r7, #8]
}
 80048c4:	bf00      	nop
 80048c6:	e7fe      	b.n	80048c6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	69fa      	ldr	r2, [r7, #28]
 80048d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	db04      	blt.n	80048e6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	f1c3 0207 	rsb	r2, r3, #7
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	6959      	ldr	r1, [r3, #20]
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4a19      	ldr	r2, [pc, #100]	; (800495c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80048f6:	4413      	add	r3, r2
 80048f8:	4299      	cmp	r1, r3
 80048fa:	d129      	bne.n	8004950 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	3304      	adds	r3, #4
 8004900:	4618      	mov	r0, r3
 8004902:	f7fe fa85 	bl	8002e10 <uxListRemove>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10a      	bne.n	8004922 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004910:	2201      	movs	r2, #1
 8004912:	fa02 f303 	lsl.w	r3, r2, r3
 8004916:	43da      	mvns	r2, r3
 8004918:	4b11      	ldr	r3, [pc, #68]	; (8004960 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4013      	ands	r3, r2
 800491e:	4a10      	ldr	r2, [pc, #64]	; (8004960 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004920:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004926:	2201      	movs	r2, #1
 8004928:	409a      	lsls	r2, r3
 800492a:	4b0d      	ldr	r3, [pc, #52]	; (8004960 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4313      	orrs	r3, r2
 8004930:	4a0b      	ldr	r2, [pc, #44]	; (8004960 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004932:	6013      	str	r3, [r2, #0]
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4a06      	ldr	r2, [pc, #24]	; (800495c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004942:	441a      	add	r2, r3
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	3304      	adds	r3, #4
 8004948:	4619      	mov	r1, r3
 800494a:	4610      	mov	r0, r2
 800494c:	f7fe fa03 	bl	8002d56 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004950:	bf00      	nop
 8004952:	3720      	adds	r7, #32
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	200003d4 	.word	0x200003d4
 800495c:	200003d8 	.word	0x200003d8
 8004960:	200004dc 	.word	0x200004dc

08004964 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004968:	4b07      	ldr	r3, [pc, #28]	; (8004988 <pvTaskIncrementMutexHeldCount+0x24>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d004      	beq.n	800497a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004970:	4b05      	ldr	r3, [pc, #20]	; (8004988 <pvTaskIncrementMutexHeldCount+0x24>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004976:	3201      	adds	r2, #1
 8004978:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800497a:	4b03      	ldr	r3, [pc, #12]	; (8004988 <pvTaskIncrementMutexHeldCount+0x24>)
 800497c:	681b      	ldr	r3, [r3, #0]
	}
 800497e:	4618      	mov	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr
 8004988:	200003d4 	.word	0x200003d4

0800498c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004996:	4b29      	ldr	r3, [pc, #164]	; (8004a3c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800499c:	4b28      	ldr	r3, [pc, #160]	; (8004a40 <prvAddCurrentTaskToDelayedList+0xb4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3304      	adds	r3, #4
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fe fa34 	bl	8002e10 <uxListRemove>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10b      	bne.n	80049c6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80049ae:	4b24      	ldr	r3, [pc, #144]	; (8004a40 <prvAddCurrentTaskToDelayedList+0xb4>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b4:	2201      	movs	r2, #1
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	43da      	mvns	r2, r3
 80049bc:	4b21      	ldr	r3, [pc, #132]	; (8004a44 <prvAddCurrentTaskToDelayedList+0xb8>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4013      	ands	r3, r2
 80049c2:	4a20      	ldr	r2, [pc, #128]	; (8004a44 <prvAddCurrentTaskToDelayedList+0xb8>)
 80049c4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049cc:	d10a      	bne.n	80049e4 <prvAddCurrentTaskToDelayedList+0x58>
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d007      	beq.n	80049e4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049d4:	4b1a      	ldr	r3, [pc, #104]	; (8004a40 <prvAddCurrentTaskToDelayedList+0xb4>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	3304      	adds	r3, #4
 80049da:	4619      	mov	r1, r3
 80049dc:	481a      	ldr	r0, [pc, #104]	; (8004a48 <prvAddCurrentTaskToDelayedList+0xbc>)
 80049de:	f7fe f9ba 	bl	8002d56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80049e2:	e026      	b.n	8004a32 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4413      	add	r3, r2
 80049ea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80049ec:	4b14      	ldr	r3, [pc, #80]	; (8004a40 <prvAddCurrentTaskToDelayedList+0xb4>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d209      	bcs.n	8004a10 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049fc:	4b13      	ldr	r3, [pc, #76]	; (8004a4c <prvAddCurrentTaskToDelayedList+0xc0>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	4b0f      	ldr	r3, [pc, #60]	; (8004a40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3304      	adds	r3, #4
 8004a06:	4619      	mov	r1, r3
 8004a08:	4610      	mov	r0, r2
 8004a0a:	f7fe f9c8 	bl	8002d9e <vListInsert>
}
 8004a0e:	e010      	b.n	8004a32 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a10:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	4b0a      	ldr	r3, [pc, #40]	; (8004a40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	3304      	adds	r3, #4
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	f7fe f9be 	bl	8002d9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004a22:	4b0c      	ldr	r3, [pc, #48]	; (8004a54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d202      	bcs.n	8004a32 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004a2c:	4a09      	ldr	r2, [pc, #36]	; (8004a54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	6013      	str	r3, [r2, #0]
}
 8004a32:	bf00      	nop
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	200004d8 	.word	0x200004d8
 8004a40:	200003d4 	.word	0x200003d4
 8004a44:	200004dc 	.word	0x200004dc
 8004a48:	200004c0 	.word	0x200004c0
 8004a4c:	20000490 	.word	0x20000490
 8004a50:	2000048c 	.word	0x2000048c
 8004a54:	200004f4 	.word	0x200004f4

08004a58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	3b04      	subs	r3, #4
 8004a68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	3b04      	subs	r3, #4
 8004a76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f023 0201 	bic.w	r2, r3, #1
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	3b04      	subs	r3, #4
 8004a86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a88:	4a0c      	ldr	r2, [pc, #48]	; (8004abc <pxPortInitialiseStack+0x64>)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	3b14      	subs	r3, #20
 8004a92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	3b04      	subs	r3, #4
 8004a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f06f 0202 	mvn.w	r2, #2
 8004aa6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3b20      	subs	r3, #32
 8004aac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004aae:	68fb      	ldr	r3, [r7, #12]
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3714      	adds	r7, #20
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	08004ac1 	.word	0x08004ac1

08004ac0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004aca:	4b12      	ldr	r3, [pc, #72]	; (8004b14 <prvTaskExitError+0x54>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ad2:	d00a      	beq.n	8004aea <prvTaskExitError+0x2a>
	__asm volatile
 8004ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad8:	f383 8811 	msr	BASEPRI, r3
 8004adc:	f3bf 8f6f 	isb	sy
 8004ae0:	f3bf 8f4f 	dsb	sy
 8004ae4:	60fb      	str	r3, [r7, #12]
}
 8004ae6:	bf00      	nop
 8004ae8:	e7fe      	b.n	8004ae8 <prvTaskExitError+0x28>
	__asm volatile
 8004aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aee:	f383 8811 	msr	BASEPRI, r3
 8004af2:	f3bf 8f6f 	isb	sy
 8004af6:	f3bf 8f4f 	dsb	sy
 8004afa:	60bb      	str	r3, [r7, #8]
}
 8004afc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004afe:	bf00      	nop
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d0fc      	beq.n	8004b00 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b06:	bf00      	nop
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	2000000c 	.word	0x2000000c
	...

08004b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b20:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <pxCurrentTCBConst2>)
 8004b22:	6819      	ldr	r1, [r3, #0]
 8004b24:	6808      	ldr	r0, [r1, #0]
 8004b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b2a:	f380 8809 	msr	PSP, r0
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f04f 0000 	mov.w	r0, #0
 8004b36:	f380 8811 	msr	BASEPRI, r0
 8004b3a:	4770      	bx	lr
 8004b3c:	f3af 8000 	nop.w

08004b40 <pxCurrentTCBConst2>:
 8004b40:	200003d4 	.word	0x200003d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop

08004b48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004b48:	4808      	ldr	r0, [pc, #32]	; (8004b6c <prvPortStartFirstTask+0x24>)
 8004b4a:	6800      	ldr	r0, [r0, #0]
 8004b4c:	6800      	ldr	r0, [r0, #0]
 8004b4e:	f380 8808 	msr	MSP, r0
 8004b52:	f04f 0000 	mov.w	r0, #0
 8004b56:	f380 8814 	msr	CONTROL, r0
 8004b5a:	b662      	cpsie	i
 8004b5c:	b661      	cpsie	f
 8004b5e:	f3bf 8f4f 	dsb	sy
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	df00      	svc	0
 8004b68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b6a:	bf00      	nop
 8004b6c:	e000ed08 	.word	0xe000ed08

08004b70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b76:	4b46      	ldr	r3, [pc, #280]	; (8004c90 <xPortStartScheduler+0x120>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a46      	ldr	r2, [pc, #280]	; (8004c94 <xPortStartScheduler+0x124>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d10a      	bne.n	8004b96 <xPortStartScheduler+0x26>
	__asm volatile
 8004b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b84:	f383 8811 	msr	BASEPRI, r3
 8004b88:	f3bf 8f6f 	isb	sy
 8004b8c:	f3bf 8f4f 	dsb	sy
 8004b90:	613b      	str	r3, [r7, #16]
}
 8004b92:	bf00      	nop
 8004b94:	e7fe      	b.n	8004b94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b96:	4b3e      	ldr	r3, [pc, #248]	; (8004c90 <xPortStartScheduler+0x120>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a3f      	ldr	r2, [pc, #252]	; (8004c98 <xPortStartScheduler+0x128>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d10a      	bne.n	8004bb6 <xPortStartScheduler+0x46>
	__asm volatile
 8004ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba4:	f383 8811 	msr	BASEPRI, r3
 8004ba8:	f3bf 8f6f 	isb	sy
 8004bac:	f3bf 8f4f 	dsb	sy
 8004bb0:	60fb      	str	r3, [r7, #12]
}
 8004bb2:	bf00      	nop
 8004bb4:	e7fe      	b.n	8004bb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004bb6:	4b39      	ldr	r3, [pc, #228]	; (8004c9c <xPortStartScheduler+0x12c>)
 8004bb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	22ff      	movs	r2, #255	; 0xff
 8004bc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004bd0:	78fb      	ldrb	r3, [r7, #3]
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	4b31      	ldr	r3, [pc, #196]	; (8004ca0 <xPortStartScheduler+0x130>)
 8004bdc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004bde:	4b31      	ldr	r3, [pc, #196]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004be0:	2207      	movs	r2, #7
 8004be2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004be4:	e009      	b.n	8004bfa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004be6:	4b2f      	ldr	r3, [pc, #188]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	3b01      	subs	r3, #1
 8004bec:	4a2d      	ldr	r2, [pc, #180]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004bee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	005b      	lsls	r3, r3, #1
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004bfa:	78fb      	ldrb	r3, [r7, #3]
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c02:	2b80      	cmp	r3, #128	; 0x80
 8004c04:	d0ef      	beq.n	8004be6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c06:	4b27      	ldr	r3, [pc, #156]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f1c3 0307 	rsb	r3, r3, #7
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d00a      	beq.n	8004c28 <xPortStartScheduler+0xb8>
	__asm volatile
 8004c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c16:	f383 8811 	msr	BASEPRI, r3
 8004c1a:	f3bf 8f6f 	isb	sy
 8004c1e:	f3bf 8f4f 	dsb	sy
 8004c22:	60bb      	str	r3, [r7, #8]
}
 8004c24:	bf00      	nop
 8004c26:	e7fe      	b.n	8004c26 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c28:	4b1e      	ldr	r3, [pc, #120]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	021b      	lsls	r3, r3, #8
 8004c2e:	4a1d      	ldr	r2, [pc, #116]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004c30:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c32:	4b1c      	ldr	r3, [pc, #112]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c3a:	4a1a      	ldr	r2, [pc, #104]	; (8004ca4 <xPortStartScheduler+0x134>)
 8004c3c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c46:	4b18      	ldr	r3, [pc, #96]	; (8004ca8 <xPortStartScheduler+0x138>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a17      	ldr	r2, [pc, #92]	; (8004ca8 <xPortStartScheduler+0x138>)
 8004c4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c52:	4b15      	ldr	r3, [pc, #84]	; (8004ca8 <xPortStartScheduler+0x138>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a14      	ldr	r2, [pc, #80]	; (8004ca8 <xPortStartScheduler+0x138>)
 8004c58:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004c5c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c5e:	f000 f8dd 	bl	8004e1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c62:	4b12      	ldr	r3, [pc, #72]	; (8004cac <xPortStartScheduler+0x13c>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c68:	f000 f8fc 	bl	8004e64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c6c:	4b10      	ldr	r3, [pc, #64]	; (8004cb0 <xPortStartScheduler+0x140>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a0f      	ldr	r2, [pc, #60]	; (8004cb0 <xPortStartScheduler+0x140>)
 8004c72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004c76:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c78:	f7ff ff66 	bl	8004b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c7c:	f7ff fa84 	bl	8004188 <vTaskSwitchContext>
	prvTaskExitError();
 8004c80:	f7ff ff1e 	bl	8004ac0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3718      	adds	r7, #24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	e000ed00 	.word	0xe000ed00
 8004c94:	410fc271 	.word	0x410fc271
 8004c98:	410fc270 	.word	0x410fc270
 8004c9c:	e000e400 	.word	0xe000e400
 8004ca0:	20000500 	.word	0x20000500
 8004ca4:	20000504 	.word	0x20000504
 8004ca8:	e000ed20 	.word	0xe000ed20
 8004cac:	2000000c 	.word	0x2000000c
 8004cb0:	e000ef34 	.word	0xe000ef34

08004cb4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
	__asm volatile
 8004cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	607b      	str	r3, [r7, #4]
}
 8004ccc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004cce:	4b0f      	ldr	r3, [pc, #60]	; (8004d0c <vPortEnterCritical+0x58>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	4a0d      	ldr	r2, [pc, #52]	; (8004d0c <vPortEnterCritical+0x58>)
 8004cd6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cd8:	4b0c      	ldr	r3, [pc, #48]	; (8004d0c <vPortEnterCritical+0x58>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d10f      	bne.n	8004d00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ce0:	4b0b      	ldr	r3, [pc, #44]	; (8004d10 <vPortEnterCritical+0x5c>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00a      	beq.n	8004d00 <vPortEnterCritical+0x4c>
	__asm volatile
 8004cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cee:	f383 8811 	msr	BASEPRI, r3
 8004cf2:	f3bf 8f6f 	isb	sy
 8004cf6:	f3bf 8f4f 	dsb	sy
 8004cfa:	603b      	str	r3, [r7, #0]
}
 8004cfc:	bf00      	nop
 8004cfe:	e7fe      	b.n	8004cfe <vPortEnterCritical+0x4a>
	}
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	2000000c 	.word	0x2000000c
 8004d10:	e000ed04 	.word	0xe000ed04

08004d14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d1a:	4b12      	ldr	r3, [pc, #72]	; (8004d64 <vPortExitCritical+0x50>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10a      	bne.n	8004d38 <vPortExitCritical+0x24>
	__asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	607b      	str	r3, [r7, #4]
}
 8004d34:	bf00      	nop
 8004d36:	e7fe      	b.n	8004d36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d38:	4b0a      	ldr	r3, [pc, #40]	; (8004d64 <vPortExitCritical+0x50>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	4a09      	ldr	r2, [pc, #36]	; (8004d64 <vPortExitCritical+0x50>)
 8004d40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d42:	4b08      	ldr	r3, [pc, #32]	; (8004d64 <vPortExitCritical+0x50>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d105      	bne.n	8004d56 <vPortExitCritical+0x42>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	f383 8811 	msr	BASEPRI, r3
}
 8004d54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	2000000c 	.word	0x2000000c
	...

08004d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d70:	f3ef 8009 	mrs	r0, PSP
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	4b15      	ldr	r3, [pc, #84]	; (8004dd0 <pxCurrentTCBConst>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	f01e 0f10 	tst.w	lr, #16
 8004d80:	bf08      	it	eq
 8004d82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8a:	6010      	str	r0, [r2, #0]
 8004d8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d94:	f380 8811 	msr	BASEPRI, r0
 8004d98:	f3bf 8f4f 	dsb	sy
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	f7ff f9f2 	bl	8004188 <vTaskSwitchContext>
 8004da4:	f04f 0000 	mov.w	r0, #0
 8004da8:	f380 8811 	msr	BASEPRI, r0
 8004dac:	bc09      	pop	{r0, r3}
 8004dae:	6819      	ldr	r1, [r3, #0]
 8004db0:	6808      	ldr	r0, [r1, #0]
 8004db2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db6:	f01e 0f10 	tst.w	lr, #16
 8004dba:	bf08      	it	eq
 8004dbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004dc0:	f380 8809 	msr	PSP, r0
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	f3af 8000 	nop.w

08004dd0 <pxCurrentTCBConst>:
 8004dd0:	200003d4 	.word	0x200003d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop

08004dd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de2:	f383 8811 	msr	BASEPRI, r3
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	f3bf 8f4f 	dsb	sy
 8004dee:	607b      	str	r3, [r7, #4]
}
 8004df0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004df2:	f7ff f911 	bl	8004018 <xTaskIncrementTick>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d003      	beq.n	8004e04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dfc:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <SysTick_Handler+0x40>)
 8004dfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	2300      	movs	r3, #0
 8004e06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	f383 8811 	msr	BASEPRI, r3
}
 8004e0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e10:	bf00      	nop
 8004e12:	3708      	adds	r7, #8
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	e000ed04 	.word	0xe000ed04

08004e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e20:	4b0b      	ldr	r3, [pc, #44]	; (8004e50 <vPortSetupTimerInterrupt+0x34>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e26:	4b0b      	ldr	r3, [pc, #44]	; (8004e54 <vPortSetupTimerInterrupt+0x38>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e2c:	4b0a      	ldr	r3, [pc, #40]	; (8004e58 <vPortSetupTimerInterrupt+0x3c>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a0a      	ldr	r2, [pc, #40]	; (8004e5c <vPortSetupTimerInterrupt+0x40>)
 8004e32:	fba2 2303 	umull	r2, r3, r2, r3
 8004e36:	099b      	lsrs	r3, r3, #6
 8004e38:	4a09      	ldr	r2, [pc, #36]	; (8004e60 <vPortSetupTimerInterrupt+0x44>)
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e3e:	4b04      	ldr	r3, [pc, #16]	; (8004e50 <vPortSetupTimerInterrupt+0x34>)
 8004e40:	2207      	movs	r2, #7
 8004e42:	601a      	str	r2, [r3, #0]
}
 8004e44:	bf00      	nop
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	e000e010 	.word	0xe000e010
 8004e54:	e000e018 	.word	0xe000e018
 8004e58:	20000000 	.word	0x20000000
 8004e5c:	10624dd3 	.word	0x10624dd3
 8004e60:	e000e014 	.word	0xe000e014

08004e64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004e74 <vPortEnableVFP+0x10>
 8004e68:	6801      	ldr	r1, [r0, #0]
 8004e6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004e6e:	6001      	str	r1, [r0, #0]
 8004e70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e72:	bf00      	nop
 8004e74:	e000ed88 	.word	0xe000ed88

08004e78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e7e:	f3ef 8305 	mrs	r3, IPSR
 8004e82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b0f      	cmp	r3, #15
 8004e88:	d914      	bls.n	8004eb4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004e8a:	4a17      	ldr	r2, [pc, #92]	; (8004ee8 <vPortValidateInterruptPriority+0x70>)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4413      	add	r3, r2
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004e94:	4b15      	ldr	r3, [pc, #84]	; (8004eec <vPortValidateInterruptPriority+0x74>)
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	7afa      	ldrb	r2, [r7, #11]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d20a      	bcs.n	8004eb4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea2:	f383 8811 	msr	BASEPRI, r3
 8004ea6:	f3bf 8f6f 	isb	sy
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	607b      	str	r3, [r7, #4]
}
 8004eb0:	bf00      	nop
 8004eb2:	e7fe      	b.n	8004eb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004eb4:	4b0e      	ldr	r3, [pc, #56]	; (8004ef0 <vPortValidateInterruptPriority+0x78>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ebc:	4b0d      	ldr	r3, [pc, #52]	; (8004ef4 <vPortValidateInterruptPriority+0x7c>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d90a      	bls.n	8004eda <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec8:	f383 8811 	msr	BASEPRI, r3
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	603b      	str	r3, [r7, #0]
}
 8004ed6:	bf00      	nop
 8004ed8:	e7fe      	b.n	8004ed8 <vPortValidateInterruptPriority+0x60>
	}
 8004eda:	bf00      	nop
 8004edc:	3714      	adds	r7, #20
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	e000e3f0 	.word	0xe000e3f0
 8004eec:	20000500 	.word	0x20000500
 8004ef0:	e000ed0c 	.word	0xe000ed0c
 8004ef4:	20000504 	.word	0x20000504

08004ef8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b08a      	sub	sp, #40	; 0x28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f00:	2300      	movs	r3, #0
 8004f02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f04:	f7fe ffbc 	bl	8003e80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f08:	4b5b      	ldr	r3, [pc, #364]	; (8005078 <pvPortMalloc+0x180>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f10:	f000 f920 	bl	8005154 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f14:	4b59      	ldr	r3, [pc, #356]	; (800507c <pvPortMalloc+0x184>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f040 8093 	bne.w	8005048 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d01d      	beq.n	8004f64 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004f28:	2208      	movs	r2, #8
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d014      	beq.n	8004f64 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f023 0307 	bic.w	r3, r3, #7
 8004f40:	3308      	adds	r3, #8
 8004f42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00a      	beq.n	8004f64 <pvPortMalloc+0x6c>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	617b      	str	r3, [r7, #20]
}
 8004f60:	bf00      	nop
 8004f62:	e7fe      	b.n	8004f62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d06e      	beq.n	8005048 <pvPortMalloc+0x150>
 8004f6a:	4b45      	ldr	r3, [pc, #276]	; (8005080 <pvPortMalloc+0x188>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d869      	bhi.n	8005048 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f74:	4b43      	ldr	r3, [pc, #268]	; (8005084 <pvPortMalloc+0x18c>)
 8004f76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f78:	4b42      	ldr	r3, [pc, #264]	; (8005084 <pvPortMalloc+0x18c>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f7e:	e004      	b.n	8004f8a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d903      	bls.n	8004f9c <pvPortMalloc+0xa4>
 8004f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1f1      	bne.n	8004f80 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f9c:	4b36      	ldr	r3, [pc, #216]	; (8005078 <pvPortMalloc+0x180>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d050      	beq.n	8005048 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2208      	movs	r2, #8
 8004fac:	4413      	add	r3, r2
 8004fae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	1ad2      	subs	r2, r2, r3
 8004fc0:	2308      	movs	r3, #8
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d91f      	bls.n	8005008 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4413      	add	r3, r2
 8004fce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	f003 0307 	and.w	r3, r3, #7
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <pvPortMalloc+0xf8>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	613b      	str	r3, [r7, #16]
}
 8004fec:	bf00      	nop
 8004fee:	e7fe      	b.n	8004fee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff2:	685a      	ldr	r2, [r3, #4]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	1ad2      	subs	r2, r2, r3
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005002:	69b8      	ldr	r0, [r7, #24]
 8005004:	f000 f908 	bl	8005218 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005008:	4b1d      	ldr	r3, [pc, #116]	; (8005080 <pvPortMalloc+0x188>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	4a1b      	ldr	r2, [pc, #108]	; (8005080 <pvPortMalloc+0x188>)
 8005014:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005016:	4b1a      	ldr	r3, [pc, #104]	; (8005080 <pvPortMalloc+0x188>)
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	4b1b      	ldr	r3, [pc, #108]	; (8005088 <pvPortMalloc+0x190>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	429a      	cmp	r2, r3
 8005020:	d203      	bcs.n	800502a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005022:	4b17      	ldr	r3, [pc, #92]	; (8005080 <pvPortMalloc+0x188>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a18      	ldr	r2, [pc, #96]	; (8005088 <pvPortMalloc+0x190>)
 8005028:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800502a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	4b13      	ldr	r3, [pc, #76]	; (800507c <pvPortMalloc+0x184>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	431a      	orrs	r2, r3
 8005034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005036:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503a:	2200      	movs	r2, #0
 800503c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800503e:	4b13      	ldr	r3, [pc, #76]	; (800508c <pvPortMalloc+0x194>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	3301      	adds	r3, #1
 8005044:	4a11      	ldr	r2, [pc, #68]	; (800508c <pvPortMalloc+0x194>)
 8005046:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005048:	f7fe ff28 	bl	8003e9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	f003 0307 	and.w	r3, r3, #7
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00a      	beq.n	800506c <pvPortMalloc+0x174>
	__asm volatile
 8005056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800505a:	f383 8811 	msr	BASEPRI, r3
 800505e:	f3bf 8f6f 	isb	sy
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	60fb      	str	r3, [r7, #12]
}
 8005068:	bf00      	nop
 800506a:	e7fe      	b.n	800506a <pvPortMalloc+0x172>
	return pvReturn;
 800506c:	69fb      	ldr	r3, [r7, #28]
}
 800506e:	4618      	mov	r0, r3
 8005070:	3728      	adds	r7, #40	; 0x28
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	20004110 	.word	0x20004110
 800507c:	20004124 	.word	0x20004124
 8005080:	20004114 	.word	0x20004114
 8005084:	20004108 	.word	0x20004108
 8005088:	20004118 	.word	0x20004118
 800508c:	2000411c 	.word	0x2000411c

08005090 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d04d      	beq.n	800513e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050a2:	2308      	movs	r3, #8
 80050a4:	425b      	negs	r3, r3
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	4413      	add	r3, r2
 80050aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	685a      	ldr	r2, [r3, #4]
 80050b4:	4b24      	ldr	r3, [pc, #144]	; (8005148 <vPortFree+0xb8>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4013      	ands	r3, r2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10a      	bne.n	80050d4 <vPortFree+0x44>
	__asm volatile
 80050be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	60fb      	str	r3, [r7, #12]
}
 80050d0:	bf00      	nop
 80050d2:	e7fe      	b.n	80050d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <vPortFree+0x62>
	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	60bb      	str	r3, [r7, #8]
}
 80050ee:	bf00      	nop
 80050f0:	e7fe      	b.n	80050f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	4b14      	ldr	r3, [pc, #80]	; (8005148 <vPortFree+0xb8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4013      	ands	r3, r2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01e      	beq.n	800513e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d11a      	bne.n	800513e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	4b0e      	ldr	r3, [pc, #56]	; (8005148 <vPortFree+0xb8>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	43db      	mvns	r3, r3
 8005112:	401a      	ands	r2, r3
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005118:	f7fe feb2 	bl	8003e80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	4b0a      	ldr	r3, [pc, #40]	; (800514c <vPortFree+0xbc>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4413      	add	r3, r2
 8005126:	4a09      	ldr	r2, [pc, #36]	; (800514c <vPortFree+0xbc>)
 8005128:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800512a:	6938      	ldr	r0, [r7, #16]
 800512c:	f000 f874 	bl	8005218 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005130:	4b07      	ldr	r3, [pc, #28]	; (8005150 <vPortFree+0xc0>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	3301      	adds	r3, #1
 8005136:	4a06      	ldr	r2, [pc, #24]	; (8005150 <vPortFree+0xc0>)
 8005138:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800513a:	f7fe feaf 	bl	8003e9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800513e:	bf00      	nop
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	20004124 	.word	0x20004124
 800514c:	20004114 	.word	0x20004114
 8005150:	20004120 	.word	0x20004120

08005154 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800515a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800515e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005160:	4b27      	ldr	r3, [pc, #156]	; (8005200 <prvHeapInit+0xac>)
 8005162:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f003 0307 	and.w	r3, r3, #7
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00c      	beq.n	8005188 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	3307      	adds	r3, #7
 8005172:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0307 	bic.w	r3, r3, #7
 800517a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	4a1f      	ldr	r2, [pc, #124]	; (8005200 <prvHeapInit+0xac>)
 8005184:	4413      	add	r3, r2
 8005186:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800518c:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <prvHeapInit+0xb0>)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005192:	4b1c      	ldr	r3, [pc, #112]	; (8005204 <prvHeapInit+0xb0>)
 8005194:	2200      	movs	r2, #0
 8005196:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68ba      	ldr	r2, [r7, #8]
 800519c:	4413      	add	r3, r2
 800519e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051a0:	2208      	movs	r2, #8
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	1a9b      	subs	r3, r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f023 0307 	bic.w	r3, r3, #7
 80051ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	4a15      	ldr	r2, [pc, #84]	; (8005208 <prvHeapInit+0xb4>)
 80051b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051b6:	4b14      	ldr	r3, [pc, #80]	; (8005208 <prvHeapInit+0xb4>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2200      	movs	r2, #0
 80051bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051be:	4b12      	ldr	r3, [pc, #72]	; (8005208 <prvHeapInit+0xb4>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	1ad2      	subs	r2, r2, r3
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051d4:	4b0c      	ldr	r3, [pc, #48]	; (8005208 <prvHeapInit+0xb4>)
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	4a0a      	ldr	r2, [pc, #40]	; (800520c <prvHeapInit+0xb8>)
 80051e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	4a09      	ldr	r2, [pc, #36]	; (8005210 <prvHeapInit+0xbc>)
 80051ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051ec:	4b09      	ldr	r3, [pc, #36]	; (8005214 <prvHeapInit+0xc0>)
 80051ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80051f2:	601a      	str	r2, [r3, #0]
}
 80051f4:	bf00      	nop
 80051f6:	3714      	adds	r7, #20
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr
 8005200:	20000508 	.word	0x20000508
 8005204:	20004108 	.word	0x20004108
 8005208:	20004110 	.word	0x20004110
 800520c:	20004118 	.word	0x20004118
 8005210:	20004114 	.word	0x20004114
 8005214:	20004124 	.word	0x20004124

08005218 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005220:	4b28      	ldr	r3, [pc, #160]	; (80052c4 <prvInsertBlockIntoFreeList+0xac>)
 8005222:	60fb      	str	r3, [r7, #12]
 8005224:	e002      	b.n	800522c <prvInsertBlockIntoFreeList+0x14>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	429a      	cmp	r2, r3
 8005234:	d8f7      	bhi.n	8005226 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	4413      	add	r3, r2
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	429a      	cmp	r2, r3
 8005246:	d108      	bne.n	800525a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	441a      	add	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	441a      	add	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	429a      	cmp	r2, r3
 800526c:	d118      	bne.n	80052a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	4b15      	ldr	r3, [pc, #84]	; (80052c8 <prvInsertBlockIntoFreeList+0xb0>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	429a      	cmp	r2, r3
 8005278:	d00d      	beq.n	8005296 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	441a      	add	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	e008      	b.n	80052a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005296:	4b0c      	ldr	r3, [pc, #48]	; (80052c8 <prvInsertBlockIntoFreeList+0xb0>)
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	e003      	b.n	80052a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d002      	beq.n	80052b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052b6:	bf00      	nop
 80052b8:	3714      	adds	r7, #20
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	20004108 	.word	0x20004108
 80052c8:	20004110 	.word	0x20004110

080052cc <std>:
 80052cc:	2300      	movs	r3, #0
 80052ce:	b510      	push	{r4, lr}
 80052d0:	4604      	mov	r4, r0
 80052d2:	e9c0 3300 	strd	r3, r3, [r0]
 80052d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052da:	6083      	str	r3, [r0, #8]
 80052dc:	8181      	strh	r1, [r0, #12]
 80052de:	6643      	str	r3, [r0, #100]	; 0x64
 80052e0:	81c2      	strh	r2, [r0, #14]
 80052e2:	6183      	str	r3, [r0, #24]
 80052e4:	4619      	mov	r1, r3
 80052e6:	2208      	movs	r2, #8
 80052e8:	305c      	adds	r0, #92	; 0x5c
 80052ea:	f000 f90e 	bl	800550a <memset>
 80052ee:	4b0d      	ldr	r3, [pc, #52]	; (8005324 <std+0x58>)
 80052f0:	6263      	str	r3, [r4, #36]	; 0x24
 80052f2:	4b0d      	ldr	r3, [pc, #52]	; (8005328 <std+0x5c>)
 80052f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80052f6:	4b0d      	ldr	r3, [pc, #52]	; (800532c <std+0x60>)
 80052f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052fa:	4b0d      	ldr	r3, [pc, #52]	; (8005330 <std+0x64>)
 80052fc:	6323      	str	r3, [r4, #48]	; 0x30
 80052fe:	4b0d      	ldr	r3, [pc, #52]	; (8005334 <std+0x68>)
 8005300:	6224      	str	r4, [r4, #32]
 8005302:	429c      	cmp	r4, r3
 8005304:	d006      	beq.n	8005314 <std+0x48>
 8005306:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800530a:	4294      	cmp	r4, r2
 800530c:	d002      	beq.n	8005314 <std+0x48>
 800530e:	33d0      	adds	r3, #208	; 0xd0
 8005310:	429c      	cmp	r4, r3
 8005312:	d105      	bne.n	8005320 <std+0x54>
 8005314:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800531c:	f000 b9c4 	b.w	80056a8 <__retarget_lock_init_recursive>
 8005320:	bd10      	pop	{r4, pc}
 8005322:	bf00      	nop
 8005324:	08005485 	.word	0x08005485
 8005328:	080054a7 	.word	0x080054a7
 800532c:	080054df 	.word	0x080054df
 8005330:	08005503 	.word	0x08005503
 8005334:	20004128 	.word	0x20004128

08005338 <stdio_exit_handler>:
 8005338:	4a02      	ldr	r2, [pc, #8]	; (8005344 <stdio_exit_handler+0xc>)
 800533a:	4903      	ldr	r1, [pc, #12]	; (8005348 <stdio_exit_handler+0x10>)
 800533c:	4803      	ldr	r0, [pc, #12]	; (800534c <stdio_exit_handler+0x14>)
 800533e:	f000 b869 	b.w	8005414 <_fwalk_sglue>
 8005342:	bf00      	nop
 8005344:	20000010 	.word	0x20000010
 8005348:	08005f71 	.word	0x08005f71
 800534c:	2000001c 	.word	0x2000001c

08005350 <cleanup_stdio>:
 8005350:	6841      	ldr	r1, [r0, #4]
 8005352:	4b0c      	ldr	r3, [pc, #48]	; (8005384 <cleanup_stdio+0x34>)
 8005354:	4299      	cmp	r1, r3
 8005356:	b510      	push	{r4, lr}
 8005358:	4604      	mov	r4, r0
 800535a:	d001      	beq.n	8005360 <cleanup_stdio+0x10>
 800535c:	f000 fe08 	bl	8005f70 <_fflush_r>
 8005360:	68a1      	ldr	r1, [r4, #8]
 8005362:	4b09      	ldr	r3, [pc, #36]	; (8005388 <cleanup_stdio+0x38>)
 8005364:	4299      	cmp	r1, r3
 8005366:	d002      	beq.n	800536e <cleanup_stdio+0x1e>
 8005368:	4620      	mov	r0, r4
 800536a:	f000 fe01 	bl	8005f70 <_fflush_r>
 800536e:	68e1      	ldr	r1, [r4, #12]
 8005370:	4b06      	ldr	r3, [pc, #24]	; (800538c <cleanup_stdio+0x3c>)
 8005372:	4299      	cmp	r1, r3
 8005374:	d004      	beq.n	8005380 <cleanup_stdio+0x30>
 8005376:	4620      	mov	r0, r4
 8005378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800537c:	f000 bdf8 	b.w	8005f70 <_fflush_r>
 8005380:	bd10      	pop	{r4, pc}
 8005382:	bf00      	nop
 8005384:	20004128 	.word	0x20004128
 8005388:	20004190 	.word	0x20004190
 800538c:	200041f8 	.word	0x200041f8

08005390 <global_stdio_init.part.0>:
 8005390:	b510      	push	{r4, lr}
 8005392:	4b0b      	ldr	r3, [pc, #44]	; (80053c0 <global_stdio_init.part.0+0x30>)
 8005394:	4c0b      	ldr	r4, [pc, #44]	; (80053c4 <global_stdio_init.part.0+0x34>)
 8005396:	4a0c      	ldr	r2, [pc, #48]	; (80053c8 <global_stdio_init.part.0+0x38>)
 8005398:	601a      	str	r2, [r3, #0]
 800539a:	4620      	mov	r0, r4
 800539c:	2200      	movs	r2, #0
 800539e:	2104      	movs	r1, #4
 80053a0:	f7ff ff94 	bl	80052cc <std>
 80053a4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80053a8:	2201      	movs	r2, #1
 80053aa:	2109      	movs	r1, #9
 80053ac:	f7ff ff8e 	bl	80052cc <std>
 80053b0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80053b4:	2202      	movs	r2, #2
 80053b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053ba:	2112      	movs	r1, #18
 80053bc:	f7ff bf86 	b.w	80052cc <std>
 80053c0:	20004260 	.word	0x20004260
 80053c4:	20004128 	.word	0x20004128
 80053c8:	08005339 	.word	0x08005339

080053cc <__sfp_lock_acquire>:
 80053cc:	4801      	ldr	r0, [pc, #4]	; (80053d4 <__sfp_lock_acquire+0x8>)
 80053ce:	f000 b96c 	b.w	80056aa <__retarget_lock_acquire_recursive>
 80053d2:	bf00      	nop
 80053d4:	20004269 	.word	0x20004269

080053d8 <__sfp_lock_release>:
 80053d8:	4801      	ldr	r0, [pc, #4]	; (80053e0 <__sfp_lock_release+0x8>)
 80053da:	f000 b967 	b.w	80056ac <__retarget_lock_release_recursive>
 80053de:	bf00      	nop
 80053e0:	20004269 	.word	0x20004269

080053e4 <__sinit>:
 80053e4:	b510      	push	{r4, lr}
 80053e6:	4604      	mov	r4, r0
 80053e8:	f7ff fff0 	bl	80053cc <__sfp_lock_acquire>
 80053ec:	6a23      	ldr	r3, [r4, #32]
 80053ee:	b11b      	cbz	r3, 80053f8 <__sinit+0x14>
 80053f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053f4:	f7ff bff0 	b.w	80053d8 <__sfp_lock_release>
 80053f8:	4b04      	ldr	r3, [pc, #16]	; (800540c <__sinit+0x28>)
 80053fa:	6223      	str	r3, [r4, #32]
 80053fc:	4b04      	ldr	r3, [pc, #16]	; (8005410 <__sinit+0x2c>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1f5      	bne.n	80053f0 <__sinit+0xc>
 8005404:	f7ff ffc4 	bl	8005390 <global_stdio_init.part.0>
 8005408:	e7f2      	b.n	80053f0 <__sinit+0xc>
 800540a:	bf00      	nop
 800540c:	08005351 	.word	0x08005351
 8005410:	20004260 	.word	0x20004260

08005414 <_fwalk_sglue>:
 8005414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005418:	4607      	mov	r7, r0
 800541a:	4688      	mov	r8, r1
 800541c:	4614      	mov	r4, r2
 800541e:	2600      	movs	r6, #0
 8005420:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005424:	f1b9 0901 	subs.w	r9, r9, #1
 8005428:	d505      	bpl.n	8005436 <_fwalk_sglue+0x22>
 800542a:	6824      	ldr	r4, [r4, #0]
 800542c:	2c00      	cmp	r4, #0
 800542e:	d1f7      	bne.n	8005420 <_fwalk_sglue+0xc>
 8005430:	4630      	mov	r0, r6
 8005432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005436:	89ab      	ldrh	r3, [r5, #12]
 8005438:	2b01      	cmp	r3, #1
 800543a:	d907      	bls.n	800544c <_fwalk_sglue+0x38>
 800543c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005440:	3301      	adds	r3, #1
 8005442:	d003      	beq.n	800544c <_fwalk_sglue+0x38>
 8005444:	4629      	mov	r1, r5
 8005446:	4638      	mov	r0, r7
 8005448:	47c0      	blx	r8
 800544a:	4306      	orrs	r6, r0
 800544c:	3568      	adds	r5, #104	; 0x68
 800544e:	e7e9      	b.n	8005424 <_fwalk_sglue+0x10>

08005450 <iprintf>:
 8005450:	b40f      	push	{r0, r1, r2, r3}
 8005452:	b507      	push	{r0, r1, r2, lr}
 8005454:	4906      	ldr	r1, [pc, #24]	; (8005470 <iprintf+0x20>)
 8005456:	ab04      	add	r3, sp, #16
 8005458:	6808      	ldr	r0, [r1, #0]
 800545a:	f853 2b04 	ldr.w	r2, [r3], #4
 800545e:	6881      	ldr	r1, [r0, #8]
 8005460:	9301      	str	r3, [sp, #4]
 8005462:	f000 fa55 	bl	8005910 <_vfiprintf_r>
 8005466:	b003      	add	sp, #12
 8005468:	f85d eb04 	ldr.w	lr, [sp], #4
 800546c:	b004      	add	sp, #16
 800546e:	4770      	bx	lr
 8005470:	20000068 	.word	0x20000068

08005474 <putchar>:
 8005474:	4b02      	ldr	r3, [pc, #8]	; (8005480 <putchar+0xc>)
 8005476:	4601      	mov	r1, r0
 8005478:	6818      	ldr	r0, [r3, #0]
 800547a:	6882      	ldr	r2, [r0, #8]
 800547c:	f000 bda0 	b.w	8005fc0 <_putc_r>
 8005480:	20000068 	.word	0x20000068

08005484 <__sread>:
 8005484:	b510      	push	{r4, lr}
 8005486:	460c      	mov	r4, r1
 8005488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800548c:	f000 f8be 	bl	800560c <_read_r>
 8005490:	2800      	cmp	r0, #0
 8005492:	bfab      	itete	ge
 8005494:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005496:	89a3      	ldrhlt	r3, [r4, #12]
 8005498:	181b      	addge	r3, r3, r0
 800549a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800549e:	bfac      	ite	ge
 80054a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80054a2:	81a3      	strhlt	r3, [r4, #12]
 80054a4:	bd10      	pop	{r4, pc}

080054a6 <__swrite>:
 80054a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054aa:	461f      	mov	r7, r3
 80054ac:	898b      	ldrh	r3, [r1, #12]
 80054ae:	05db      	lsls	r3, r3, #23
 80054b0:	4605      	mov	r5, r0
 80054b2:	460c      	mov	r4, r1
 80054b4:	4616      	mov	r6, r2
 80054b6:	d505      	bpl.n	80054c4 <__swrite+0x1e>
 80054b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054bc:	2302      	movs	r3, #2
 80054be:	2200      	movs	r2, #0
 80054c0:	f000 f892 	bl	80055e8 <_lseek_r>
 80054c4:	89a3      	ldrh	r3, [r4, #12]
 80054c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054ce:	81a3      	strh	r3, [r4, #12]
 80054d0:	4632      	mov	r2, r6
 80054d2:	463b      	mov	r3, r7
 80054d4:	4628      	mov	r0, r5
 80054d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054da:	f000 b8a9 	b.w	8005630 <_write_r>

080054de <__sseek>:
 80054de:	b510      	push	{r4, lr}
 80054e0:	460c      	mov	r4, r1
 80054e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054e6:	f000 f87f 	bl	80055e8 <_lseek_r>
 80054ea:	1c43      	adds	r3, r0, #1
 80054ec:	89a3      	ldrh	r3, [r4, #12]
 80054ee:	bf15      	itete	ne
 80054f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80054f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80054f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80054fa:	81a3      	strheq	r3, [r4, #12]
 80054fc:	bf18      	it	ne
 80054fe:	81a3      	strhne	r3, [r4, #12]
 8005500:	bd10      	pop	{r4, pc}

08005502 <__sclose>:
 8005502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005506:	f000 b809 	b.w	800551c <_close_r>

0800550a <memset>:
 800550a:	4402      	add	r2, r0
 800550c:	4603      	mov	r3, r0
 800550e:	4293      	cmp	r3, r2
 8005510:	d100      	bne.n	8005514 <memset+0xa>
 8005512:	4770      	bx	lr
 8005514:	f803 1b01 	strb.w	r1, [r3], #1
 8005518:	e7f9      	b.n	800550e <memset+0x4>
	...

0800551c <_close_r>:
 800551c:	b538      	push	{r3, r4, r5, lr}
 800551e:	4d06      	ldr	r5, [pc, #24]	; (8005538 <_close_r+0x1c>)
 8005520:	2300      	movs	r3, #0
 8005522:	4604      	mov	r4, r0
 8005524:	4608      	mov	r0, r1
 8005526:	602b      	str	r3, [r5, #0]
 8005528:	f7fb fb8d 	bl	8000c46 <_close>
 800552c:	1c43      	adds	r3, r0, #1
 800552e:	d102      	bne.n	8005536 <_close_r+0x1a>
 8005530:	682b      	ldr	r3, [r5, #0]
 8005532:	b103      	cbz	r3, 8005536 <_close_r+0x1a>
 8005534:	6023      	str	r3, [r4, #0]
 8005536:	bd38      	pop	{r3, r4, r5, pc}
 8005538:	20004264 	.word	0x20004264

0800553c <_reclaim_reent>:
 800553c:	4b29      	ldr	r3, [pc, #164]	; (80055e4 <_reclaim_reent+0xa8>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4283      	cmp	r3, r0
 8005542:	b570      	push	{r4, r5, r6, lr}
 8005544:	4604      	mov	r4, r0
 8005546:	d04b      	beq.n	80055e0 <_reclaim_reent+0xa4>
 8005548:	69c3      	ldr	r3, [r0, #28]
 800554a:	b143      	cbz	r3, 800555e <_reclaim_reent+0x22>
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d144      	bne.n	80055dc <_reclaim_reent+0xa0>
 8005552:	69e3      	ldr	r3, [r4, #28]
 8005554:	6819      	ldr	r1, [r3, #0]
 8005556:	b111      	cbz	r1, 800555e <_reclaim_reent+0x22>
 8005558:	4620      	mov	r0, r4
 800555a:	f000 f8b7 	bl	80056cc <_free_r>
 800555e:	6961      	ldr	r1, [r4, #20]
 8005560:	b111      	cbz	r1, 8005568 <_reclaim_reent+0x2c>
 8005562:	4620      	mov	r0, r4
 8005564:	f000 f8b2 	bl	80056cc <_free_r>
 8005568:	69e1      	ldr	r1, [r4, #28]
 800556a:	b111      	cbz	r1, 8005572 <_reclaim_reent+0x36>
 800556c:	4620      	mov	r0, r4
 800556e:	f000 f8ad 	bl	80056cc <_free_r>
 8005572:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005574:	b111      	cbz	r1, 800557c <_reclaim_reent+0x40>
 8005576:	4620      	mov	r0, r4
 8005578:	f000 f8a8 	bl	80056cc <_free_r>
 800557c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800557e:	b111      	cbz	r1, 8005586 <_reclaim_reent+0x4a>
 8005580:	4620      	mov	r0, r4
 8005582:	f000 f8a3 	bl	80056cc <_free_r>
 8005586:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005588:	b111      	cbz	r1, 8005590 <_reclaim_reent+0x54>
 800558a:	4620      	mov	r0, r4
 800558c:	f000 f89e 	bl	80056cc <_free_r>
 8005590:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005592:	b111      	cbz	r1, 800559a <_reclaim_reent+0x5e>
 8005594:	4620      	mov	r0, r4
 8005596:	f000 f899 	bl	80056cc <_free_r>
 800559a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800559c:	b111      	cbz	r1, 80055a4 <_reclaim_reent+0x68>
 800559e:	4620      	mov	r0, r4
 80055a0:	f000 f894 	bl	80056cc <_free_r>
 80055a4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80055a6:	b111      	cbz	r1, 80055ae <_reclaim_reent+0x72>
 80055a8:	4620      	mov	r0, r4
 80055aa:	f000 f88f 	bl	80056cc <_free_r>
 80055ae:	6a23      	ldr	r3, [r4, #32]
 80055b0:	b1b3      	cbz	r3, 80055e0 <_reclaim_reent+0xa4>
 80055b2:	4620      	mov	r0, r4
 80055b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80055b8:	4718      	bx	r3
 80055ba:	5949      	ldr	r1, [r1, r5]
 80055bc:	b941      	cbnz	r1, 80055d0 <_reclaim_reent+0x94>
 80055be:	3504      	adds	r5, #4
 80055c0:	69e3      	ldr	r3, [r4, #28]
 80055c2:	2d80      	cmp	r5, #128	; 0x80
 80055c4:	68d9      	ldr	r1, [r3, #12]
 80055c6:	d1f8      	bne.n	80055ba <_reclaim_reent+0x7e>
 80055c8:	4620      	mov	r0, r4
 80055ca:	f000 f87f 	bl	80056cc <_free_r>
 80055ce:	e7c0      	b.n	8005552 <_reclaim_reent+0x16>
 80055d0:	680e      	ldr	r6, [r1, #0]
 80055d2:	4620      	mov	r0, r4
 80055d4:	f000 f87a 	bl	80056cc <_free_r>
 80055d8:	4631      	mov	r1, r6
 80055da:	e7ef      	b.n	80055bc <_reclaim_reent+0x80>
 80055dc:	2500      	movs	r5, #0
 80055de:	e7ef      	b.n	80055c0 <_reclaim_reent+0x84>
 80055e0:	bd70      	pop	{r4, r5, r6, pc}
 80055e2:	bf00      	nop
 80055e4:	20000068 	.word	0x20000068

080055e8 <_lseek_r>:
 80055e8:	b538      	push	{r3, r4, r5, lr}
 80055ea:	4d07      	ldr	r5, [pc, #28]	; (8005608 <_lseek_r+0x20>)
 80055ec:	4604      	mov	r4, r0
 80055ee:	4608      	mov	r0, r1
 80055f0:	4611      	mov	r1, r2
 80055f2:	2200      	movs	r2, #0
 80055f4:	602a      	str	r2, [r5, #0]
 80055f6:	461a      	mov	r2, r3
 80055f8:	f7fb fb4c 	bl	8000c94 <_lseek>
 80055fc:	1c43      	adds	r3, r0, #1
 80055fe:	d102      	bne.n	8005606 <_lseek_r+0x1e>
 8005600:	682b      	ldr	r3, [r5, #0]
 8005602:	b103      	cbz	r3, 8005606 <_lseek_r+0x1e>
 8005604:	6023      	str	r3, [r4, #0]
 8005606:	bd38      	pop	{r3, r4, r5, pc}
 8005608:	20004264 	.word	0x20004264

0800560c <_read_r>:
 800560c:	b538      	push	{r3, r4, r5, lr}
 800560e:	4d07      	ldr	r5, [pc, #28]	; (800562c <_read_r+0x20>)
 8005610:	4604      	mov	r4, r0
 8005612:	4608      	mov	r0, r1
 8005614:	4611      	mov	r1, r2
 8005616:	2200      	movs	r2, #0
 8005618:	602a      	str	r2, [r5, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	f7fb faf6 	bl	8000c0c <_read>
 8005620:	1c43      	adds	r3, r0, #1
 8005622:	d102      	bne.n	800562a <_read_r+0x1e>
 8005624:	682b      	ldr	r3, [r5, #0]
 8005626:	b103      	cbz	r3, 800562a <_read_r+0x1e>
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	bd38      	pop	{r3, r4, r5, pc}
 800562c:	20004264 	.word	0x20004264

08005630 <_write_r>:
 8005630:	b538      	push	{r3, r4, r5, lr}
 8005632:	4d07      	ldr	r5, [pc, #28]	; (8005650 <_write_r+0x20>)
 8005634:	4604      	mov	r4, r0
 8005636:	4608      	mov	r0, r1
 8005638:	4611      	mov	r1, r2
 800563a:	2200      	movs	r2, #0
 800563c:	602a      	str	r2, [r5, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	f7fa ffb6 	bl	80005b0 <_write>
 8005644:	1c43      	adds	r3, r0, #1
 8005646:	d102      	bne.n	800564e <_write_r+0x1e>
 8005648:	682b      	ldr	r3, [r5, #0]
 800564a:	b103      	cbz	r3, 800564e <_write_r+0x1e>
 800564c:	6023      	str	r3, [r4, #0]
 800564e:	bd38      	pop	{r3, r4, r5, pc}
 8005650:	20004264 	.word	0x20004264

08005654 <__errno>:
 8005654:	4b01      	ldr	r3, [pc, #4]	; (800565c <__errno+0x8>)
 8005656:	6818      	ldr	r0, [r3, #0]
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	20000068 	.word	0x20000068

08005660 <__libc_init_array>:
 8005660:	b570      	push	{r4, r5, r6, lr}
 8005662:	4d0d      	ldr	r5, [pc, #52]	; (8005698 <__libc_init_array+0x38>)
 8005664:	4c0d      	ldr	r4, [pc, #52]	; (800569c <__libc_init_array+0x3c>)
 8005666:	1b64      	subs	r4, r4, r5
 8005668:	10a4      	asrs	r4, r4, #2
 800566a:	2600      	movs	r6, #0
 800566c:	42a6      	cmp	r6, r4
 800566e:	d109      	bne.n	8005684 <__libc_init_array+0x24>
 8005670:	4d0b      	ldr	r5, [pc, #44]	; (80056a0 <__libc_init_array+0x40>)
 8005672:	4c0c      	ldr	r4, [pc, #48]	; (80056a4 <__libc_init_array+0x44>)
 8005674:	f000 fe02 	bl	800627c <_init>
 8005678:	1b64      	subs	r4, r4, r5
 800567a:	10a4      	asrs	r4, r4, #2
 800567c:	2600      	movs	r6, #0
 800567e:	42a6      	cmp	r6, r4
 8005680:	d105      	bne.n	800568e <__libc_init_array+0x2e>
 8005682:	bd70      	pop	{r4, r5, r6, pc}
 8005684:	f855 3b04 	ldr.w	r3, [r5], #4
 8005688:	4798      	blx	r3
 800568a:	3601      	adds	r6, #1
 800568c:	e7ee      	b.n	800566c <__libc_init_array+0xc>
 800568e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005692:	4798      	blx	r3
 8005694:	3601      	adds	r6, #1
 8005696:	e7f2      	b.n	800567e <__libc_init_array+0x1e>
 8005698:	0800637c 	.word	0x0800637c
 800569c:	0800637c 	.word	0x0800637c
 80056a0:	0800637c 	.word	0x0800637c
 80056a4:	08006380 	.word	0x08006380

080056a8 <__retarget_lock_init_recursive>:
 80056a8:	4770      	bx	lr

080056aa <__retarget_lock_acquire_recursive>:
 80056aa:	4770      	bx	lr

080056ac <__retarget_lock_release_recursive>:
 80056ac:	4770      	bx	lr

080056ae <memcpy>:
 80056ae:	440a      	add	r2, r1
 80056b0:	4291      	cmp	r1, r2
 80056b2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80056b6:	d100      	bne.n	80056ba <memcpy+0xc>
 80056b8:	4770      	bx	lr
 80056ba:	b510      	push	{r4, lr}
 80056bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056c4:	4291      	cmp	r1, r2
 80056c6:	d1f9      	bne.n	80056bc <memcpy+0xe>
 80056c8:	bd10      	pop	{r4, pc}
	...

080056cc <_free_r>:
 80056cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80056ce:	2900      	cmp	r1, #0
 80056d0:	d044      	beq.n	800575c <_free_r+0x90>
 80056d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056d6:	9001      	str	r0, [sp, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f1a1 0404 	sub.w	r4, r1, #4
 80056de:	bfb8      	it	lt
 80056e0:	18e4      	addlt	r4, r4, r3
 80056e2:	f000 f8df 	bl	80058a4 <__malloc_lock>
 80056e6:	4a1e      	ldr	r2, [pc, #120]	; (8005760 <_free_r+0x94>)
 80056e8:	9801      	ldr	r0, [sp, #4]
 80056ea:	6813      	ldr	r3, [r2, #0]
 80056ec:	b933      	cbnz	r3, 80056fc <_free_r+0x30>
 80056ee:	6063      	str	r3, [r4, #4]
 80056f0:	6014      	str	r4, [r2, #0]
 80056f2:	b003      	add	sp, #12
 80056f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056f8:	f000 b8da 	b.w	80058b0 <__malloc_unlock>
 80056fc:	42a3      	cmp	r3, r4
 80056fe:	d908      	bls.n	8005712 <_free_r+0x46>
 8005700:	6825      	ldr	r5, [r4, #0]
 8005702:	1961      	adds	r1, r4, r5
 8005704:	428b      	cmp	r3, r1
 8005706:	bf01      	itttt	eq
 8005708:	6819      	ldreq	r1, [r3, #0]
 800570a:	685b      	ldreq	r3, [r3, #4]
 800570c:	1949      	addeq	r1, r1, r5
 800570e:	6021      	streq	r1, [r4, #0]
 8005710:	e7ed      	b.n	80056ee <_free_r+0x22>
 8005712:	461a      	mov	r2, r3
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	b10b      	cbz	r3, 800571c <_free_r+0x50>
 8005718:	42a3      	cmp	r3, r4
 800571a:	d9fa      	bls.n	8005712 <_free_r+0x46>
 800571c:	6811      	ldr	r1, [r2, #0]
 800571e:	1855      	adds	r5, r2, r1
 8005720:	42a5      	cmp	r5, r4
 8005722:	d10b      	bne.n	800573c <_free_r+0x70>
 8005724:	6824      	ldr	r4, [r4, #0]
 8005726:	4421      	add	r1, r4
 8005728:	1854      	adds	r4, r2, r1
 800572a:	42a3      	cmp	r3, r4
 800572c:	6011      	str	r1, [r2, #0]
 800572e:	d1e0      	bne.n	80056f2 <_free_r+0x26>
 8005730:	681c      	ldr	r4, [r3, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	6053      	str	r3, [r2, #4]
 8005736:	440c      	add	r4, r1
 8005738:	6014      	str	r4, [r2, #0]
 800573a:	e7da      	b.n	80056f2 <_free_r+0x26>
 800573c:	d902      	bls.n	8005744 <_free_r+0x78>
 800573e:	230c      	movs	r3, #12
 8005740:	6003      	str	r3, [r0, #0]
 8005742:	e7d6      	b.n	80056f2 <_free_r+0x26>
 8005744:	6825      	ldr	r5, [r4, #0]
 8005746:	1961      	adds	r1, r4, r5
 8005748:	428b      	cmp	r3, r1
 800574a:	bf04      	itt	eq
 800574c:	6819      	ldreq	r1, [r3, #0]
 800574e:	685b      	ldreq	r3, [r3, #4]
 8005750:	6063      	str	r3, [r4, #4]
 8005752:	bf04      	itt	eq
 8005754:	1949      	addeq	r1, r1, r5
 8005756:	6021      	streq	r1, [r4, #0]
 8005758:	6054      	str	r4, [r2, #4]
 800575a:	e7ca      	b.n	80056f2 <_free_r+0x26>
 800575c:	b003      	add	sp, #12
 800575e:	bd30      	pop	{r4, r5, pc}
 8005760:	2000426c 	.word	0x2000426c

08005764 <sbrk_aligned>:
 8005764:	b570      	push	{r4, r5, r6, lr}
 8005766:	4e0e      	ldr	r6, [pc, #56]	; (80057a0 <sbrk_aligned+0x3c>)
 8005768:	460c      	mov	r4, r1
 800576a:	6831      	ldr	r1, [r6, #0]
 800576c:	4605      	mov	r5, r0
 800576e:	b911      	cbnz	r1, 8005776 <sbrk_aligned+0x12>
 8005770:	f000 fcf0 	bl	8006154 <_sbrk_r>
 8005774:	6030      	str	r0, [r6, #0]
 8005776:	4621      	mov	r1, r4
 8005778:	4628      	mov	r0, r5
 800577a:	f000 fceb 	bl	8006154 <_sbrk_r>
 800577e:	1c43      	adds	r3, r0, #1
 8005780:	d00a      	beq.n	8005798 <sbrk_aligned+0x34>
 8005782:	1cc4      	adds	r4, r0, #3
 8005784:	f024 0403 	bic.w	r4, r4, #3
 8005788:	42a0      	cmp	r0, r4
 800578a:	d007      	beq.n	800579c <sbrk_aligned+0x38>
 800578c:	1a21      	subs	r1, r4, r0
 800578e:	4628      	mov	r0, r5
 8005790:	f000 fce0 	bl	8006154 <_sbrk_r>
 8005794:	3001      	adds	r0, #1
 8005796:	d101      	bne.n	800579c <sbrk_aligned+0x38>
 8005798:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800579c:	4620      	mov	r0, r4
 800579e:	bd70      	pop	{r4, r5, r6, pc}
 80057a0:	20004270 	.word	0x20004270

080057a4 <_malloc_r>:
 80057a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057a8:	1ccd      	adds	r5, r1, #3
 80057aa:	f025 0503 	bic.w	r5, r5, #3
 80057ae:	3508      	adds	r5, #8
 80057b0:	2d0c      	cmp	r5, #12
 80057b2:	bf38      	it	cc
 80057b4:	250c      	movcc	r5, #12
 80057b6:	2d00      	cmp	r5, #0
 80057b8:	4607      	mov	r7, r0
 80057ba:	db01      	blt.n	80057c0 <_malloc_r+0x1c>
 80057bc:	42a9      	cmp	r1, r5
 80057be:	d905      	bls.n	80057cc <_malloc_r+0x28>
 80057c0:	230c      	movs	r3, #12
 80057c2:	603b      	str	r3, [r7, #0]
 80057c4:	2600      	movs	r6, #0
 80057c6:	4630      	mov	r0, r6
 80057c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80058a0 <_malloc_r+0xfc>
 80057d0:	f000 f868 	bl	80058a4 <__malloc_lock>
 80057d4:	f8d8 3000 	ldr.w	r3, [r8]
 80057d8:	461c      	mov	r4, r3
 80057da:	bb5c      	cbnz	r4, 8005834 <_malloc_r+0x90>
 80057dc:	4629      	mov	r1, r5
 80057de:	4638      	mov	r0, r7
 80057e0:	f7ff ffc0 	bl	8005764 <sbrk_aligned>
 80057e4:	1c43      	adds	r3, r0, #1
 80057e6:	4604      	mov	r4, r0
 80057e8:	d155      	bne.n	8005896 <_malloc_r+0xf2>
 80057ea:	f8d8 4000 	ldr.w	r4, [r8]
 80057ee:	4626      	mov	r6, r4
 80057f0:	2e00      	cmp	r6, #0
 80057f2:	d145      	bne.n	8005880 <_malloc_r+0xdc>
 80057f4:	2c00      	cmp	r4, #0
 80057f6:	d048      	beq.n	800588a <_malloc_r+0xe6>
 80057f8:	6823      	ldr	r3, [r4, #0]
 80057fa:	4631      	mov	r1, r6
 80057fc:	4638      	mov	r0, r7
 80057fe:	eb04 0903 	add.w	r9, r4, r3
 8005802:	f000 fca7 	bl	8006154 <_sbrk_r>
 8005806:	4581      	cmp	r9, r0
 8005808:	d13f      	bne.n	800588a <_malloc_r+0xe6>
 800580a:	6821      	ldr	r1, [r4, #0]
 800580c:	1a6d      	subs	r5, r5, r1
 800580e:	4629      	mov	r1, r5
 8005810:	4638      	mov	r0, r7
 8005812:	f7ff ffa7 	bl	8005764 <sbrk_aligned>
 8005816:	3001      	adds	r0, #1
 8005818:	d037      	beq.n	800588a <_malloc_r+0xe6>
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	442b      	add	r3, r5
 800581e:	6023      	str	r3, [r4, #0]
 8005820:	f8d8 3000 	ldr.w	r3, [r8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d038      	beq.n	800589a <_malloc_r+0xf6>
 8005828:	685a      	ldr	r2, [r3, #4]
 800582a:	42a2      	cmp	r2, r4
 800582c:	d12b      	bne.n	8005886 <_malloc_r+0xe2>
 800582e:	2200      	movs	r2, #0
 8005830:	605a      	str	r2, [r3, #4]
 8005832:	e00f      	b.n	8005854 <_malloc_r+0xb0>
 8005834:	6822      	ldr	r2, [r4, #0]
 8005836:	1b52      	subs	r2, r2, r5
 8005838:	d41f      	bmi.n	800587a <_malloc_r+0xd6>
 800583a:	2a0b      	cmp	r2, #11
 800583c:	d917      	bls.n	800586e <_malloc_r+0xca>
 800583e:	1961      	adds	r1, r4, r5
 8005840:	42a3      	cmp	r3, r4
 8005842:	6025      	str	r5, [r4, #0]
 8005844:	bf18      	it	ne
 8005846:	6059      	strne	r1, [r3, #4]
 8005848:	6863      	ldr	r3, [r4, #4]
 800584a:	bf08      	it	eq
 800584c:	f8c8 1000 	streq.w	r1, [r8]
 8005850:	5162      	str	r2, [r4, r5]
 8005852:	604b      	str	r3, [r1, #4]
 8005854:	4638      	mov	r0, r7
 8005856:	f104 060b 	add.w	r6, r4, #11
 800585a:	f000 f829 	bl	80058b0 <__malloc_unlock>
 800585e:	f026 0607 	bic.w	r6, r6, #7
 8005862:	1d23      	adds	r3, r4, #4
 8005864:	1af2      	subs	r2, r6, r3
 8005866:	d0ae      	beq.n	80057c6 <_malloc_r+0x22>
 8005868:	1b9b      	subs	r3, r3, r6
 800586a:	50a3      	str	r3, [r4, r2]
 800586c:	e7ab      	b.n	80057c6 <_malloc_r+0x22>
 800586e:	42a3      	cmp	r3, r4
 8005870:	6862      	ldr	r2, [r4, #4]
 8005872:	d1dd      	bne.n	8005830 <_malloc_r+0x8c>
 8005874:	f8c8 2000 	str.w	r2, [r8]
 8005878:	e7ec      	b.n	8005854 <_malloc_r+0xb0>
 800587a:	4623      	mov	r3, r4
 800587c:	6864      	ldr	r4, [r4, #4]
 800587e:	e7ac      	b.n	80057da <_malloc_r+0x36>
 8005880:	4634      	mov	r4, r6
 8005882:	6876      	ldr	r6, [r6, #4]
 8005884:	e7b4      	b.n	80057f0 <_malloc_r+0x4c>
 8005886:	4613      	mov	r3, r2
 8005888:	e7cc      	b.n	8005824 <_malloc_r+0x80>
 800588a:	230c      	movs	r3, #12
 800588c:	603b      	str	r3, [r7, #0]
 800588e:	4638      	mov	r0, r7
 8005890:	f000 f80e 	bl	80058b0 <__malloc_unlock>
 8005894:	e797      	b.n	80057c6 <_malloc_r+0x22>
 8005896:	6025      	str	r5, [r4, #0]
 8005898:	e7dc      	b.n	8005854 <_malloc_r+0xb0>
 800589a:	605b      	str	r3, [r3, #4]
 800589c:	deff      	udf	#255	; 0xff
 800589e:	bf00      	nop
 80058a0:	2000426c 	.word	0x2000426c

080058a4 <__malloc_lock>:
 80058a4:	4801      	ldr	r0, [pc, #4]	; (80058ac <__malloc_lock+0x8>)
 80058a6:	f7ff bf00 	b.w	80056aa <__retarget_lock_acquire_recursive>
 80058aa:	bf00      	nop
 80058ac:	20004268 	.word	0x20004268

080058b0 <__malloc_unlock>:
 80058b0:	4801      	ldr	r0, [pc, #4]	; (80058b8 <__malloc_unlock+0x8>)
 80058b2:	f7ff befb 	b.w	80056ac <__retarget_lock_release_recursive>
 80058b6:	bf00      	nop
 80058b8:	20004268 	.word	0x20004268

080058bc <__sfputc_r>:
 80058bc:	6893      	ldr	r3, [r2, #8]
 80058be:	3b01      	subs	r3, #1
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	b410      	push	{r4}
 80058c4:	6093      	str	r3, [r2, #8]
 80058c6:	da08      	bge.n	80058da <__sfputc_r+0x1e>
 80058c8:	6994      	ldr	r4, [r2, #24]
 80058ca:	42a3      	cmp	r3, r4
 80058cc:	db01      	blt.n	80058d2 <__sfputc_r+0x16>
 80058ce:	290a      	cmp	r1, #10
 80058d0:	d103      	bne.n	80058da <__sfputc_r+0x1e>
 80058d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058d6:	f000 bba7 	b.w	8006028 <__swbuf_r>
 80058da:	6813      	ldr	r3, [r2, #0]
 80058dc:	1c58      	adds	r0, r3, #1
 80058de:	6010      	str	r0, [r2, #0]
 80058e0:	7019      	strb	r1, [r3, #0]
 80058e2:	4608      	mov	r0, r1
 80058e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <__sfputs_r>:
 80058ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ec:	4606      	mov	r6, r0
 80058ee:	460f      	mov	r7, r1
 80058f0:	4614      	mov	r4, r2
 80058f2:	18d5      	adds	r5, r2, r3
 80058f4:	42ac      	cmp	r4, r5
 80058f6:	d101      	bne.n	80058fc <__sfputs_r+0x12>
 80058f8:	2000      	movs	r0, #0
 80058fa:	e007      	b.n	800590c <__sfputs_r+0x22>
 80058fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005900:	463a      	mov	r2, r7
 8005902:	4630      	mov	r0, r6
 8005904:	f7ff ffda 	bl	80058bc <__sfputc_r>
 8005908:	1c43      	adds	r3, r0, #1
 800590a:	d1f3      	bne.n	80058f4 <__sfputs_r+0xa>
 800590c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005910 <_vfiprintf_r>:
 8005910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005914:	460d      	mov	r5, r1
 8005916:	b09d      	sub	sp, #116	; 0x74
 8005918:	4614      	mov	r4, r2
 800591a:	4698      	mov	r8, r3
 800591c:	4606      	mov	r6, r0
 800591e:	b118      	cbz	r0, 8005928 <_vfiprintf_r+0x18>
 8005920:	6a03      	ldr	r3, [r0, #32]
 8005922:	b90b      	cbnz	r3, 8005928 <_vfiprintf_r+0x18>
 8005924:	f7ff fd5e 	bl	80053e4 <__sinit>
 8005928:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800592a:	07d9      	lsls	r1, r3, #31
 800592c:	d405      	bmi.n	800593a <_vfiprintf_r+0x2a>
 800592e:	89ab      	ldrh	r3, [r5, #12]
 8005930:	059a      	lsls	r2, r3, #22
 8005932:	d402      	bmi.n	800593a <_vfiprintf_r+0x2a>
 8005934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005936:	f7ff feb8 	bl	80056aa <__retarget_lock_acquire_recursive>
 800593a:	89ab      	ldrh	r3, [r5, #12]
 800593c:	071b      	lsls	r3, r3, #28
 800593e:	d501      	bpl.n	8005944 <_vfiprintf_r+0x34>
 8005940:	692b      	ldr	r3, [r5, #16]
 8005942:	b99b      	cbnz	r3, 800596c <_vfiprintf_r+0x5c>
 8005944:	4629      	mov	r1, r5
 8005946:	4630      	mov	r0, r6
 8005948:	f000 fbac 	bl	80060a4 <__swsetup_r>
 800594c:	b170      	cbz	r0, 800596c <_vfiprintf_r+0x5c>
 800594e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005950:	07dc      	lsls	r4, r3, #31
 8005952:	d504      	bpl.n	800595e <_vfiprintf_r+0x4e>
 8005954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005958:	b01d      	add	sp, #116	; 0x74
 800595a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800595e:	89ab      	ldrh	r3, [r5, #12]
 8005960:	0598      	lsls	r0, r3, #22
 8005962:	d4f7      	bmi.n	8005954 <_vfiprintf_r+0x44>
 8005964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005966:	f7ff fea1 	bl	80056ac <__retarget_lock_release_recursive>
 800596a:	e7f3      	b.n	8005954 <_vfiprintf_r+0x44>
 800596c:	2300      	movs	r3, #0
 800596e:	9309      	str	r3, [sp, #36]	; 0x24
 8005970:	2320      	movs	r3, #32
 8005972:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005976:	f8cd 800c 	str.w	r8, [sp, #12]
 800597a:	2330      	movs	r3, #48	; 0x30
 800597c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005b30 <_vfiprintf_r+0x220>
 8005980:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005984:	f04f 0901 	mov.w	r9, #1
 8005988:	4623      	mov	r3, r4
 800598a:	469a      	mov	sl, r3
 800598c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005990:	b10a      	cbz	r2, 8005996 <_vfiprintf_r+0x86>
 8005992:	2a25      	cmp	r2, #37	; 0x25
 8005994:	d1f9      	bne.n	800598a <_vfiprintf_r+0x7a>
 8005996:	ebba 0b04 	subs.w	fp, sl, r4
 800599a:	d00b      	beq.n	80059b4 <_vfiprintf_r+0xa4>
 800599c:	465b      	mov	r3, fp
 800599e:	4622      	mov	r2, r4
 80059a0:	4629      	mov	r1, r5
 80059a2:	4630      	mov	r0, r6
 80059a4:	f7ff ffa1 	bl	80058ea <__sfputs_r>
 80059a8:	3001      	adds	r0, #1
 80059aa:	f000 80a9 	beq.w	8005b00 <_vfiprintf_r+0x1f0>
 80059ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059b0:	445a      	add	r2, fp
 80059b2:	9209      	str	r2, [sp, #36]	; 0x24
 80059b4:	f89a 3000 	ldrb.w	r3, [sl]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 80a1 	beq.w	8005b00 <_vfiprintf_r+0x1f0>
 80059be:	2300      	movs	r3, #0
 80059c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80059c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059c8:	f10a 0a01 	add.w	sl, sl, #1
 80059cc:	9304      	str	r3, [sp, #16]
 80059ce:	9307      	str	r3, [sp, #28]
 80059d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059d4:	931a      	str	r3, [sp, #104]	; 0x68
 80059d6:	4654      	mov	r4, sl
 80059d8:	2205      	movs	r2, #5
 80059da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059de:	4854      	ldr	r0, [pc, #336]	; (8005b30 <_vfiprintf_r+0x220>)
 80059e0:	f7fa fbfe 	bl	80001e0 <memchr>
 80059e4:	9a04      	ldr	r2, [sp, #16]
 80059e6:	b9d8      	cbnz	r0, 8005a20 <_vfiprintf_r+0x110>
 80059e8:	06d1      	lsls	r1, r2, #27
 80059ea:	bf44      	itt	mi
 80059ec:	2320      	movmi	r3, #32
 80059ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059f2:	0713      	lsls	r3, r2, #28
 80059f4:	bf44      	itt	mi
 80059f6:	232b      	movmi	r3, #43	; 0x2b
 80059f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059fc:	f89a 3000 	ldrb.w	r3, [sl]
 8005a00:	2b2a      	cmp	r3, #42	; 0x2a
 8005a02:	d015      	beq.n	8005a30 <_vfiprintf_r+0x120>
 8005a04:	9a07      	ldr	r2, [sp, #28]
 8005a06:	4654      	mov	r4, sl
 8005a08:	2000      	movs	r0, #0
 8005a0a:	f04f 0c0a 	mov.w	ip, #10
 8005a0e:	4621      	mov	r1, r4
 8005a10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a14:	3b30      	subs	r3, #48	; 0x30
 8005a16:	2b09      	cmp	r3, #9
 8005a18:	d94d      	bls.n	8005ab6 <_vfiprintf_r+0x1a6>
 8005a1a:	b1b0      	cbz	r0, 8005a4a <_vfiprintf_r+0x13a>
 8005a1c:	9207      	str	r2, [sp, #28]
 8005a1e:	e014      	b.n	8005a4a <_vfiprintf_r+0x13a>
 8005a20:	eba0 0308 	sub.w	r3, r0, r8
 8005a24:	fa09 f303 	lsl.w	r3, r9, r3
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	9304      	str	r3, [sp, #16]
 8005a2c:	46a2      	mov	sl, r4
 8005a2e:	e7d2      	b.n	80059d6 <_vfiprintf_r+0xc6>
 8005a30:	9b03      	ldr	r3, [sp, #12]
 8005a32:	1d19      	adds	r1, r3, #4
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	9103      	str	r1, [sp, #12]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	bfbb      	ittet	lt
 8005a3c:	425b      	neglt	r3, r3
 8005a3e:	f042 0202 	orrlt.w	r2, r2, #2
 8005a42:	9307      	strge	r3, [sp, #28]
 8005a44:	9307      	strlt	r3, [sp, #28]
 8005a46:	bfb8      	it	lt
 8005a48:	9204      	strlt	r2, [sp, #16]
 8005a4a:	7823      	ldrb	r3, [r4, #0]
 8005a4c:	2b2e      	cmp	r3, #46	; 0x2e
 8005a4e:	d10c      	bne.n	8005a6a <_vfiprintf_r+0x15a>
 8005a50:	7863      	ldrb	r3, [r4, #1]
 8005a52:	2b2a      	cmp	r3, #42	; 0x2a
 8005a54:	d134      	bne.n	8005ac0 <_vfiprintf_r+0x1b0>
 8005a56:	9b03      	ldr	r3, [sp, #12]
 8005a58:	1d1a      	adds	r2, r3, #4
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	9203      	str	r2, [sp, #12]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	bfb8      	it	lt
 8005a62:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005a66:	3402      	adds	r4, #2
 8005a68:	9305      	str	r3, [sp, #20]
 8005a6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005b40 <_vfiprintf_r+0x230>
 8005a6e:	7821      	ldrb	r1, [r4, #0]
 8005a70:	2203      	movs	r2, #3
 8005a72:	4650      	mov	r0, sl
 8005a74:	f7fa fbb4 	bl	80001e0 <memchr>
 8005a78:	b138      	cbz	r0, 8005a8a <_vfiprintf_r+0x17a>
 8005a7a:	9b04      	ldr	r3, [sp, #16]
 8005a7c:	eba0 000a 	sub.w	r0, r0, sl
 8005a80:	2240      	movs	r2, #64	; 0x40
 8005a82:	4082      	lsls	r2, r0
 8005a84:	4313      	orrs	r3, r2
 8005a86:	3401      	adds	r4, #1
 8005a88:	9304      	str	r3, [sp, #16]
 8005a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a8e:	4829      	ldr	r0, [pc, #164]	; (8005b34 <_vfiprintf_r+0x224>)
 8005a90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a94:	2206      	movs	r2, #6
 8005a96:	f7fa fba3 	bl	80001e0 <memchr>
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d03f      	beq.n	8005b1e <_vfiprintf_r+0x20e>
 8005a9e:	4b26      	ldr	r3, [pc, #152]	; (8005b38 <_vfiprintf_r+0x228>)
 8005aa0:	bb1b      	cbnz	r3, 8005aea <_vfiprintf_r+0x1da>
 8005aa2:	9b03      	ldr	r3, [sp, #12]
 8005aa4:	3307      	adds	r3, #7
 8005aa6:	f023 0307 	bic.w	r3, r3, #7
 8005aaa:	3308      	adds	r3, #8
 8005aac:	9303      	str	r3, [sp, #12]
 8005aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ab0:	443b      	add	r3, r7
 8005ab2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ab4:	e768      	b.n	8005988 <_vfiprintf_r+0x78>
 8005ab6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005aba:	460c      	mov	r4, r1
 8005abc:	2001      	movs	r0, #1
 8005abe:	e7a6      	b.n	8005a0e <_vfiprintf_r+0xfe>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	3401      	adds	r4, #1
 8005ac4:	9305      	str	r3, [sp, #20]
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	f04f 0c0a 	mov.w	ip, #10
 8005acc:	4620      	mov	r0, r4
 8005ace:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ad2:	3a30      	subs	r2, #48	; 0x30
 8005ad4:	2a09      	cmp	r2, #9
 8005ad6:	d903      	bls.n	8005ae0 <_vfiprintf_r+0x1d0>
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0c6      	beq.n	8005a6a <_vfiprintf_r+0x15a>
 8005adc:	9105      	str	r1, [sp, #20]
 8005ade:	e7c4      	b.n	8005a6a <_vfiprintf_r+0x15a>
 8005ae0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ae4:	4604      	mov	r4, r0
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e7f0      	b.n	8005acc <_vfiprintf_r+0x1bc>
 8005aea:	ab03      	add	r3, sp, #12
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	462a      	mov	r2, r5
 8005af0:	4b12      	ldr	r3, [pc, #72]	; (8005b3c <_vfiprintf_r+0x22c>)
 8005af2:	a904      	add	r1, sp, #16
 8005af4:	4630      	mov	r0, r6
 8005af6:	f3af 8000 	nop.w
 8005afa:	4607      	mov	r7, r0
 8005afc:	1c78      	adds	r0, r7, #1
 8005afe:	d1d6      	bne.n	8005aae <_vfiprintf_r+0x19e>
 8005b00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b02:	07d9      	lsls	r1, r3, #31
 8005b04:	d405      	bmi.n	8005b12 <_vfiprintf_r+0x202>
 8005b06:	89ab      	ldrh	r3, [r5, #12]
 8005b08:	059a      	lsls	r2, r3, #22
 8005b0a:	d402      	bmi.n	8005b12 <_vfiprintf_r+0x202>
 8005b0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b0e:	f7ff fdcd 	bl	80056ac <__retarget_lock_release_recursive>
 8005b12:	89ab      	ldrh	r3, [r5, #12]
 8005b14:	065b      	lsls	r3, r3, #25
 8005b16:	f53f af1d 	bmi.w	8005954 <_vfiprintf_r+0x44>
 8005b1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b1c:	e71c      	b.n	8005958 <_vfiprintf_r+0x48>
 8005b1e:	ab03      	add	r3, sp, #12
 8005b20:	9300      	str	r3, [sp, #0]
 8005b22:	462a      	mov	r2, r5
 8005b24:	4b05      	ldr	r3, [pc, #20]	; (8005b3c <_vfiprintf_r+0x22c>)
 8005b26:	a904      	add	r1, sp, #16
 8005b28:	4630      	mov	r0, r6
 8005b2a:	f000 f879 	bl	8005c20 <_printf_i>
 8005b2e:	e7e4      	b.n	8005afa <_vfiprintf_r+0x1ea>
 8005b30:	08006340 	.word	0x08006340
 8005b34:	0800634a 	.word	0x0800634a
 8005b38:	00000000 	.word	0x00000000
 8005b3c:	080058eb 	.word	0x080058eb
 8005b40:	08006346 	.word	0x08006346

08005b44 <_printf_common>:
 8005b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b48:	4616      	mov	r6, r2
 8005b4a:	4699      	mov	r9, r3
 8005b4c:	688a      	ldr	r2, [r1, #8]
 8005b4e:	690b      	ldr	r3, [r1, #16]
 8005b50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b54:	4293      	cmp	r3, r2
 8005b56:	bfb8      	it	lt
 8005b58:	4613      	movlt	r3, r2
 8005b5a:	6033      	str	r3, [r6, #0]
 8005b5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b60:	4607      	mov	r7, r0
 8005b62:	460c      	mov	r4, r1
 8005b64:	b10a      	cbz	r2, 8005b6a <_printf_common+0x26>
 8005b66:	3301      	adds	r3, #1
 8005b68:	6033      	str	r3, [r6, #0]
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	0699      	lsls	r1, r3, #26
 8005b6e:	bf42      	ittt	mi
 8005b70:	6833      	ldrmi	r3, [r6, #0]
 8005b72:	3302      	addmi	r3, #2
 8005b74:	6033      	strmi	r3, [r6, #0]
 8005b76:	6825      	ldr	r5, [r4, #0]
 8005b78:	f015 0506 	ands.w	r5, r5, #6
 8005b7c:	d106      	bne.n	8005b8c <_printf_common+0x48>
 8005b7e:	f104 0a19 	add.w	sl, r4, #25
 8005b82:	68e3      	ldr	r3, [r4, #12]
 8005b84:	6832      	ldr	r2, [r6, #0]
 8005b86:	1a9b      	subs	r3, r3, r2
 8005b88:	42ab      	cmp	r3, r5
 8005b8a:	dc26      	bgt.n	8005bda <_printf_common+0x96>
 8005b8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b90:	1e13      	subs	r3, r2, #0
 8005b92:	6822      	ldr	r2, [r4, #0]
 8005b94:	bf18      	it	ne
 8005b96:	2301      	movne	r3, #1
 8005b98:	0692      	lsls	r2, r2, #26
 8005b9a:	d42b      	bmi.n	8005bf4 <_printf_common+0xb0>
 8005b9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ba0:	4649      	mov	r1, r9
 8005ba2:	4638      	mov	r0, r7
 8005ba4:	47c0      	blx	r8
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	d01e      	beq.n	8005be8 <_printf_common+0xa4>
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	6922      	ldr	r2, [r4, #16]
 8005bae:	f003 0306 	and.w	r3, r3, #6
 8005bb2:	2b04      	cmp	r3, #4
 8005bb4:	bf02      	ittt	eq
 8005bb6:	68e5      	ldreq	r5, [r4, #12]
 8005bb8:	6833      	ldreq	r3, [r6, #0]
 8005bba:	1aed      	subeq	r5, r5, r3
 8005bbc:	68a3      	ldr	r3, [r4, #8]
 8005bbe:	bf0c      	ite	eq
 8005bc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bc4:	2500      	movne	r5, #0
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	bfc4      	itt	gt
 8005bca:	1a9b      	subgt	r3, r3, r2
 8005bcc:	18ed      	addgt	r5, r5, r3
 8005bce:	2600      	movs	r6, #0
 8005bd0:	341a      	adds	r4, #26
 8005bd2:	42b5      	cmp	r5, r6
 8005bd4:	d11a      	bne.n	8005c0c <_printf_common+0xc8>
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	e008      	b.n	8005bec <_printf_common+0xa8>
 8005bda:	2301      	movs	r3, #1
 8005bdc:	4652      	mov	r2, sl
 8005bde:	4649      	mov	r1, r9
 8005be0:	4638      	mov	r0, r7
 8005be2:	47c0      	blx	r8
 8005be4:	3001      	adds	r0, #1
 8005be6:	d103      	bne.n	8005bf0 <_printf_common+0xac>
 8005be8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bf0:	3501      	adds	r5, #1
 8005bf2:	e7c6      	b.n	8005b82 <_printf_common+0x3e>
 8005bf4:	18e1      	adds	r1, r4, r3
 8005bf6:	1c5a      	adds	r2, r3, #1
 8005bf8:	2030      	movs	r0, #48	; 0x30
 8005bfa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005bfe:	4422      	add	r2, r4
 8005c00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c08:	3302      	adds	r3, #2
 8005c0a:	e7c7      	b.n	8005b9c <_printf_common+0x58>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	4622      	mov	r2, r4
 8005c10:	4649      	mov	r1, r9
 8005c12:	4638      	mov	r0, r7
 8005c14:	47c0      	blx	r8
 8005c16:	3001      	adds	r0, #1
 8005c18:	d0e6      	beq.n	8005be8 <_printf_common+0xa4>
 8005c1a:	3601      	adds	r6, #1
 8005c1c:	e7d9      	b.n	8005bd2 <_printf_common+0x8e>
	...

08005c20 <_printf_i>:
 8005c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c24:	7e0f      	ldrb	r7, [r1, #24]
 8005c26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c28:	2f78      	cmp	r7, #120	; 0x78
 8005c2a:	4691      	mov	r9, r2
 8005c2c:	4680      	mov	r8, r0
 8005c2e:	460c      	mov	r4, r1
 8005c30:	469a      	mov	sl, r3
 8005c32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c36:	d807      	bhi.n	8005c48 <_printf_i+0x28>
 8005c38:	2f62      	cmp	r7, #98	; 0x62
 8005c3a:	d80a      	bhi.n	8005c52 <_printf_i+0x32>
 8005c3c:	2f00      	cmp	r7, #0
 8005c3e:	f000 80d4 	beq.w	8005dea <_printf_i+0x1ca>
 8005c42:	2f58      	cmp	r7, #88	; 0x58
 8005c44:	f000 80c0 	beq.w	8005dc8 <_printf_i+0x1a8>
 8005c48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c50:	e03a      	b.n	8005cc8 <_printf_i+0xa8>
 8005c52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c56:	2b15      	cmp	r3, #21
 8005c58:	d8f6      	bhi.n	8005c48 <_printf_i+0x28>
 8005c5a:	a101      	add	r1, pc, #4	; (adr r1, 8005c60 <_printf_i+0x40>)
 8005c5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c60:	08005cb9 	.word	0x08005cb9
 8005c64:	08005ccd 	.word	0x08005ccd
 8005c68:	08005c49 	.word	0x08005c49
 8005c6c:	08005c49 	.word	0x08005c49
 8005c70:	08005c49 	.word	0x08005c49
 8005c74:	08005c49 	.word	0x08005c49
 8005c78:	08005ccd 	.word	0x08005ccd
 8005c7c:	08005c49 	.word	0x08005c49
 8005c80:	08005c49 	.word	0x08005c49
 8005c84:	08005c49 	.word	0x08005c49
 8005c88:	08005c49 	.word	0x08005c49
 8005c8c:	08005dd1 	.word	0x08005dd1
 8005c90:	08005cf9 	.word	0x08005cf9
 8005c94:	08005d8b 	.word	0x08005d8b
 8005c98:	08005c49 	.word	0x08005c49
 8005c9c:	08005c49 	.word	0x08005c49
 8005ca0:	08005df3 	.word	0x08005df3
 8005ca4:	08005c49 	.word	0x08005c49
 8005ca8:	08005cf9 	.word	0x08005cf9
 8005cac:	08005c49 	.word	0x08005c49
 8005cb0:	08005c49 	.word	0x08005c49
 8005cb4:	08005d93 	.word	0x08005d93
 8005cb8:	682b      	ldr	r3, [r5, #0]
 8005cba:	1d1a      	adds	r2, r3, #4
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	602a      	str	r2, [r5, #0]
 8005cc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e09f      	b.n	8005e0c <_printf_i+0x1ec>
 8005ccc:	6820      	ldr	r0, [r4, #0]
 8005cce:	682b      	ldr	r3, [r5, #0]
 8005cd0:	0607      	lsls	r7, r0, #24
 8005cd2:	f103 0104 	add.w	r1, r3, #4
 8005cd6:	6029      	str	r1, [r5, #0]
 8005cd8:	d501      	bpl.n	8005cde <_printf_i+0xbe>
 8005cda:	681e      	ldr	r6, [r3, #0]
 8005cdc:	e003      	b.n	8005ce6 <_printf_i+0xc6>
 8005cde:	0646      	lsls	r6, r0, #25
 8005ce0:	d5fb      	bpl.n	8005cda <_printf_i+0xba>
 8005ce2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005ce6:	2e00      	cmp	r6, #0
 8005ce8:	da03      	bge.n	8005cf2 <_printf_i+0xd2>
 8005cea:	232d      	movs	r3, #45	; 0x2d
 8005cec:	4276      	negs	r6, r6
 8005cee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cf2:	485a      	ldr	r0, [pc, #360]	; (8005e5c <_printf_i+0x23c>)
 8005cf4:	230a      	movs	r3, #10
 8005cf6:	e012      	b.n	8005d1e <_printf_i+0xfe>
 8005cf8:	682b      	ldr	r3, [r5, #0]
 8005cfa:	6820      	ldr	r0, [r4, #0]
 8005cfc:	1d19      	adds	r1, r3, #4
 8005cfe:	6029      	str	r1, [r5, #0]
 8005d00:	0605      	lsls	r5, r0, #24
 8005d02:	d501      	bpl.n	8005d08 <_printf_i+0xe8>
 8005d04:	681e      	ldr	r6, [r3, #0]
 8005d06:	e002      	b.n	8005d0e <_printf_i+0xee>
 8005d08:	0641      	lsls	r1, r0, #25
 8005d0a:	d5fb      	bpl.n	8005d04 <_printf_i+0xe4>
 8005d0c:	881e      	ldrh	r6, [r3, #0]
 8005d0e:	4853      	ldr	r0, [pc, #332]	; (8005e5c <_printf_i+0x23c>)
 8005d10:	2f6f      	cmp	r7, #111	; 0x6f
 8005d12:	bf0c      	ite	eq
 8005d14:	2308      	moveq	r3, #8
 8005d16:	230a      	movne	r3, #10
 8005d18:	2100      	movs	r1, #0
 8005d1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d1e:	6865      	ldr	r5, [r4, #4]
 8005d20:	60a5      	str	r5, [r4, #8]
 8005d22:	2d00      	cmp	r5, #0
 8005d24:	bfa2      	ittt	ge
 8005d26:	6821      	ldrge	r1, [r4, #0]
 8005d28:	f021 0104 	bicge.w	r1, r1, #4
 8005d2c:	6021      	strge	r1, [r4, #0]
 8005d2e:	b90e      	cbnz	r6, 8005d34 <_printf_i+0x114>
 8005d30:	2d00      	cmp	r5, #0
 8005d32:	d04b      	beq.n	8005dcc <_printf_i+0x1ac>
 8005d34:	4615      	mov	r5, r2
 8005d36:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d3a:	fb03 6711 	mls	r7, r3, r1, r6
 8005d3e:	5dc7      	ldrb	r7, [r0, r7]
 8005d40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d44:	4637      	mov	r7, r6
 8005d46:	42bb      	cmp	r3, r7
 8005d48:	460e      	mov	r6, r1
 8005d4a:	d9f4      	bls.n	8005d36 <_printf_i+0x116>
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d10b      	bne.n	8005d68 <_printf_i+0x148>
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	07de      	lsls	r6, r3, #31
 8005d54:	d508      	bpl.n	8005d68 <_printf_i+0x148>
 8005d56:	6923      	ldr	r3, [r4, #16]
 8005d58:	6861      	ldr	r1, [r4, #4]
 8005d5a:	4299      	cmp	r1, r3
 8005d5c:	bfde      	ittt	le
 8005d5e:	2330      	movle	r3, #48	; 0x30
 8005d60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d64:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d68:	1b52      	subs	r2, r2, r5
 8005d6a:	6122      	str	r2, [r4, #16]
 8005d6c:	f8cd a000 	str.w	sl, [sp]
 8005d70:	464b      	mov	r3, r9
 8005d72:	aa03      	add	r2, sp, #12
 8005d74:	4621      	mov	r1, r4
 8005d76:	4640      	mov	r0, r8
 8005d78:	f7ff fee4 	bl	8005b44 <_printf_common>
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	d14a      	bne.n	8005e16 <_printf_i+0x1f6>
 8005d80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d84:	b004      	add	sp, #16
 8005d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d8a:	6823      	ldr	r3, [r4, #0]
 8005d8c:	f043 0320 	orr.w	r3, r3, #32
 8005d90:	6023      	str	r3, [r4, #0]
 8005d92:	4833      	ldr	r0, [pc, #204]	; (8005e60 <_printf_i+0x240>)
 8005d94:	2778      	movs	r7, #120	; 0x78
 8005d96:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005d9a:	6823      	ldr	r3, [r4, #0]
 8005d9c:	6829      	ldr	r1, [r5, #0]
 8005d9e:	061f      	lsls	r7, r3, #24
 8005da0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005da4:	d402      	bmi.n	8005dac <_printf_i+0x18c>
 8005da6:	065f      	lsls	r7, r3, #25
 8005da8:	bf48      	it	mi
 8005daa:	b2b6      	uxthmi	r6, r6
 8005dac:	07df      	lsls	r7, r3, #31
 8005dae:	bf48      	it	mi
 8005db0:	f043 0320 	orrmi.w	r3, r3, #32
 8005db4:	6029      	str	r1, [r5, #0]
 8005db6:	bf48      	it	mi
 8005db8:	6023      	strmi	r3, [r4, #0]
 8005dba:	b91e      	cbnz	r6, 8005dc4 <_printf_i+0x1a4>
 8005dbc:	6823      	ldr	r3, [r4, #0]
 8005dbe:	f023 0320 	bic.w	r3, r3, #32
 8005dc2:	6023      	str	r3, [r4, #0]
 8005dc4:	2310      	movs	r3, #16
 8005dc6:	e7a7      	b.n	8005d18 <_printf_i+0xf8>
 8005dc8:	4824      	ldr	r0, [pc, #144]	; (8005e5c <_printf_i+0x23c>)
 8005dca:	e7e4      	b.n	8005d96 <_printf_i+0x176>
 8005dcc:	4615      	mov	r5, r2
 8005dce:	e7bd      	b.n	8005d4c <_printf_i+0x12c>
 8005dd0:	682b      	ldr	r3, [r5, #0]
 8005dd2:	6826      	ldr	r6, [r4, #0]
 8005dd4:	6961      	ldr	r1, [r4, #20]
 8005dd6:	1d18      	adds	r0, r3, #4
 8005dd8:	6028      	str	r0, [r5, #0]
 8005dda:	0635      	lsls	r5, r6, #24
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	d501      	bpl.n	8005de4 <_printf_i+0x1c4>
 8005de0:	6019      	str	r1, [r3, #0]
 8005de2:	e002      	b.n	8005dea <_printf_i+0x1ca>
 8005de4:	0670      	lsls	r0, r6, #25
 8005de6:	d5fb      	bpl.n	8005de0 <_printf_i+0x1c0>
 8005de8:	8019      	strh	r1, [r3, #0]
 8005dea:	2300      	movs	r3, #0
 8005dec:	6123      	str	r3, [r4, #16]
 8005dee:	4615      	mov	r5, r2
 8005df0:	e7bc      	b.n	8005d6c <_printf_i+0x14c>
 8005df2:	682b      	ldr	r3, [r5, #0]
 8005df4:	1d1a      	adds	r2, r3, #4
 8005df6:	602a      	str	r2, [r5, #0]
 8005df8:	681d      	ldr	r5, [r3, #0]
 8005dfa:	6862      	ldr	r2, [r4, #4]
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	4628      	mov	r0, r5
 8005e00:	f7fa f9ee 	bl	80001e0 <memchr>
 8005e04:	b108      	cbz	r0, 8005e0a <_printf_i+0x1ea>
 8005e06:	1b40      	subs	r0, r0, r5
 8005e08:	6060      	str	r0, [r4, #4]
 8005e0a:	6863      	ldr	r3, [r4, #4]
 8005e0c:	6123      	str	r3, [r4, #16]
 8005e0e:	2300      	movs	r3, #0
 8005e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e14:	e7aa      	b.n	8005d6c <_printf_i+0x14c>
 8005e16:	6923      	ldr	r3, [r4, #16]
 8005e18:	462a      	mov	r2, r5
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	4640      	mov	r0, r8
 8005e1e:	47d0      	blx	sl
 8005e20:	3001      	adds	r0, #1
 8005e22:	d0ad      	beq.n	8005d80 <_printf_i+0x160>
 8005e24:	6823      	ldr	r3, [r4, #0]
 8005e26:	079b      	lsls	r3, r3, #30
 8005e28:	d413      	bmi.n	8005e52 <_printf_i+0x232>
 8005e2a:	68e0      	ldr	r0, [r4, #12]
 8005e2c:	9b03      	ldr	r3, [sp, #12]
 8005e2e:	4298      	cmp	r0, r3
 8005e30:	bfb8      	it	lt
 8005e32:	4618      	movlt	r0, r3
 8005e34:	e7a6      	b.n	8005d84 <_printf_i+0x164>
 8005e36:	2301      	movs	r3, #1
 8005e38:	4632      	mov	r2, r6
 8005e3a:	4649      	mov	r1, r9
 8005e3c:	4640      	mov	r0, r8
 8005e3e:	47d0      	blx	sl
 8005e40:	3001      	adds	r0, #1
 8005e42:	d09d      	beq.n	8005d80 <_printf_i+0x160>
 8005e44:	3501      	adds	r5, #1
 8005e46:	68e3      	ldr	r3, [r4, #12]
 8005e48:	9903      	ldr	r1, [sp, #12]
 8005e4a:	1a5b      	subs	r3, r3, r1
 8005e4c:	42ab      	cmp	r3, r5
 8005e4e:	dcf2      	bgt.n	8005e36 <_printf_i+0x216>
 8005e50:	e7eb      	b.n	8005e2a <_printf_i+0x20a>
 8005e52:	2500      	movs	r5, #0
 8005e54:	f104 0619 	add.w	r6, r4, #25
 8005e58:	e7f5      	b.n	8005e46 <_printf_i+0x226>
 8005e5a:	bf00      	nop
 8005e5c:	08006351 	.word	0x08006351
 8005e60:	08006362 	.word	0x08006362

08005e64 <__sflush_r>:
 8005e64:	898a      	ldrh	r2, [r1, #12]
 8005e66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e6a:	4605      	mov	r5, r0
 8005e6c:	0710      	lsls	r0, r2, #28
 8005e6e:	460c      	mov	r4, r1
 8005e70:	d458      	bmi.n	8005f24 <__sflush_r+0xc0>
 8005e72:	684b      	ldr	r3, [r1, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	dc05      	bgt.n	8005e84 <__sflush_r+0x20>
 8005e78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	dc02      	bgt.n	8005e84 <__sflush_r+0x20>
 8005e7e:	2000      	movs	r0, #0
 8005e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e86:	2e00      	cmp	r6, #0
 8005e88:	d0f9      	beq.n	8005e7e <__sflush_r+0x1a>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e90:	682f      	ldr	r7, [r5, #0]
 8005e92:	6a21      	ldr	r1, [r4, #32]
 8005e94:	602b      	str	r3, [r5, #0]
 8005e96:	d032      	beq.n	8005efe <__sflush_r+0x9a>
 8005e98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e9a:	89a3      	ldrh	r3, [r4, #12]
 8005e9c:	075a      	lsls	r2, r3, #29
 8005e9e:	d505      	bpl.n	8005eac <__sflush_r+0x48>
 8005ea0:	6863      	ldr	r3, [r4, #4]
 8005ea2:	1ac0      	subs	r0, r0, r3
 8005ea4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005ea6:	b10b      	cbz	r3, 8005eac <__sflush_r+0x48>
 8005ea8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005eaa:	1ac0      	subs	r0, r0, r3
 8005eac:	2300      	movs	r3, #0
 8005eae:	4602      	mov	r2, r0
 8005eb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005eb2:	6a21      	ldr	r1, [r4, #32]
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	47b0      	blx	r6
 8005eb8:	1c43      	adds	r3, r0, #1
 8005eba:	89a3      	ldrh	r3, [r4, #12]
 8005ebc:	d106      	bne.n	8005ecc <__sflush_r+0x68>
 8005ebe:	6829      	ldr	r1, [r5, #0]
 8005ec0:	291d      	cmp	r1, #29
 8005ec2:	d82b      	bhi.n	8005f1c <__sflush_r+0xb8>
 8005ec4:	4a29      	ldr	r2, [pc, #164]	; (8005f6c <__sflush_r+0x108>)
 8005ec6:	410a      	asrs	r2, r1
 8005ec8:	07d6      	lsls	r6, r2, #31
 8005eca:	d427      	bmi.n	8005f1c <__sflush_r+0xb8>
 8005ecc:	2200      	movs	r2, #0
 8005ece:	6062      	str	r2, [r4, #4]
 8005ed0:	04d9      	lsls	r1, r3, #19
 8005ed2:	6922      	ldr	r2, [r4, #16]
 8005ed4:	6022      	str	r2, [r4, #0]
 8005ed6:	d504      	bpl.n	8005ee2 <__sflush_r+0x7e>
 8005ed8:	1c42      	adds	r2, r0, #1
 8005eda:	d101      	bne.n	8005ee0 <__sflush_r+0x7c>
 8005edc:	682b      	ldr	r3, [r5, #0]
 8005ede:	b903      	cbnz	r3, 8005ee2 <__sflush_r+0x7e>
 8005ee0:	6560      	str	r0, [r4, #84]	; 0x54
 8005ee2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ee4:	602f      	str	r7, [r5, #0]
 8005ee6:	2900      	cmp	r1, #0
 8005ee8:	d0c9      	beq.n	8005e7e <__sflush_r+0x1a>
 8005eea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005eee:	4299      	cmp	r1, r3
 8005ef0:	d002      	beq.n	8005ef8 <__sflush_r+0x94>
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	f7ff fbea 	bl	80056cc <_free_r>
 8005ef8:	2000      	movs	r0, #0
 8005efa:	6360      	str	r0, [r4, #52]	; 0x34
 8005efc:	e7c0      	b.n	8005e80 <__sflush_r+0x1c>
 8005efe:	2301      	movs	r3, #1
 8005f00:	4628      	mov	r0, r5
 8005f02:	47b0      	blx	r6
 8005f04:	1c41      	adds	r1, r0, #1
 8005f06:	d1c8      	bne.n	8005e9a <__sflush_r+0x36>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d0c5      	beq.n	8005e9a <__sflush_r+0x36>
 8005f0e:	2b1d      	cmp	r3, #29
 8005f10:	d001      	beq.n	8005f16 <__sflush_r+0xb2>
 8005f12:	2b16      	cmp	r3, #22
 8005f14:	d101      	bne.n	8005f1a <__sflush_r+0xb6>
 8005f16:	602f      	str	r7, [r5, #0]
 8005f18:	e7b1      	b.n	8005e7e <__sflush_r+0x1a>
 8005f1a:	89a3      	ldrh	r3, [r4, #12]
 8005f1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f20:	81a3      	strh	r3, [r4, #12]
 8005f22:	e7ad      	b.n	8005e80 <__sflush_r+0x1c>
 8005f24:	690f      	ldr	r7, [r1, #16]
 8005f26:	2f00      	cmp	r7, #0
 8005f28:	d0a9      	beq.n	8005e7e <__sflush_r+0x1a>
 8005f2a:	0793      	lsls	r3, r2, #30
 8005f2c:	680e      	ldr	r6, [r1, #0]
 8005f2e:	bf08      	it	eq
 8005f30:	694b      	ldreq	r3, [r1, #20]
 8005f32:	600f      	str	r7, [r1, #0]
 8005f34:	bf18      	it	ne
 8005f36:	2300      	movne	r3, #0
 8005f38:	eba6 0807 	sub.w	r8, r6, r7
 8005f3c:	608b      	str	r3, [r1, #8]
 8005f3e:	f1b8 0f00 	cmp.w	r8, #0
 8005f42:	dd9c      	ble.n	8005e7e <__sflush_r+0x1a>
 8005f44:	6a21      	ldr	r1, [r4, #32]
 8005f46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005f48:	4643      	mov	r3, r8
 8005f4a:	463a      	mov	r2, r7
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	47b0      	blx	r6
 8005f50:	2800      	cmp	r0, #0
 8005f52:	dc06      	bgt.n	8005f62 <__sflush_r+0xfe>
 8005f54:	89a3      	ldrh	r3, [r4, #12]
 8005f56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f5a:	81a3      	strh	r3, [r4, #12]
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f60:	e78e      	b.n	8005e80 <__sflush_r+0x1c>
 8005f62:	4407      	add	r7, r0
 8005f64:	eba8 0800 	sub.w	r8, r8, r0
 8005f68:	e7e9      	b.n	8005f3e <__sflush_r+0xda>
 8005f6a:	bf00      	nop
 8005f6c:	dfbffffe 	.word	0xdfbffffe

08005f70 <_fflush_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	690b      	ldr	r3, [r1, #16]
 8005f74:	4605      	mov	r5, r0
 8005f76:	460c      	mov	r4, r1
 8005f78:	b913      	cbnz	r3, 8005f80 <_fflush_r+0x10>
 8005f7a:	2500      	movs	r5, #0
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	bd38      	pop	{r3, r4, r5, pc}
 8005f80:	b118      	cbz	r0, 8005f8a <_fflush_r+0x1a>
 8005f82:	6a03      	ldr	r3, [r0, #32]
 8005f84:	b90b      	cbnz	r3, 8005f8a <_fflush_r+0x1a>
 8005f86:	f7ff fa2d 	bl	80053e4 <__sinit>
 8005f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d0f3      	beq.n	8005f7a <_fflush_r+0xa>
 8005f92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f94:	07d0      	lsls	r0, r2, #31
 8005f96:	d404      	bmi.n	8005fa2 <_fflush_r+0x32>
 8005f98:	0599      	lsls	r1, r3, #22
 8005f9a:	d402      	bmi.n	8005fa2 <_fflush_r+0x32>
 8005f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f9e:	f7ff fb84 	bl	80056aa <__retarget_lock_acquire_recursive>
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	4621      	mov	r1, r4
 8005fa6:	f7ff ff5d 	bl	8005e64 <__sflush_r>
 8005faa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fac:	07da      	lsls	r2, r3, #31
 8005fae:	4605      	mov	r5, r0
 8005fb0:	d4e4      	bmi.n	8005f7c <_fflush_r+0xc>
 8005fb2:	89a3      	ldrh	r3, [r4, #12]
 8005fb4:	059b      	lsls	r3, r3, #22
 8005fb6:	d4e1      	bmi.n	8005f7c <_fflush_r+0xc>
 8005fb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fba:	f7ff fb77 	bl	80056ac <__retarget_lock_release_recursive>
 8005fbe:	e7dd      	b.n	8005f7c <_fflush_r+0xc>

08005fc0 <_putc_r>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	460d      	mov	r5, r1
 8005fc4:	4614      	mov	r4, r2
 8005fc6:	4606      	mov	r6, r0
 8005fc8:	b118      	cbz	r0, 8005fd2 <_putc_r+0x12>
 8005fca:	6a03      	ldr	r3, [r0, #32]
 8005fcc:	b90b      	cbnz	r3, 8005fd2 <_putc_r+0x12>
 8005fce:	f7ff fa09 	bl	80053e4 <__sinit>
 8005fd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fd4:	07d8      	lsls	r0, r3, #31
 8005fd6:	d405      	bmi.n	8005fe4 <_putc_r+0x24>
 8005fd8:	89a3      	ldrh	r3, [r4, #12]
 8005fda:	0599      	lsls	r1, r3, #22
 8005fdc:	d402      	bmi.n	8005fe4 <_putc_r+0x24>
 8005fde:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fe0:	f7ff fb63 	bl	80056aa <__retarget_lock_acquire_recursive>
 8005fe4:	68a3      	ldr	r3, [r4, #8]
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	60a3      	str	r3, [r4, #8]
 8005fec:	da05      	bge.n	8005ffa <_putc_r+0x3a>
 8005fee:	69a2      	ldr	r2, [r4, #24]
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	db12      	blt.n	800601a <_putc_r+0x5a>
 8005ff4:	b2eb      	uxtb	r3, r5
 8005ff6:	2b0a      	cmp	r3, #10
 8005ff8:	d00f      	beq.n	800601a <_putc_r+0x5a>
 8005ffa:	6823      	ldr	r3, [r4, #0]
 8005ffc:	1c5a      	adds	r2, r3, #1
 8005ffe:	6022      	str	r2, [r4, #0]
 8006000:	701d      	strb	r5, [r3, #0]
 8006002:	b2ed      	uxtb	r5, r5
 8006004:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006006:	07da      	lsls	r2, r3, #31
 8006008:	d405      	bmi.n	8006016 <_putc_r+0x56>
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	059b      	lsls	r3, r3, #22
 800600e:	d402      	bmi.n	8006016 <_putc_r+0x56>
 8006010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006012:	f7ff fb4b 	bl	80056ac <__retarget_lock_release_recursive>
 8006016:	4628      	mov	r0, r5
 8006018:	bd70      	pop	{r4, r5, r6, pc}
 800601a:	4629      	mov	r1, r5
 800601c:	4622      	mov	r2, r4
 800601e:	4630      	mov	r0, r6
 8006020:	f000 f802 	bl	8006028 <__swbuf_r>
 8006024:	4605      	mov	r5, r0
 8006026:	e7ed      	b.n	8006004 <_putc_r+0x44>

08006028 <__swbuf_r>:
 8006028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800602a:	460e      	mov	r6, r1
 800602c:	4614      	mov	r4, r2
 800602e:	4605      	mov	r5, r0
 8006030:	b118      	cbz	r0, 800603a <__swbuf_r+0x12>
 8006032:	6a03      	ldr	r3, [r0, #32]
 8006034:	b90b      	cbnz	r3, 800603a <__swbuf_r+0x12>
 8006036:	f7ff f9d5 	bl	80053e4 <__sinit>
 800603a:	69a3      	ldr	r3, [r4, #24]
 800603c:	60a3      	str	r3, [r4, #8]
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	071a      	lsls	r2, r3, #28
 8006042:	d525      	bpl.n	8006090 <__swbuf_r+0x68>
 8006044:	6923      	ldr	r3, [r4, #16]
 8006046:	b31b      	cbz	r3, 8006090 <__swbuf_r+0x68>
 8006048:	6823      	ldr	r3, [r4, #0]
 800604a:	6922      	ldr	r2, [r4, #16]
 800604c:	1a98      	subs	r0, r3, r2
 800604e:	6963      	ldr	r3, [r4, #20]
 8006050:	b2f6      	uxtb	r6, r6
 8006052:	4283      	cmp	r3, r0
 8006054:	4637      	mov	r7, r6
 8006056:	dc04      	bgt.n	8006062 <__swbuf_r+0x3a>
 8006058:	4621      	mov	r1, r4
 800605a:	4628      	mov	r0, r5
 800605c:	f7ff ff88 	bl	8005f70 <_fflush_r>
 8006060:	b9e0      	cbnz	r0, 800609c <__swbuf_r+0x74>
 8006062:	68a3      	ldr	r3, [r4, #8]
 8006064:	3b01      	subs	r3, #1
 8006066:	60a3      	str	r3, [r4, #8]
 8006068:	6823      	ldr	r3, [r4, #0]
 800606a:	1c5a      	adds	r2, r3, #1
 800606c:	6022      	str	r2, [r4, #0]
 800606e:	701e      	strb	r6, [r3, #0]
 8006070:	6962      	ldr	r2, [r4, #20]
 8006072:	1c43      	adds	r3, r0, #1
 8006074:	429a      	cmp	r2, r3
 8006076:	d004      	beq.n	8006082 <__swbuf_r+0x5a>
 8006078:	89a3      	ldrh	r3, [r4, #12]
 800607a:	07db      	lsls	r3, r3, #31
 800607c:	d506      	bpl.n	800608c <__swbuf_r+0x64>
 800607e:	2e0a      	cmp	r6, #10
 8006080:	d104      	bne.n	800608c <__swbuf_r+0x64>
 8006082:	4621      	mov	r1, r4
 8006084:	4628      	mov	r0, r5
 8006086:	f7ff ff73 	bl	8005f70 <_fflush_r>
 800608a:	b938      	cbnz	r0, 800609c <__swbuf_r+0x74>
 800608c:	4638      	mov	r0, r7
 800608e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006090:	4621      	mov	r1, r4
 8006092:	4628      	mov	r0, r5
 8006094:	f000 f806 	bl	80060a4 <__swsetup_r>
 8006098:	2800      	cmp	r0, #0
 800609a:	d0d5      	beq.n	8006048 <__swbuf_r+0x20>
 800609c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80060a0:	e7f4      	b.n	800608c <__swbuf_r+0x64>
	...

080060a4 <__swsetup_r>:
 80060a4:	b538      	push	{r3, r4, r5, lr}
 80060a6:	4b2a      	ldr	r3, [pc, #168]	; (8006150 <__swsetup_r+0xac>)
 80060a8:	4605      	mov	r5, r0
 80060aa:	6818      	ldr	r0, [r3, #0]
 80060ac:	460c      	mov	r4, r1
 80060ae:	b118      	cbz	r0, 80060b8 <__swsetup_r+0x14>
 80060b0:	6a03      	ldr	r3, [r0, #32]
 80060b2:	b90b      	cbnz	r3, 80060b8 <__swsetup_r+0x14>
 80060b4:	f7ff f996 	bl	80053e4 <__sinit>
 80060b8:	89a3      	ldrh	r3, [r4, #12]
 80060ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060be:	0718      	lsls	r0, r3, #28
 80060c0:	d422      	bmi.n	8006108 <__swsetup_r+0x64>
 80060c2:	06d9      	lsls	r1, r3, #27
 80060c4:	d407      	bmi.n	80060d6 <__swsetup_r+0x32>
 80060c6:	2309      	movs	r3, #9
 80060c8:	602b      	str	r3, [r5, #0]
 80060ca:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060ce:	81a3      	strh	r3, [r4, #12]
 80060d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060d4:	e034      	b.n	8006140 <__swsetup_r+0x9c>
 80060d6:	0758      	lsls	r0, r3, #29
 80060d8:	d512      	bpl.n	8006100 <__swsetup_r+0x5c>
 80060da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060dc:	b141      	cbz	r1, 80060f0 <__swsetup_r+0x4c>
 80060de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060e2:	4299      	cmp	r1, r3
 80060e4:	d002      	beq.n	80060ec <__swsetup_r+0x48>
 80060e6:	4628      	mov	r0, r5
 80060e8:	f7ff faf0 	bl	80056cc <_free_r>
 80060ec:	2300      	movs	r3, #0
 80060ee:	6363      	str	r3, [r4, #52]	; 0x34
 80060f0:	89a3      	ldrh	r3, [r4, #12]
 80060f2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80060f6:	81a3      	strh	r3, [r4, #12]
 80060f8:	2300      	movs	r3, #0
 80060fa:	6063      	str	r3, [r4, #4]
 80060fc:	6923      	ldr	r3, [r4, #16]
 80060fe:	6023      	str	r3, [r4, #0]
 8006100:	89a3      	ldrh	r3, [r4, #12]
 8006102:	f043 0308 	orr.w	r3, r3, #8
 8006106:	81a3      	strh	r3, [r4, #12]
 8006108:	6923      	ldr	r3, [r4, #16]
 800610a:	b94b      	cbnz	r3, 8006120 <__swsetup_r+0x7c>
 800610c:	89a3      	ldrh	r3, [r4, #12]
 800610e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006112:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006116:	d003      	beq.n	8006120 <__swsetup_r+0x7c>
 8006118:	4621      	mov	r1, r4
 800611a:	4628      	mov	r0, r5
 800611c:	f000 f850 	bl	80061c0 <__smakebuf_r>
 8006120:	89a0      	ldrh	r0, [r4, #12]
 8006122:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006126:	f010 0301 	ands.w	r3, r0, #1
 800612a:	d00a      	beq.n	8006142 <__swsetup_r+0x9e>
 800612c:	2300      	movs	r3, #0
 800612e:	60a3      	str	r3, [r4, #8]
 8006130:	6963      	ldr	r3, [r4, #20]
 8006132:	425b      	negs	r3, r3
 8006134:	61a3      	str	r3, [r4, #24]
 8006136:	6923      	ldr	r3, [r4, #16]
 8006138:	b943      	cbnz	r3, 800614c <__swsetup_r+0xa8>
 800613a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800613e:	d1c4      	bne.n	80060ca <__swsetup_r+0x26>
 8006140:	bd38      	pop	{r3, r4, r5, pc}
 8006142:	0781      	lsls	r1, r0, #30
 8006144:	bf58      	it	pl
 8006146:	6963      	ldrpl	r3, [r4, #20]
 8006148:	60a3      	str	r3, [r4, #8]
 800614a:	e7f4      	b.n	8006136 <__swsetup_r+0x92>
 800614c:	2000      	movs	r0, #0
 800614e:	e7f7      	b.n	8006140 <__swsetup_r+0x9c>
 8006150:	20000068 	.word	0x20000068

08006154 <_sbrk_r>:
 8006154:	b538      	push	{r3, r4, r5, lr}
 8006156:	4d06      	ldr	r5, [pc, #24]	; (8006170 <_sbrk_r+0x1c>)
 8006158:	2300      	movs	r3, #0
 800615a:	4604      	mov	r4, r0
 800615c:	4608      	mov	r0, r1
 800615e:	602b      	str	r3, [r5, #0]
 8006160:	f7fa fda6 	bl	8000cb0 <_sbrk>
 8006164:	1c43      	adds	r3, r0, #1
 8006166:	d102      	bne.n	800616e <_sbrk_r+0x1a>
 8006168:	682b      	ldr	r3, [r5, #0]
 800616a:	b103      	cbz	r3, 800616e <_sbrk_r+0x1a>
 800616c:	6023      	str	r3, [r4, #0]
 800616e:	bd38      	pop	{r3, r4, r5, pc}
 8006170:	20004264 	.word	0x20004264

08006174 <__swhatbuf_r>:
 8006174:	b570      	push	{r4, r5, r6, lr}
 8006176:	460c      	mov	r4, r1
 8006178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800617c:	2900      	cmp	r1, #0
 800617e:	b096      	sub	sp, #88	; 0x58
 8006180:	4615      	mov	r5, r2
 8006182:	461e      	mov	r6, r3
 8006184:	da0d      	bge.n	80061a2 <__swhatbuf_r+0x2e>
 8006186:	89a3      	ldrh	r3, [r4, #12]
 8006188:	f013 0f80 	tst.w	r3, #128	; 0x80
 800618c:	f04f 0100 	mov.w	r1, #0
 8006190:	bf0c      	ite	eq
 8006192:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006196:	2340      	movne	r3, #64	; 0x40
 8006198:	2000      	movs	r0, #0
 800619a:	6031      	str	r1, [r6, #0]
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	b016      	add	sp, #88	; 0x58
 80061a0:	bd70      	pop	{r4, r5, r6, pc}
 80061a2:	466a      	mov	r2, sp
 80061a4:	f000 f848 	bl	8006238 <_fstat_r>
 80061a8:	2800      	cmp	r0, #0
 80061aa:	dbec      	blt.n	8006186 <__swhatbuf_r+0x12>
 80061ac:	9901      	ldr	r1, [sp, #4]
 80061ae:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80061b2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80061b6:	4259      	negs	r1, r3
 80061b8:	4159      	adcs	r1, r3
 80061ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061be:	e7eb      	b.n	8006198 <__swhatbuf_r+0x24>

080061c0 <__smakebuf_r>:
 80061c0:	898b      	ldrh	r3, [r1, #12]
 80061c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80061c4:	079d      	lsls	r5, r3, #30
 80061c6:	4606      	mov	r6, r0
 80061c8:	460c      	mov	r4, r1
 80061ca:	d507      	bpl.n	80061dc <__smakebuf_r+0x1c>
 80061cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80061d0:	6023      	str	r3, [r4, #0]
 80061d2:	6123      	str	r3, [r4, #16]
 80061d4:	2301      	movs	r3, #1
 80061d6:	6163      	str	r3, [r4, #20]
 80061d8:	b002      	add	sp, #8
 80061da:	bd70      	pop	{r4, r5, r6, pc}
 80061dc:	ab01      	add	r3, sp, #4
 80061de:	466a      	mov	r2, sp
 80061e0:	f7ff ffc8 	bl	8006174 <__swhatbuf_r>
 80061e4:	9900      	ldr	r1, [sp, #0]
 80061e6:	4605      	mov	r5, r0
 80061e8:	4630      	mov	r0, r6
 80061ea:	f7ff fadb 	bl	80057a4 <_malloc_r>
 80061ee:	b948      	cbnz	r0, 8006204 <__smakebuf_r+0x44>
 80061f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061f4:	059a      	lsls	r2, r3, #22
 80061f6:	d4ef      	bmi.n	80061d8 <__smakebuf_r+0x18>
 80061f8:	f023 0303 	bic.w	r3, r3, #3
 80061fc:	f043 0302 	orr.w	r3, r3, #2
 8006200:	81a3      	strh	r3, [r4, #12]
 8006202:	e7e3      	b.n	80061cc <__smakebuf_r+0xc>
 8006204:	89a3      	ldrh	r3, [r4, #12]
 8006206:	6020      	str	r0, [r4, #0]
 8006208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800620c:	81a3      	strh	r3, [r4, #12]
 800620e:	9b00      	ldr	r3, [sp, #0]
 8006210:	6163      	str	r3, [r4, #20]
 8006212:	9b01      	ldr	r3, [sp, #4]
 8006214:	6120      	str	r0, [r4, #16]
 8006216:	b15b      	cbz	r3, 8006230 <__smakebuf_r+0x70>
 8006218:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800621c:	4630      	mov	r0, r6
 800621e:	f000 f81d 	bl	800625c <_isatty_r>
 8006222:	b128      	cbz	r0, 8006230 <__smakebuf_r+0x70>
 8006224:	89a3      	ldrh	r3, [r4, #12]
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	f043 0301 	orr.w	r3, r3, #1
 800622e:	81a3      	strh	r3, [r4, #12]
 8006230:	89a3      	ldrh	r3, [r4, #12]
 8006232:	431d      	orrs	r5, r3
 8006234:	81a5      	strh	r5, [r4, #12]
 8006236:	e7cf      	b.n	80061d8 <__smakebuf_r+0x18>

08006238 <_fstat_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4d07      	ldr	r5, [pc, #28]	; (8006258 <_fstat_r+0x20>)
 800623c:	2300      	movs	r3, #0
 800623e:	4604      	mov	r4, r0
 8006240:	4608      	mov	r0, r1
 8006242:	4611      	mov	r1, r2
 8006244:	602b      	str	r3, [r5, #0]
 8006246:	f7fa fd0a 	bl	8000c5e <_fstat>
 800624a:	1c43      	adds	r3, r0, #1
 800624c:	d102      	bne.n	8006254 <_fstat_r+0x1c>
 800624e:	682b      	ldr	r3, [r5, #0]
 8006250:	b103      	cbz	r3, 8006254 <_fstat_r+0x1c>
 8006252:	6023      	str	r3, [r4, #0]
 8006254:	bd38      	pop	{r3, r4, r5, pc}
 8006256:	bf00      	nop
 8006258:	20004264 	.word	0x20004264

0800625c <_isatty_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	4d06      	ldr	r5, [pc, #24]	; (8006278 <_isatty_r+0x1c>)
 8006260:	2300      	movs	r3, #0
 8006262:	4604      	mov	r4, r0
 8006264:	4608      	mov	r0, r1
 8006266:	602b      	str	r3, [r5, #0]
 8006268:	f7fa fd09 	bl	8000c7e <_isatty>
 800626c:	1c43      	adds	r3, r0, #1
 800626e:	d102      	bne.n	8006276 <_isatty_r+0x1a>
 8006270:	682b      	ldr	r3, [r5, #0]
 8006272:	b103      	cbz	r3, 8006276 <_isatty_r+0x1a>
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	bd38      	pop	{r3, r4, r5, pc}
 8006278:	20004264 	.word	0x20004264

0800627c <_init>:
 800627c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627e:	bf00      	nop
 8006280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006282:	bc08      	pop	{r3}
 8006284:	469e      	mov	lr, r3
 8006286:	4770      	bx	lr

08006288 <_fini>:
 8006288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628a:	bf00      	nop
 800628c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800628e:	bc08      	pop	{r3}
 8006290:	469e      	mov	lr, r3
 8006292:	4770      	bx	lr
