v 20091004 2
L 40000 52000 56000 52000 1 10 0 0 -1 -1
L 55850 51850 40150 51850 1 10 0 0 -1 -1
L 46400 52000 46400 51850 1 10 0 0 -1 -1
L 44800 52000 44800 51850 1 10 0 0 -1 -1
L 43200 52000 43200 51850 1 10 0 0 -1 -1
L 41600 52000 41600 51850 1 10 0 0 -1 -1
T 40775 51975 1 8 1 0 0 2 1
1
T 42375 51975 1 8 1 0 0 2 1
2
T 43950 51975 1 8 1 0 0 2 1
3
T 45575 51975 1 8 1 0 0 2 1
4
T 40050 52800 8 6 0 0 0 0 1
graphical=1
T 40050 52950 8 6 0 0 0 0 1
description=Letter 8.5" x 11" Title Block, Andrew Miner, January 12th, 2011   www.CircuitDashboard.com
L 40150 51850 40150 41150 1 10 0 0 -1 -1
L 40000 40000 40000 52000 1 10 0 0 -1 -1
T 40050 52550 8 8 0 0 0 0 1
device=none
T 40050 52350 8 8 0 0 0 0 1
numslots=0
B 48000 40150 7850 550 1 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 53600 40410 53600 40150 1 10 0 0 -1 -1
L 52200 40700 52200 40400 1 10 0 0 -1 -1
L 55850 51850 55850 41150 1 10 0 0 -1 -1
L 56000 40000 56000 52000 1 10 0 0 -1 -1
L 49600 52000 49600 51850 1 10 0 0 -1 -1
L 48000 52000 48000 51850 1 10 0 0 -1 -1
T 47125 51975 1 8 1 0 0 2 1
5
T 48775 51975 1 8 1 0 0 2 1
6
T 50350 51975 1 8 1 0 0 2 1
7
T 51975 51975 1 8 1 0 0 2 1
8
T 53575 51975 1 8 1 0 0 2 1
9
T 55125 51975 1 8 1 0 0 2 1
10
L 55850 50400 56000 50400 1 10 0 0 -1 -1
L 55850 48800 56000 48800 1 10 0 0 -1 -1
L 55850 47200 56000 47200 1 10 0 0 -1 -1
L 55850 45600 56000 45600 1 10 0 0 -1 -1
L 55850 44000 56000 44000 1 10 0 0 -1 -1
L 55850 42400 56000 42400 1 10 0 0 -1 -1
L 55850 41000 56000 41000 1 10 0 0 -1 -1
T 55875 51275 1 8 1 0 0 2 1
A
T 55875 49675 1 8 1 0 0 2 1
B
T 55875 48075 1 8 1 0 0 2 1
C
T 55875 46425 1 8 1 0 0 2 1
D
T 55875 44825 1 8 1 0 0 2 1
E
T 55875 43275 1 8 1 0 0 2 1
F
T 55875 41675 1 8 1 0 0 2 1
G
L 51200 52000 51200 51850 1 10 0 0 -1 -1
L 52800 52000 52800 51850 1 10 0 0 -1 -1
L 54400 52000 54400 51850 1 10 0 0 -1 -1
L 55850 41150 40150 41150 1 10 0 0 -1 -1
L 40000 40000 56000 40000 1 10 0 0 -1 -1
L 46400 41150 46400 41000 1 10 0 0 -1 -1
L 44800 41150 44800 41000 1 10 0 0 -1 -1
L 43200 41150 43200 41000 1 10 0 0 -1 -1
L 41600 41150 41600 41000 1 10 0 0 -1 -1
L 49600 41150 49600 41000 1 10 0 0 -1 -1
L 48000 41150 48000 41000 1 10 0 0 -1 -1
L 51200 41150 51200 41000 1 10 0 0 -1 -1
L 52800 41150 52800 41000 1 10 0 0 -1 -1
L 54400 41150 54400 41000 1 10 0 0 -1 -1
T 40775 41125 1 8 1 0 0 2 1
1
T 42375 41125 1 8 1 0 0 2 1
2
T 43950 41125 1 8 1 0 0 2 1
3
T 45575 41125 1 8 1 0 0 2 1
4
T 47125 41125 1 8 1 0 0 2 1
5
T 48775 41125 1 8 1 0 0 2 1
6
T 50350 41125 1 8 1 0 0 2 1
7
T 51975 41125 1 8 1 0 0 2 1
8
T 53575 41125 1 8 1 0 0 2 1
9
T 55125 41125 1 8 1 0 0 2 1
10
L 40000 50400 40150 50400 1 10 0 0 -1 -1
L 40000 48800 40150 48800 1 10 0 0 -1 -1
L 40000 47200 40150 47200 1 10 0 0 -1 -1
L 40000 45600 40150 45600 1 10 0 0 -1 -1
L 40000 44000 40150 44000 1 10 0 0 -1 -1
L 40000 42400 40150 42400 1 10 0 0 -1 -1
L 40000 41000 40150 41000 1 10 0 0 -1 -1
T 40025 51275 1 8 1 0 0 2 1
A
T 40025 49675 1 8 1 0 0 2 1
B
T 40025 48075 1 8 1 0 0 2 1
C
T 40025 46425 1 8 1 0 0 2 1
D
T 40025 44825 1 8 1 0 0 2 1
E
T 40025 43275 1 8 1 0 0 2 1
F
T 40025 41675 1 8 1 0 0 2 1
G
B 48000 40700 7850 300 1 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 48000 40400 7850 300 1 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 53600 40700 53600 40400 1 10 0 0 -1 -1
T 53650 40500 1 8 1 0 0 0 1
Page size:
T 54400 40500 1 8 1 0 0 0 1
8.5" x 11" Letter - A
T 52250 40500 1 8 1 0 0 0 1
Sheet:
T 48050 40800 1 8 1 0 0 0 1
Project name: 
T 48050 40500 1 8 1 0 0 0 1
Schematic name: 
B 40150 40150 7850 850 1 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 40200 40800 1 8 1 0 0 0 1
Revision history and notes:
T 41825 40025 1 8 1 0 0 0 1
Created using Circuit Dashboard v 4.0      www.CircuitDashboard.com
T 48050 40200 1 8 1 0 0 0 1
Designed by:
T 53650 40200 1 8 1 0 0 0 1
Start date:
