{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667658651472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667658651477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 17:30:51 2022 " "Processing started: Sat Nov 05 17:30:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667658651477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658651477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Submission -c Lab2Submission " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Submission -c Lab2Submission" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658651477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667658651802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667658651802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2submission.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2submission.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Submission " "Found entity 1: Lab2Submission" {  } { { "Lab2Submission.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667658659596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658659596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667658659598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658659598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667658659600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658659600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boom_comprator.v 1 1 " "Found 1 design units, including 1 entities, in source file boom_comprator.v" { { "Info" "ISGN_ENTITY_NAME" "1 boom_comprator " "Found entity 1: boom_comprator" {  } { { "boom_comprator.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/boom_comprator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667658659601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658659601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667658659603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658659603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Submission " "Elaborating entity \"Lab2Submission\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667658659625 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out Lab2Submission.v(3) " "Output port \"out\" at Lab2Submission.v(3) has no driver" {  } { { "Lab2Submission.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1667658659625 "|Lab2Submission"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:fd " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:fd\"" {  } { { "Lab2Submission.v" "fd" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667658659626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency_divider.v(10) " "Verilog HDL assignment warning at frequency_divider.v(10): truncated value with size 32 to match size of target (26)" {  } { { "frequency_divider.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/frequency_divider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667658659626 "|Lab2Submission|frequency_divider:fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 frequency_divider.v(18) " "Verilog HDL assignment warning at frequency_divider.v(18): truncated value with size 32 to match size of target (1)" {  } { { "frequency_divider.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/frequency_divider.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667658659626 "|Lab2Submission|frequency_divider:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ct " "Elaborating entity \"counter\" for hierarchy \"counter:ct\"" {  } { { "Lab2Submission.v" "ct" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667658659627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(10) " "Verilog HDL assignment warning at counter.v(10): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/counter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667658659627 "|Lab2Submission|counter:ct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boom_comprator boom_comprator:bc " "Elaborating entity \"boom_comprator\" for hierarchy \"boom_comprator:bc\"" {  } { { "Lab2Submission.v" "bc" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667658659628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selwire boom_comprator.v(7) " "Verilog HDL or VHDL warning at boom_comprator.v(7): object \"selwire\" assigned a value but never read" {  } { { "boom_comprator.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/boom_comprator.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667658659629 "|Lab2Submission|boom_comprator:bc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 boom_comprator.v(10) " "Verilog HDL assignment warning at boom_comprator.v(10): truncated value with size 32 to match size of target (1)" {  } { { "boom_comprator.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/boom_comprator.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667658659629 "|Lab2Submission|boom_comprator:bc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 boom_comprator.v(13) " "Verilog HDL assignment warning at boom_comprator.v(13): truncated value with size 32 to match size of target (1)" {  } { { "boom_comprator.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/boom_comprator.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667658659629 "|Lab2Submission|boom_comprator:bc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 boom_comprator.v(14) " "Verilog HDL assignment warning at boom_comprator.v(14): truncated value with size 32 to match size of target (1)" {  } { { "boom_comprator.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/boom_comprator.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667658659629 "|Lab2Submission|boom_comprator:bc"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[4\] " "Net \"w1\[4\]\" is missing source, defaulting to GND" {  } { { "Lab2Submission.v" "w1\[4\]" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667658659724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[3\] " "Net \"w1\[3\]\" is missing source, defaulting to GND" {  } { { "Lab2Submission.v" "w1\[3\]" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667658659724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[2\] " "Net \"w1\[2\]\" is missing source, defaulting to GND" {  } { { "Lab2Submission.v" "w1\[2\]" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667658659724 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[1\] " "Net \"w1\[1\]\" is missing source, defaulting to GND" {  } { { "Lab2Submission.v" "w1\[1\]" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667658659724 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1667658659724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667658660203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out GND " "Pin \"out\" is stuck at GND" {  } { { "Lab2Submission.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667658660365 "|Lab2Submission|out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667658660365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667658661187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667658661187 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in " "No output dependent on input pin \"in\"" {  } { { "Lab2Submission.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667658662097 "|Lab2Submission|in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Lab2Submission.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667658662097 "|Lab2Submission|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Lab2Submission.v" "" { Text "H:/Workspace/1-quatrus/LabSub/EmbeddedSystems/Lab2sub/Lab2Submission.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667658662097 "|Lab2Submission|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667658662097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667658662111 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667658662111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667658662111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667658662122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 17:31:02 2022 " "Processing ended: Sat Nov 05 17:31:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667658662122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667658662122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667658662122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667658662122 ""}
