$date
	Thu Jun 08 15:51:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MealyPatternTestbench $end
$var wire 2 ! o [1:0] $end
$var reg 1 " clock $end
$var reg 1 # i $end
$scope module machine $end
$var wire 1 " clock $end
$var wire 1 # i $end
$var wire 1 $ w1 $end
$var wire 1 % w10 $end
$var wire 1 & w11 $end
$var wire 1 ' w12 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 + w5 $end
$var wire 1 , w6 $end
$var wire 1 - w7 $end
$var wire 1 . w8 $end
$var wire 1 / w9 $end
$var wire 2 0 o [1:0] $end
$var reg 2 1 one_zero_one [1:0] $end
$var reg 2 2 zero_one_zero [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
b0 0
0/
0.
1-
0,
1+
1*
1)
0(
0'
0&
0%
0$
0#
0"
b0 !
$end
#1
0*
b10 2
1"
#2
0+
1(
0)
0-
1&
1$
1/
1%
0"
1#
#3
0%
0$
0(
b10 1
b1 2
1"
#4
0"
#5
1$
b0 2
1"
#6
1+
1.
1)
1*
1-
0&
0$
0/
0"
0#
#7
0-
0*
0.
b1 1
b10 2
1"
#8
0+
1(
0)
1&
b1 !
b1 0
1$
1%
1'
0"
1#
#9
0%
1/
b0 !
b0 0
0$
0'
0(
b10 1
b1 2
1"
#10
1+
b10 !
b10 0
1.
1*
1,
1-
0&
0/
0"
0#
#11
0-
0*
1)
b0 !
b0 0
0.
0,
b1 1
b10 2
1"
#12
0+
1(
0)
1&
b1 !
b1 0
1$
1%
1'
0"
1#
#13
0%
1/
b0 !
b0 0
0$
0'
0(
b10 1
b1 2
1"
#14
1+
b10 !
b10 0
1.
1*
1,
1-
0&
0/
0"
0#
#15
0-
0*
1)
b0 !
b0 0
0.
0,
b1 1
b10 2
1"
#16
0+
1(
0)
1&
b1 !
b1 0
1$
1%
1'
0"
1#
#17
0%
1/
b0 !
b0 0
0$
0'
0(
b10 1
b1 2
1"
#18
0"
