#Build: Design Editor 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: de.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Design Editor (version 2020.3 build 62942) at Tue May 30 17:43:44 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture schematic structure.
Building architecture floorplan schematic view.
Loading the wires...
Loading the device ...
timing path CLMS_126_201.CLK -> CLMS_126_205 built
timing path CLMS_126_201.CLK -> CLMS_126_205.CIN built
timing path CLMS_126_201.CLK -> CLMS_126_201 built
timing path CLMA_146_188.CLK -> CLMA_146_188.CD built
timing path CLMA_146_212.CLK -> CLMA_146_213.M2 built
timing path CLMS_142_189.CLK -> CLMA_146_188.M2 built
timing path CLMA_146_216.CLK -> CLMA_146_216.M3 built
timing path CLMA_146_216.CLK -> CLMA_146_216.M2 built
timing path CLMA_146_216.CLK -> CLMA_146_216.M0 built
timing path CLMA_146_216.CLK -> CLMA_146_216.AD built
timing path CLMA_146_216.CLK -> CLMA_146_216.M0 built
timing path CLMA_146_216.CLK -> CLMA_146_216.M1 built
