/mnt/STORAGE/Documents/Computacao/Digital/SD/S4PU/quartus/vhdl/sequential/Reg.vhd {1 {vcom -work work -2002 -explicit /mnt/STORAGE/Documents/Computacao/Digital/SD/S4PU/quartus/vhdl/sequential/Reg.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Reg
-- Compiling architecture canonical of Reg

} {} {}} /mnt/STORAGE/Documents/Computacao/Digital/SD/S4PU/quartus/testbench/TB_Reg.vht {1 {vcom -work work -2002 -explicit /mnt/STORAGE/Documents/Computacao/Digital/SD/S4PU/quartus/testbench/TB_Reg.vht
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity TB_Reg
-- Compiling architecture testbench of TB_Reg

} {} {}}
