
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 359.145 ; gain = 74.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/CPU/CPU.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU.srcs/sources_1/new/main.v:56]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (1#1) [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'int_div' [D:/CPU/CPU.srcs/sources_1/new/int_div.v:23]
	Parameter F_DIV bound to: 100000 - type: integer 
	Parameter F_DIV_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_n_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:42]
WARNING: [Synth 8-6014] Unused sequential element clk_n_r_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:68]
INFO: [Synth 8-256] done synthesizing module 'int_div' (2#1) [D:/CPU/CPU.srcs/sources_1/new/int_div.v:23]
INFO: [Synth 8-638] synthesizing module 'int_div__parameterized0' [D:/CPU/CPU.srcs/sources_1/new/int_div.v:23]
	Parameter F_DIV bound to: 10000000 - type: integer 
	Parameter F_DIV_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_n_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:42]
WARNING: [Synth 8-6014] Unused sequential element clk_n_r_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:68]
INFO: [Synth 8-256] done synthesizing module 'int_div__parameterized0' (2#1) [D:/CPU/CPU.srcs/sources_1/new/int_div.v:23]
INFO: [Synth 8-638] synthesizing module 'counter_sync_r' [D:/CPU/CPU.srcs/sources_1/new/counter_sync_r.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter_sync_r' (3#1) [D:/CPU/CPU.srcs/sources_1/new/counter_sync_r.v:23]
INFO: [Synth 8-638] synthesizing module 'disp_dec' [D:/CPU/CPU.srcs/sources_1/new/disp_dec.v:23]
INFO: [Synth 8-638] synthesizing module 'dual_hex' [D:/CPU/CPU.srcs/sources_1/new/dual_hex.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_decoder' [D:/CPU/CPU.srcs/sources_1/new/seg_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'seg_decoder' (4#1) [D:/CPU/CPU.srcs/sources_1/new/seg_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'dual_hex' (5#1) [D:/CPU/CPU.srcs/sources_1/new/dual_hex.v:23]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/disp_dec.v:35]
INFO: [Synth 8-256] done synthesizing module 'disp_dec' (6#1) [D:/CPU/CPU.srcs/sources_1/new/disp_dec.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/CPU/CPU.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/alu.v:78]
WARNING: [Synth 8-6014] Unused sequential element sign_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/alu.v:79]
INFO: [Synth 8-256] done synthesizing module 'alu' (7#1) [D:/CPU/CPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [D:/CPU/CPU.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CPU/CPU.srcs/sources_1/new/ctrlunit.v:44]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_1' (8#1) [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/realtime/dist_mem_gen_1_stub.v:6]
WARNING: [Synth 8-3848] Net data in module/entity ctrlunit does not have driver. [D:/CPU/CPU.srcs/sources_1/new/ctrlunit.v:32]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (9#1) [D:/CPU/CPU.srcs/sources_1/new/ctrlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [D:/CPU/CPU.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'register' (10#1) [D:/CPU/CPU.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'main' (11#1) [D:/CPU/CPU.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[31]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[30]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[29]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[28]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[27]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[26]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[25]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[24]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[23]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[22]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[21]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[20]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[19]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[18]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[17]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[13]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[11]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[9]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[8]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[7]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[2]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[1]
WARNING: [Synth 8-3331] design register has unconnected port ctrlsignals[0]
WARNING: [Synth 8-3331] design ctrlunit has unconnected port flags[7]
WARNING: [Synth 8-3331] design ctrlunit has unconnected port flags[6]
WARNING: [Synth 8-3331] design ctrlunit has unconnected port flags[5]
WARNING: [Synth 8-3331] design ctrlunit has unconnected port flags[3]
WARNING: [Synth 8-3331] design ctrlunit has unconnected port flags[2]
WARNING: [Synth 8-3331] design ctrlunit has unconnected port flags[1]
WARNING: [Synth 8-3331] design ctrlunit has unconnected port flags[0]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[31]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[30]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[29]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[28]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[27]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[26]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[16]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[15]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[14]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[13]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[12]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[10]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[6]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[5]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[4]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[3]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[2]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[1]
WARNING: [Synth 8-3331] design alu has unconnected port ctrlsignals[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 398.469 ; gain = 113.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 398.469 ; gain = 113.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/dcp5/dist_mem_gen_0_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/dcp5/dist_mem_gen_0_in_context.xdc] for cell 'memory'
Parsing XDC File [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/dcp7/dist_mem_gen_1_in_context.xdc] for cell 'ctrlunit1/your_instance_name'
Finished Parsing XDC File [D:/CPU/CPU.runs/synth_1/.Xil/Vivado-13456-DESKTOP-JENDM0L/dcp7/dist_mem_gen_1_in_context.xdc] for cell 'ctrlunit1/your_instance_name'
Parsing XDC File [D:/CPU/CPU.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/CPU/CPU.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CPU/CPU.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 705.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 705.688 ; gain = 420.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 705.688 ; gain = 420.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ctrlunit1/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 705.688 ; gain = 420.656
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_p_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:40]
WARNING: [Synth 8-6014] Unused sequential element count_p_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:40]
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/register.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 705.688 ; gain = 420.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
	   8 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 11    
	  18 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
+---Muxes : 
	   8 Input      1 Bit        Muxes := 8     
Module int_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module int_div__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_sync_r 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module seg_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module disp_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   8 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 1     
Module ctrlunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	  18 Input      1 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element nclk1000/count_p_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:40]
WARNING: [Synth 8-6014] Unused sequential element nclk1/count_p_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:40]
WARNING: [Synth 8-6014] Unused sequential element c/C0_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/counter_sync_r.v:33]
WARNING: [Synth 8-6014] Unused sequential element register1/pc_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/register.v:39]
WARNING: [Synth 8-6014] Unused sequential element nclk1000/count_p_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:40]
WARNING: [Synth 8-6014] Unused sequential element nclk1/count_p_reg was removed.  [D:/CPU/CPU.srcs/sources_1/new/int_div.v:40]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrlunit1/we_reg )
INFO: [Synth 8-3886] merging instance 'segP_reg' (FDE) to 'seg6_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (seg6_reg)
WARNING: [Synth 8-3332] Sequential element (alu1/flags_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu1/flags_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu1/flags_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu1/flags_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu1/flags_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu1/flags_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (alu1/flags_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (ctrlunit1/we_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (seg6_reg) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 705.688 ; gain = 420.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 711.336 ; gain = 426.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 712.340 ; gain = 427.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ctrlunit1/your_instance_name  has unconnected pin d[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |dist_mem_gen_1 |     1|
|3     |BUFG           |     2|
|4     |CARRY4         |    52|
|5     |LUT1           |   129|
|6     |LUT2           |    57|
|7     |LUT3           |    79|
|8     |LUT4           |    46|
|9     |LUT5           |    85|
|10    |LUT6           |   291|
|11    |XORCY          |     1|
|12    |FDRE           |   181|
|13    |IBUF           |     2|
|14    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+------------+------------------------+------+
|      |Instance    |Module                  |Cells |
+------+------------+------------------------+------+
|1     |top         |                        |   989|
|2     |  alu1      |alu                     |   460|
|3     |  c         |counter_sync_r          |    22|
|4     |  ctrlunit1 |ctrlunit                |   184|
|5     |  nclk1     |int_div__parameterized0 |    93|
|6     |  nclk1000  |int_div                 |    89|
|7     |  register1 |register                |    90|
+------+------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 738.391 ; gain = 146.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 738.391 ; gain = 453.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

41 Infos, 75 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 738.391 ; gain = 459.066
INFO: [Common 17-1381] The checkpoint 'D:/CPU/CPU.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 738.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 11:09:59 2019...
