<module id="DMA" HW_revision="356.0">
    <register id="DMA_DEVICE_CFG" width="32" offset="0x0" internal="0" description="Device Configuration Status">
        <bitfield id="NUM_DMA_CHANNELS" description="Number of DMA channels available" begin="7" end="0" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="NUM_SRC_PER_CHANNEL" description="Number of DMA sources per channel" begin="15" end="8" width="8" rwaccess="R">
        </bitfield>
    </register>
    <register id="DMA_SW_CHTRIG" width="32" offset="0x4" internal="0" description="Software Channel Trigger Register">
        <bitfield id="CH0" description="Write 1, triggers DMA_CHANNEL0" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH1" description="Write 1, triggers DMA_CHANNEL1" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH2" description="Write 1, triggers DMA_CHANNEL2" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH3" description="Write 1, triggers DMA_CHANNEL3" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH4" description="Write 1, triggers DMA_CHANNEL4" begin="4" end="4" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH5" description="Write 1, triggers DMA_CHANNEL5" begin="5" end="5" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH6" description="Write 1, triggers DMA_CHANNEL6" begin="6" end="6" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH7" description="Write 1, triggers DMA_CHANNEL7" begin="7" end="7" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH8" description="Write 1, triggers DMA_CHANNEL8" begin="8" end="8" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH9" description="Write 1, triggers DMA_CHANNEL9" begin="9" end="9" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH10" description="Write 1, triggers DMA_CHANNEL10" begin="10" end="10" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH11" description="Write 1, triggers DMA_CHANNEL11" begin="11" end="11" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH12" description="Write 1, triggers DMA_CHANNEL12" begin="12" end="12" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH13" description="Write 1, triggers DMA_CHANNEL13" begin="13" end="13" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH14" description="Write 1, triggers DMA_CHANNEL14" begin="14" end="14" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH15" description="Write 1, triggers DMA_CHANNEL15" begin="15" end="15" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH16" description="Write 1, triggers DMA_CHANNEL16" begin="16" end="16" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH17" description="Write 1, triggers DMA_CHANNEL17" begin="17" end="17" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH18" description="Write 1, triggers DMA_CHANNEL18" begin="18" end="18" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH19" description="Write 1, triggers DMA_CHANNEL19" begin="19" end="19" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH20" description="Write 1, triggers DMA_CHANNEL20" begin="20" end="20" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH21" description="Write 1, triggers DMA_CHANNEL21" begin="21" end="21" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH22" description="Write 1, triggers DMA_CHANNEL22" begin="22" end="22" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH23" description="Write 1, triggers DMA_CHANNEL23" begin="23" end="23" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH24" description="Write 1, triggers DMA_CHANNEL24" begin="24" end="24" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH25" description="Write 1, triggers DMA_CHANNEL25" begin="25" end="25" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH26" description="Write 1, triggers DMA_CHANNEL26" begin="26" end="26" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH27" description="Write 1, triggers DMA_CHANNEL27" begin="27" end="27" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH28" description="Write 1, triggers DMA_CHANNEL28" begin="28" end="28" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH29" description="Write 1, triggers DMA_CHANNEL29" begin="29" end="29" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH30" description="Write 1, triggers DMA_CHANNEL30" begin="30" end="30" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH31" description="Write 1, triggers DMA_CHANNEL31" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH0_SRCCFG" width="32" offset="0x10" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH1_SRCCFG" width="32" offset="0x14" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH2_SRCCFG" width="32" offset="0x18" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH3_SRCCFG" width="32" offset="0x1C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH4_SRCCFG" width="32" offset="0x20" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH5_SRCCFG" width="32" offset="0x24" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH6_SRCCFG" width="32" offset="0x28" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH7_SRCCFG" width="32" offset="0x2C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH8_SRCCFG" width="32" offset="0x30" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH9_SRCCFG" width="32" offset="0x34" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH10_SRCCFG" width="32" offset="0x38" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH11_SRCCFG" width="32" offset="0x3C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH12_SRCCFG" width="32" offset="0x40" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH13_SRCCFG" width="32" offset="0x44" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH14_SRCCFG" width="32" offset="0x48" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH15_SRCCFG" width="32" offset="0x4C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH16_SRCCFG" width="32" offset="0x50" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH17_SRCCFG" width="32" offset="0x54" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH18_SRCCFG" width="32" offset="0x58" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH19_SRCCFG" width="32" offset="0x5C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH20_SRCCFG" width="32" offset="0x60" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH21_SRCCFG" width="32" offset="0x64" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH22_SRCCFG" width="32" offset="0x68" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH23_SRCCFG" width="32" offset="0x6C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH24_SRCCFG" width="32" offset="0x70" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH25_SRCCFG" width="32" offset="0x74" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH26_SRCCFG" width="32" offset="0x78" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH27_SRCCFG" width="32" offset="0x7C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH28_SRCCFG" width="32" offset="0x80" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH29_SRCCFG" width="32" offset="0x84" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH30_SRCCFG" width="32" offset="0x88" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CH31_SRCCFG" width="32" offset="0x8C" internal="0" description="Channel n Source Configuration Register">
        <bitfield id="DMA_SRC" description="Device level DMA source mapping to channel input" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_INT1_SRCCFG" width="32" offset="0x100" internal="0" description="Interrupt 1 Source Channel Configuration">
        <bitfield id="INT_SRC" description="Controls which channel&apos;s completion event is mapped as a source of this Interrupt" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="EN" description="Enables DMA_INT1 mapping" begin="5" end="5" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_INT2_SRCCFG" width="32" offset="0x104" internal="0" description="Interrupt 2 Source Channel Configuration Register">
        <bitfield id="INT_SRC" description="Controls which channel&apos;s completion event is mapped as a source of this Interrupt" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="EN" description="Enables DMA_INT2 mapping" begin="5" end="5" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_INT3_SRCCFG" width="32" offset="0x108" internal="0" description="Interrupt 3 Source Channel Configuration Register">
        <bitfield id="INT_SRC" description="Controls which channel&apos;s completion event is mapped as a source of this Interrupt" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="EN" description="Enables DMA_INT3 mapping" begin="5" end="5" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_INT0_SRCFLG" width="32" offset="0x110" internal="0" description="Interrupt 0 Source Channel Flag Register">
        <bitfield id="CH0" description="Channel 0 was the source of DMA_INT0" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH1" description="Channel 1 was the source of DMA_INT0" begin="1" end="1" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH2" description="Channel 2 was the source of DMA_INT0" begin="2" end="2" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH3" description="Channel 3 was the source of DMA_INT0" begin="3" end="3" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH4" description="Channel 4 was the source of DMA_INT0" begin="4" end="4" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH5" description="Channel 5 was the source of DMA_INT0" begin="5" end="5" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH6" description="Channel 6 was the source of DMA_INT0" begin="6" end="6" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH7" description="Channel 7 was the source of DMA_INT0" begin="7" end="7" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH8" description="Channel 8 was the source of DMA_INT0" begin="8" end="8" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH9" description="Channel 9 was the source of DMA_INT0" begin="9" end="9" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH10" description="Channel 10 was the source of DMA_INT0" begin="10" end="10" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH11" description="Channel 11 was the source of DMA_INT0" begin="11" end="11" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH12" description="Channel 12 was the source of DMA_INT0" begin="12" end="12" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH13" description="Channel 13 was the source of DMA_INT0" begin="13" end="13" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH14" description="Channel 14 was the source of DMA_INT0" begin="14" end="14" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH15" description="Channel 15 was the source of DMA_INT0" begin="15" end="15" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH16" description="Channel 16 was the source of DMA_INT0" begin="16" end="16" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH17" description="Channel 17 was the source of DMA_INT0" begin="17" end="17" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH18" description="Channel 18 was the source of DMA_INT0" begin="18" end="18" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH19" description="Channel 19 was the source of DMA_INT0" begin="19" end="19" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH20" description="Channel 20 was the source of DMA_INT0" begin="20" end="20" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH21" description="Channel 21 was the source of DMA_INT0" begin="21" end="21" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH22" description="Channel 22 was the source of DMA_INT0" begin="22" end="22" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH23" description="Channel 23 was the source of DMA_INT0" begin="23" end="23" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH24" description="Channel 24 was the source of DMA_INT0" begin="24" end="24" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH25" description="Channel 25 was the source of DMA_INT0" begin="25" end="25" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH26" description="Channel 26 was the source of DMA_INT0" begin="26" end="26" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH27" description="Channel 27 was the source of DMA_INT0" begin="27" end="27" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH28" description="Channel 28 was the source of DMA_INT0" begin="28" end="28" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH29" description="Channel 29 was the source of DMA_INT0" begin="29" end="29" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH30" description="Channel 30 was the source of DMA_INT0" begin="30" end="30" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CH31" description="Channel 31 was the source of DMA_INT0" begin="31" end="31" width="1" rwaccess="R">
        </bitfield>
    </register>
    <register id="DMA_INT0_CLRFLG" width="32" offset="0x114" internal="0" description="Interrupt 0 Source Channel Clear Flag Register">
        <bitfield id="CH0" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH1" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH2" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH3" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH4" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="4" end="4" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH5" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="5" end="5" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH6" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="6" end="6" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH7" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="7" end="7" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH8" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="8" end="8" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH9" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="9" end="9" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH10" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="10" end="10" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH11" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="11" end="11" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH12" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="12" end="12" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH13" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="13" end="13" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH14" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="14" end="14" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH15" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="15" end="15" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH16" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="16" end="16" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH17" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="17" end="17" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH18" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="18" end="18" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH19" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="19" end="19" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH20" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="20" end="20" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH21" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="21" end="21" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH22" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="22" end="22" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH23" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="23" end="23" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH24" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="24" end="24" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH25" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="25" end="25" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH26" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="26" end="26" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH27" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="27" end="27" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH28" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="28" end="28" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH29" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="29" end="29" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH30" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="30" end="30" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH31" description="Clear corresponding DMA_INT0_SRCFLG_REG" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_STAT" width="32" offset="0x1000" internal="0" description="Status Register">
        <bitfield id="MASTEN" description="Enable status of the controller" begin="0" end="0" width="1" rwaccess="R">
            <bitenum id="MASTEN_0" value="0x0" description="Controller disabled"/>
            <bitenum id="MASTEN_1" value="0x1" description="Controller enabled"/>
        </bitfield>
        <bitfield id="STATE" description="Current state of the control state machine. State can be one of the following:" begin="7" end="4" width="4" rwaccess="R">
            <bitenum id="STATE_0" value="0x0" description="idle"/>
            <bitenum id="STATE_1" value="0x1" description="reading channel controller data"/>
            <bitenum id="STATE_2" value="0x2" description="reading source data end pointer"/>
            <bitenum id="STATE_3" value="0x3" description="reading destination data end pointer"/>
            <bitenum id="STATE_4" value="0x4" description="reading source data"/>
            <bitenum id="STATE_5" value="0x5" description="writing destination data"/>
            <bitenum id="STATE_6" value="0x6" description="waiting for DMA request to clear"/>
            <bitenum id="STATE_7" value="0x7" description="writing channel controller data"/>
            <bitenum id="STATE_8" value="0x8" description="stalled"/>
            <bitenum id="STATE_9" value="0x9" description="done"/>
            <bitenum id="STATE_10" value="0xA" description="peripheral scatter-gather transition"/>
            <bitenum id="STATE_11" value="0xB" description="Reserved"/>
            <bitenum id="STATE_12" value="0xC" description="Reserved"/>
            <bitenum id="STATE_13" value="0xD" description="Reserved"/>
            <bitenum id="STATE_14" value="0xE" description="Reserved"/>
            <bitenum id="STATE_15" value="0xF" description="Reserved"/>
        </bitfield>
        <bitfield id="DMACHANS" description="Number of available DMA channels minus one." begin="20" end="16" width="5" rwaccess="R">
            <bitenum id="DMACHANS_0" value="0x0" description="Controller configured to use 1 DMA channel"/>
            <bitenum id="DMACHANS_1" value="0x1" description="Controller configured to use 2 DMA channels"/>
            <bitenum id="DMACHANS_30" value="0x1E" description="Controller configured to use 31 DMA channels"/>
            <bitenum id="DMACHANS_31" value="0x1F" description="Controller configured to use 32 DMA channels"/>
        </bitfield>
        <bitfield id="TESTSTAT" description="To reduce the gate count the controller can be configured to exclude the integration test logic. The values 2h to Fh are Reserved." begin="31" end="28" width="4" rwaccess="R">
            <bitenum id="TESTSTAT_0" value="0x0" description="Controller does not include the integration test logic"/>
            <bitenum id="TESTSTAT_1" value="0x1" description="Controller includes the integration test logic"/>
        </bitfield>
    </register>
    <register id="DMA_CFG" width="32" offset="0x1004" internal="0" description="Configuration Register">
        <bitfield id="MASTEN" description="Enable status of the controller" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="MASTEN_0" value="0x0" description="Controller disabled"/>
            <bitenum id="MASTEN_1" value="0x1" description="Controller enabled"/>
        </bitfield>
        <bitfield id="CHPROTCTRL" description="Sets the AHB-Lite protection by controlling the HPROT[3:1] signal levels as follows: Bit [7] Controls HPROT[3] to indicate if a cacheable access is occurring. Bit [6] Controls HPROT[2] to indicate if a bufferable access is occurring. Bit [5] Controls HPROT[1] to indicate if a privileged access is occurring. Note: When bit [n] = 1 then the corresponding HPROT is HIGH. When bit [n] = 0 then the corresponding HPROT is LOW." begin="7" end="5" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_CTLBASE" width="32" offset="0x1008" internal="0" description="Channel Control Data Base Pointer Register">
        <bitfield id="ADDR" description="Pointer to the base address of the primary data structure." begin="31" end="5" width="27" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DMA_ALTBASE" width="32" offset="0x100C" internal="0" description="Channel Alternate Control Data Base Pointer Register">
    </register>
    <register id="DMA_WAITSTAT" width="32" offset="0x1010" internal="0" description="Channel Wait on Request Status Register">
        <bitfield id="WAITREQ" description="Channel wait on request status." begin="31" end="0" width="32" rwaccess="R">
            <bitenum id="WAITREQ_0" value="0x0" description="dma_waitonreq[C] is LOW."/>
            <bitenum id="WAITREQ_1" value="0x1" description="dma_waitonreq[C] is HIGH."/>
        </bitfield>
    </register>
    <register id="DMA_SWREQ" width="32" offset="0x1014" internal="0" description="Channel Software Request Register">
        <bitfield id="CHNL_SW_REQ" description="Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Writing to a bit where a DMA channel is not implemented does not create a DMA request for that channel." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="CHNL_SW_REQ_0" value="0x0" description="Does not create a DMA request for the channel"/>
            <bitenum id="CHNL_SW_REQ_1" value="0x1" description="Creates a DMA request for the channel"/>
        </bitfield>
    </register>
    <register id="DMA_USEBURSTSET" width="32" offset="0x1018" internal="0" description="Channel Useburst Set Register">
        <bitfield id="SET" description="Returns the useburst status, or disables dma_sreq from generating DMA requests." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="SET_0_READ" value="0x0" description="DMA channel C responds to requests that it receives on dma_req[C] or dma_sreq[C]. The controller performs 2R, or single, bus transfers."/>
            <bitenum id="SET_0_WRITE" value="0x0" description="No effect. Use the DMA_USEBURST_CLR Register to set bit [C] to 0."/>
            <bitenum id="SET_1_READ" value="0x1" description="DMA channel C does not respond to requests that it receives on dma_sreq[C]. The controller only responds to dma_req[C] requests and performs 2R transfers."/>
            <bitenum id="SET_1_WRITE" value="0x1" description="Disables dma_sreq[C] from generating DMA requests. The controller performs 2R transfers. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_USEBURSTCLR" width="32" offset="0x101C" internal="0" description="Channel Useburst Clear Register">
        <bitfield id="CLR" description="Set the appropriate bit to enable dma_sreq to generate requests." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="CLR_0" value="0x0" description="No effect. Use the DMA_USEBURST_SET Register to disable dma_sreq from generating requests."/>
            <bitenum id="CLR_1" value="0x1" description="Enables dma_sreq[C] to generate DMA requests. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_REQMASKSET" width="32" offset="0x1020" internal="0" description="Channel Request Mask Set Register">
        <bitfield id="SET" description="Returns the request mask status of dma_req and dma_sreq, or disables the corresponding channel from generating DMA requests." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="SET_0_READ" value="0x0" description="External requests are enabled for channel C."/>
            <bitenum id="SET_0_WRITE" value="0x0" description="No effect. Use the DMA_REQMASKCLR Register to enable DMA requests."/>
            <bitenum id="SET_1_READ" value="0x1" description="External requests are disabled for channel C."/>
            <bitenum id="SET_1_WRITE" value="0x1" description="Disables dma_req[C] and dma_sreq[C] from generating DMA requests. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_REQMASKCLR" width="32" offset="0x1024" internal="0" description="Channel Request Mask Clear Register">
        <bitfield id="CLR" description="Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req and dma_sreq." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="CLR_0" value="0x0" description="No effect. Use the DMA_REQMASKSET Register to disable dma_req and dma_sreq from generating requests."/>
            <bitenum id="CLR_1" value="0x1" description="Enables dma_req[C] or dma_sreq[C] to generate DMA requests. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_ENASET" width="32" offset="0x1028" internal="0" description="Channel Enable Set Register">
        <bitfield id="SET" description="Returns the enable status of the channels, or enables the corresponding channels." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="SET_0_READ" value="0x0" description="Channel C is disabled."/>
            <bitenum id="SET_0_WRITE" value="0x0" description="No effect. Use the DMA_ENACLR Register to disable a channel."/>
            <bitenum id="SET_1_READ" value="0x1" description="Channel C is enabled."/>
            <bitenum id="SET_1_WRITE" value="0x1" description="Enables channel C. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_ENACLR" width="32" offset="0x102C" internal="0" description="Channel Enable Clear Register">
        <bitfield id="CLR" description="Set the appropriate bit to disable the corresponding DMA channel. Note: The controller disables a channel, by setting the appropriate bit, when: a) it completes the DMA cycle b) it reads a channel_cfg memory location which has cycle_ctrl = b000 c) an ERROR occurs on the AHB-Lite bus." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="CLR_0" value="0x0" description="No effect. Use the DMA_ENASET Register to enable DMA channels."/>
            <bitenum id="CLR_1" value="0x1" description="Disables channel C. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_ALTSET" width="32" offset="0x1030" internal="0" description="Channel Primary-Alternate Set Register">
        <bitfield id="SET" description="Channel Primary-Alternate Set Register" begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="SET_0_READ" value="0x0" description="DMA channel C is using the primary data structure."/>
            <bitenum id="SEL_0_WRITE" value="0x0" description="No effect. Use the DMA_ALTCLR Register to set bit [C] to 0."/>
            <bitenum id="SET_1_READ" value="0x1" description="DMA channel C is using the alternate data structure."/>
            <bitenum id="SEL_1_WRITE" value="0x1" description="Selects the alternate data structure for channel C. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_ALTCLR" width="32" offset="0x1034" internal="0" description="Channel Primary-Alternate Clear Register">
        <bitfield id="CLR" description="Channel Primary-Alternate Clear Register" begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="CLR_0" value="0x0" description="No effect. Use the DMA_ALTSET Register to select the alternate data structure."/>
            <bitenum id="CLR_1" value="0x1" description="Selects the primary data structure for channel C. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_PRIOSET" width="32" offset="0x1038" internal="0" description="Channel Priority Set Register">
        <bitfield id="SET" description="Returns the channel priority mask status, or sets the channel priority to high." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="SET_0_READ" value="0x0" description="DMA channel C is using the default priority level."/>
            <bitenum id="SET_0_WRITE" value="0x0" description="No effect. Use the DMA_PRIOCLR Register to set channel C to the default priority level."/>
            <bitenum id="SET_1_READ" value="0x1" description="DMA channel C is using a high priority level."/>
            <bitenum id="SET_1_WRITE" value="0x1" description="Channel C uses the high priority level. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_PRIOCLR" width="32" offset="0x103C" internal="0" description="Channel Priority Clear Register">
        <bitfield id="CLR" description="Set the appropriate bit to select the default priority level for the specified DMA channel." begin="31" end="0" width="32" rwaccess="R/W">
            <bitenum id="CLR_0" value="0x0" description="No effect. Use the DMA_PRIOSET Register to set channel C to the high priority level."/>
            <bitenum id="CLR_1" value="0x1" description="Channel C uses the default priority level. Writing to a bit where a DMA channel is not implemented has no effect."/>
        </bitfield>
    </register>
    <register id="DMA_ERRCLR" width="32" offset="0x104C" internal="0" description="Bus Error Clear Register">
        <bitfield id="ERRCLR" description="Returns the status of dma_err, or sets the signal LOW.  For test purposes, use the ERRSET register to set dma_err HIGH. Note: If you deassert dma_err at the same time as an ERROR occurs on the AHB-Lite bus, then the ERROR condition takes precedence and dma_err remains asserted." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="ERRCLR_0_WRITE" value="0x0" description="No effect, status of dma_err is unchanged."/>
            <bitenum id="ERRCLR_0_READ" value="0x0" description="dma_err is LOW"/>
            <bitenum id="ERRCLR_1_READ" value="0x1" description="dma_err is HIGH."/>
            <bitenum id="ERRCLR_1_WRITE" value="0x1" description="Sets dma_err LOW."/>
        </bitfield>
    </register>
</module>
