
---------- Begin Simulation Statistics ----------
final_tick                                  237875000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860344                       # Number of bytes of host memory used
host_op_rate                                    70019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.06                       # Real time elapsed on the host
host_tick_rate                               58628715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250005                       # Number of instructions simulated
sim_ops                                        284089                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000238                       # Number of seconds simulated
sim_ticks                                   237875000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.098633                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   24357                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                31592                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17616                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            112286                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                732                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             953                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              221                       # Number of indirect misses.
system.cpu.branchPred.lookups                  143246                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6317                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    141828                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   137988                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             16644                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      55453                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8564                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          207686                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250173                       # Number of instructions committed
system.cpu.commit.committedOps                 284257                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       377646                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.752708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.678172                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       278099     73.64%     73.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        35581      9.42%     83.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        22503      5.96%     89.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14023      3.71%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8290      2.20%     94.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         5254      1.39%     96.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3665      0.97%     97.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1667      0.44%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         8564      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       377646                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2804                       # Number of function calls committed.
system.cpu.commit.int_insts                    247440                       # Number of committed integer instructions.
system.cpu.commit.loads                         42623                       # Number of loads committed
system.cpu.commit.membars                         324                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          207      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           192883     67.86%     67.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1471      0.52%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             481      0.17%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             477      0.17%     68.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             424      0.15%     68.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            567      0.20%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42623     14.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45121     15.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            284257                       # Class of committed instruction
system.cpu.commit.refs                          87744                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      4994                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250005                       # Number of Instructions Simulated
system.cpu.committedOps                        284089                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.902966                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.902966                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                110178                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   989                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                19765                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 593345                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   187973                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     93240                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  16691                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2121                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5520                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      143246                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     81751                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        181701                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8875                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         624239                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   35326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.301094                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             214163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              31406                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.312113                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             413602                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.680647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.025891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   297190     71.85%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13491      3.26%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6741      1.63%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5978      1.45%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8549      2.07%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7437      1.80%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5926      1.43%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3045      0.74%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    65245     15.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               413602                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           62149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19926                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    74531                       # Number of branches executed
system.cpu.iew.exec_nop                          1069                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.839147                       # Inst execution rate
system.cpu.iew.exec_refs                       124374                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      53411                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   19400                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 83745                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                526                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13939                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                64499                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              492085                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 70963                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32730                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                399225                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1939                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16691                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1938                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3080                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          601                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        41117                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        19373                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19602                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            324                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    344288                       # num instructions consuming a value
system.cpu.iew.wb_count                        382688                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.548669                       # average fanout of values written-back
system.cpu.iew.wb_producers                    188900                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.804387                       # insts written-back per cycle
system.cpu.iew.wb_sent                         386267                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   440853                       # number of integer regfile reads
system.cpu.int_regfile_writes                  267183                       # number of integer regfile writes
system.cpu.ipc                               0.525495                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.525495                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               207      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                292888     67.80%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1471      0.34%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  484      0.11%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  481      0.11%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  424      0.10%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 571      0.13%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                75717     17.53%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               59716     13.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 431962                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5527                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     725     13.12%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.05%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1216     22.00%     35.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3583     64.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 431576                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1272560                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       377607                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            691647                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     490490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    431962                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 526                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          206888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1020                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       158968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        413602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.044391                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.810161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              274540     66.38%     66.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               31791      7.69%     74.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               33363      8.07%     82.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20042      4.85%     86.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22580      5.46%     92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               14555      3.52%     95.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9588      2.32%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4448      1.08%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2695      0.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          413602                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.907958                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   5706                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              11506                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         5081                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              6272                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               612                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              160                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                83745                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               64499                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  295765                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1297                       # number of misc regfile writes
system.cpu.numCycles                           475751                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   20411                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                302534                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      6                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   192630                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    119                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                858737                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 553653                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              600897                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     93791                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  19884                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  16691                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 21007                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   298304                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           605941                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          69072                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5426                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     23935                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            526                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             6740                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       860570                       # The number of ROB reads
system.cpu.rob.rob_writes                     1021381                       # The number of ROB writes
system.cpu.timesIdled                            3894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     6159                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2518                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        16382                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                789                       # Transaction distribution
system.membus.trans_dist::ReadExReq               887                       # Transaction distribution
system.membus.trans_dist::ReadExResp              887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           789                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       107264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  107264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1691                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2058500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8752250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              55                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7613                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          268                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        22601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 25165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       959232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        84736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1043968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010670                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8782     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8783                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15735000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1740000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11419500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 7090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7092                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                7090                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                    7092                       # number of overall hits
system.l2.demand_misses::.cpu.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1153                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               523                       # number of overall misses
system.l2.overall_misses::.cpu.data              1153                       # number of overall misses
system.l2.overall_misses::total                  1676                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     94035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        134782500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40747000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     94035500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       134782500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.068698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191150                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.068698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191150                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77910.133843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81557.241977                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80419.152745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77910.133843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81557.241977                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80419.152745                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     82505500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    118022500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     82505500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    118022500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.068698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.068698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67910.133843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71557.241977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70419.152745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67910.133843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71557.241977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70419.152745                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          169                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              169                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7374                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7374                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7374                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7374                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 887                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     70267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      70267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79218.714769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79218.714769                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     61397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     61397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69218.714769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69218.714769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           7090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.068698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.068698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77910.133843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77910.133843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35517000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35517000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.068698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.068698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67910.133843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67910.133843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.992537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89355.263158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89355.263158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79355.263158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79355.263158                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       284500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       284500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18966.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18966.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1093.859477                       # Cycle average of tags in use
system.l2.tags.total_refs                       16366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.724302                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.456944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       485.521383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       604.881150                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.033382                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1223                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.051361                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    132731                       # Number of tag accesses
system.l2.tags.data_accesses                   132731                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          73792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             107264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1676                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         140712559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         310213347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             450925906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    140712559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140712559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        140712559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        310213347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            450925906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000562250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3361                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17351500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                48776500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10352.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29102.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1405                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    395.462687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.042586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.234691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     25.37%     25.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58     21.64%     47.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      7.09%     54.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      9.70%     63.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30     11.19%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      5.60%     80.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      4.10%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.75%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39     14.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          268                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 107264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  107264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       450.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    450.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     237451000                       # Total gap between requests
system.mem_ctrls.avgGap                     141677.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        73792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 140712559.117183387280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 310213347.346295356750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13996250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34780250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26761.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30165.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               508530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6176100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         89489430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         15984480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          131561640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.070478                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     40754250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    189320750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               508530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5790540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         59516550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         41224800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          126450660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.584488                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    106635750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    123439250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        71264                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            71264                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        71264                       # number of overall hits
system.cpu.icache.overall_hits::total           71264                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10487                       # number of overall misses
system.cpu.icache.overall_misses::total         10487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168271499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168271499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168271499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168271499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        81751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        81751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        81751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        81751                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.128280                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128280                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.128280                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128280                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16045.723181                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16045.723181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16045.723181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16045.723181                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          693                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7375                       # number of writebacks
system.cpu.icache.writebacks::total              7375                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2874                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2874                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2874                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2874                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128701999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128701999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128701999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128701999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.093124                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.093124                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.093124                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.093124                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16905.556154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16905.556154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16905.556154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16905.556154                       # average overall mshr miss latency
system.cpu.icache.replacements                   7375                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        71264                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           71264                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168271499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168271499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        81751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        81751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.128280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16045.723181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16045.723181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2874                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2874                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128701999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128701999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.093124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.093124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16905.556154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16905.556154                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           226.545213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               78877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.360830                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   226.545213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.884942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.884942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            171115                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           171115                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       108160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           108160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       108316                       # number of overall hits
system.cpu.dcache.overall_hits::total          108316                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2684                       # number of overall misses
system.cpu.dcache.overall_misses::total          2684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    199528816                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    199528816                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    199528816                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    199528816                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       110823                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       110823                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111000                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024029                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024029                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74926.329703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74926.329703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74340.095380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74340.095380                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               350                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.531429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.dcache.writebacks::total               169                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1496                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1496                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1169                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     96571468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     96571468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     96756468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     96756468                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82751.900600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82751.900600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82768.578272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82768.578272                       # average overall mshr miss latency
system.cpu.dcache.replacements                    224                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        66022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        66022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73847.593583                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73847.593583                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24224000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24224000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91067.669173                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91067.669173                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    143878822                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    143878822                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042467                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042467                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75646.068349                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75646.068349                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71948474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71948474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81023.056306                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81023.056306                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.118644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.118644                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011299                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011299                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       411994                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       411994                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31691.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31691.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       398994                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       398994                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30691.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30691.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          356                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          356                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005587                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002793                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002793                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          324                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           561.458686                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              110166                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.158974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   561.458686                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.548299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.548299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          946                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            224534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           224534                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    237875000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    237875000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
