#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 17 01:14:01 2022
# Process ID: 424353
# Current directory: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1
# Command line: vivado -log soc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace
# Log file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc.vdi
# Journal file: /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: open_checkpoint /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2552.512 ; gain = 3.969 ; free physical = 3392 ; free virtual = 25017
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2552.789 ; gain = 0.000 ; free physical = 3889 ; free virtual = 25513
INFO: [Netlist 29-17] Analyzing 345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_clk_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2552.789 ; gain = 0.000 ; free physical = 3476 ; free virtual = 25100
Restored from archive | CPU: 0.060000 secs | Memory: 1.188072 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2552.789 ; gain = 0.000 ; free physical = 3476 ; free virtual = 25100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.789 ; gain = 0.000 ; free physical = 3476 ; free virtual = 25100
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.789 ; gain = 5.215 ; free physical = 3476 ; free virtual = 25100
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2616.566 ; gain = 63.777 ; free physical = 3464 ; free virtual = 25088

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1dfa55ce3

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2656.379 ; gain = 39.812 ; free physical = 3464 ; free virtual = 25088

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2275c977e

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d42a378a

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 27b1656c4

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921
INFO: [Opt 31-389] Phase Sweep created 24 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 254a700f7

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 254a700f7

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d63d5a00

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |              24  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921
Ending Logic Optimization Task | Checksum: 222cc61f6

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2815.379 ; gain = 0.000 ; free physical = 3297 ; free virtual = 24921

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 180398c91

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3151.387 ; gain = 0.000 ; free physical = 3271 ; free virtual = 24895
Ending Power Optimization Task | Checksum: 180398c91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3151.387 ; gain = 336.008 ; free physical = 3279 ; free virtual = 24903

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 180398c91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.387 ; gain = 0.000 ; free physical = 3279 ; free virtual = 24903

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.387 ; gain = 0.000 ; free physical = 3279 ; free virtual = 24903
Ending Netlist Obfuscation Task | Checksum: 242e415ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.387 ; gain = 0.000 ; free physical = 3279 ; free virtual = 24903
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3151.387 ; gain = 598.598 ; free physical = 3279 ; free virtual = 24903
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.387 ; gain = 0.000 ; free physical = 3277 ; free virtual = 24901
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
Command: report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3185 ; free virtual = 24810
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14401fcaf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3185 ; free virtual = 24810
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3185 ; free virtual = 24810

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c466c8b4

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3214 ; free virtual = 24838

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19a6c56c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3237 ; free virtual = 24862

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19a6c56c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3237 ; free virtual = 24862
Phase 1 Placer Initialization | Checksum: 19a6c56c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3237 ; free virtual = 24862

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b0b7aa37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3234 ; free virtual = 24859

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1232c7da0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3234 ; free virtual = 24859

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1232c7da0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3234 ; free virtual = 24859

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 198 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 87 nets or LUTs. Breaked 0 LUT, combined 87 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/fb_addrb[10]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3214 ; free virtual = 24840
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3214 ; free virtual = 24839

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             87  |                    87  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |           11  |              0  |                    11  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           11  |             87  |                    98  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 252941814

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3214 ; free virtual = 24839
Phase 2.4 Global Placement Core | Checksum: 17eba59a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3214 ; free virtual = 24839
Phase 2 Global Placement | Checksum: 17eba59a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3214 ; free virtual = 24839

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 164ff24fc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3214 ; free virtual = 24839

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b0faa388

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3213 ; free virtual = 24838

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 201c39d58

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3218 ; free virtual = 24843

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a6525121

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3218 ; free virtual = 24843

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1eb83884b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3219 ; free virtual = 24844

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1442405a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24835

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ce1d0668

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24835

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19e33159e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24835

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 25d547aae

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3209 ; free virtual = 24834
Phase 3 Detail Placement | Checksum: 25d547aae

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3209 ; free virtual = 24834

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16b2cfbc1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.596 | TNS=-884.889 |
Phase 1 Physical Synthesis Initialization | Checksum: 1418083b7

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3208 ; free virtual = 24833
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f0453b70

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3207 ; free virtual = 24832
Phase 4.1.1.1 BUFG Insertion | Checksum: 16b2cfbc1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3207 ; free virtual = 24832

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.639. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: b0b1222e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24827

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3209 ; free virtual = 24827
Phase 4.1 Post Commit Optimization | Checksum: b0b1222e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3209 ; free virtual = 24827

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b0b1222e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3209 ; free virtual = 24827

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b0b1222e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24827
Phase 4.3 Placer Reporting | Checksum: b0b1222e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24827

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24827

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24827
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16ec2f1e4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24827
Ending Placer Task | Checksum: 127ab9147

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 24827
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3224 ; free virtual = 24841
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3220 ; free virtual = 24842
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3222 ; free virtual = 24841
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_placed.rpt -pb soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3226 ; free virtual = 24845
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.91s |  WALL: 0.43s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3199 ; free virtual = 24818

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.639 | TNS=-860.049 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d0614632

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3197 ; free virtual = 24816
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.639 | TNS=-860.049 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d0614632

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3197 ; free virtual = 24816

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.639 | TNS=-860.049 |
INFO: [Physopt 32-702] Processed net hazard_unit/FSM_onehot_state_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/alu_bot_sel_out[0].  Did not re-place instance pipeline/id_ex_register/alu_bot_select_out_reg[0]
INFO: [Physopt 32-572] Net pipeline/id_ex_register/alu_bot_sel_out[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/alu_bot_sel_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/FSM_onehot_state_reg[0].  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[9]_i_2
INFO: [Physopt 32-710] Processed net hazard_unit/FSM_onehot_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell hazard_unit/FSM_onehot_state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net pipeline/id_ex_register/FSM_onehot_state_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.606 | TNS=-859.676 |
INFO: [Physopt 32-702] Processed net hazard_unit/FSM_onehot_state_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/FSM_onehot_state_reg[0].  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[9]_i_2
INFO: [Physopt 32-710] Processed net hazard_unit/FSM_onehot_state[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell hazard_unit/FSM_onehot_state[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net pipeline/id_ex_register/FSM_onehot_state_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.411 | TNS=-859.481 |
INFO: [Physopt 32-662] Processed net pipeline/if_id_register/instruction_out_reg[7]_0.  Did not re-place instance pipeline/if_id_register/FSM_onehot_state[9]_i_5
INFO: [Physopt 32-710] Processed net hazard_unit/FSM_onehot_state[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell hazard_unit/FSM_onehot_state[9]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/instruction_out_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.231 | TNS=-858.932 |
INFO: [Physopt 32-662] Processed net pipeline/if_id_register/instruction_out_reg[7]_0.  Did not re-place instance pipeline/if_id_register/FSM_onehot_state[9]_i_5
INFO: [Physopt 32-710] Processed net hazard_unit/FSM_onehot_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell hazard_unit/FSM_onehot_state[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/instruction_out_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.062 | TNS=-858.763 |
INFO: [Physopt 32-663] Processed net pipeline/if_id_register/take_branch_target.  Re-placed instance pipeline/if_id_register/FSM_onehot_state[8]_i_4
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/take_branch_target. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.036 | TNS=-858.633 |
INFO: [Physopt 32-662] Processed net pipeline/if_id_register/take_branch_target.  Did not re-place instance pipeline/if_id_register/FSM_onehot_state[8]_i_4
INFO: [Physopt 32-710] Processed net hazard_unit/FSM_onehot_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell hazard_unit/FSM_onehot_state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/take_branch_target. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.888 | TNS=-858.129 |
INFO: [Physopt 32-702] Processed net hazard_unit/FSM_onehot_state_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/if_id_register/take_branch_target.  Did not re-place instance pipeline/if_id_register/FSM_onehot_state[8]_i_4
INFO: [Physopt 32-710] Processed net pipeline/if_id_register/FSM_onehot_state_reg[0]_0. Critical path length was reduced through logic transformation on cell pipeline/if_id_register/FSM_onehot_state[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/take_branch_target. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.884 | TNS=-857.871 |
INFO: [Physopt 32-702] Processed net hazard_unit/stall_decode. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/if_id_register/take_branch_target.  Did not re-place instance pipeline/if_id_register/FSM_onehot_state[8]_i_4
INFO: [Physopt 32-710] Processed net pipeline/if_id_register/FSM_onehot_state_reg[0]_1. Critical path length was reduced through logic transformation on cell pipeline/if_id_register/FSM_onehot_state[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/take_branch_target. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.842 | TNS=-857.618 |
INFO: [Physopt 32-702] Processed net hazard_unit/FSM_onehot_state_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/if_id_register/take_branch_target.  Did not re-place instance pipeline/if_id_register/FSM_onehot_state[8]_i_4
INFO: [Physopt 32-710] Processed net pipeline/if_id_register/instruction_out_reg[0]_0. Critical path length was reduced through logic transformation on cell pipeline/if_id_register/FSM_onehot_state[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/take_branch_target. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.831 | TNS=-857.265 |
INFO: [Physopt 32-662] Processed net pipeline/if_id_register/take_branch_target.  Did not re-place instance pipeline/if_id_register/FSM_onehot_state[8]_i_4
INFO: [Physopt 32-710] Processed net hazard_unit/FSM_onehot_state[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell hazard_unit/FSM_onehot_state[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net pipeline/if_id_register/take_branch_target. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.630 | TNS=-856.996 |
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_7
INFO: [Physopt 32-572] Net pipeline/id_ex_register/instruction_out_reg[10]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pipeline/id_ex_register/alu_flags[0].  Re-placed instance pipeline/id_ex_register/FSM_onehot_state[8]_i_11
INFO: [Physopt 32-735] Processed net pipeline/id_ex_register/alu_flags[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.603 | TNS=-856.861 |
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/alu_flags[0].  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_11
INFO: [Physopt 32-710] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0. Critical path length was reduced through logic transformation on cell pipeline/id_ex_register/FSM_onehot_state[8]_i_7_comp.
INFO: [Physopt 32-735] Processed net pipeline/id_ex_register/alu_flags[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.461 | TNS=-856.151 |
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_15_n_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_15
INFO: [Physopt 32-710] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0. Critical path length was reduced through logic transformation on cell pipeline/id_ex_register/FSM_onehot_state[8]_i_7_comp_1.
INFO: [Physopt 32-735] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.074 | TNS=-854.216 |
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_21
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0].  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_29
INFO: [Physopt 32-710] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0. Critical path length was reduced through logic transformation on cell pipeline/id_ex_register/FSM_onehot_state[8]_i_21_comp.
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.916 | TNS=-853.426 |
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/alu_flags[1].  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_12
INFO: [Physopt 32-710] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0. Critical path length was reduced through logic transformation on cell pipeline/id_ex_register/FSM_onehot_state[8]_i_7_comp.
INFO: [Physopt 32-735] Processed net pipeline/id_ex_register/alu_flags[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.844 | TNS=-853.066 |
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0].  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_29_comp
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37_n_0.  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_40_n_0.  Re-placed instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_40
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.769 | TNS=-852.691 |
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_40_n_0.  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_40
INFO: [Physopt 32-710] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37_n_0. Critical path length was reduced through logic transformation on cell pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37_comp.
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.683 | TNS=-852.261 |
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/result__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result0__60_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[20]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[1].  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_3
INFO: [Physopt 32-710] Processed net pipeline/id_ex_register/instruction_out_reg[20]_11[1]. Critical path length was reduced through logic transformation on cell pipeline/id_ex_register/flags_result0__60_carry__0_i_7_comp.
INFO: [Physopt 32-735] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-852.236 |
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[20]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2].  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_2
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[7]_1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0.  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_11
INFO: [Physopt 32-572] Net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/instruction_out_reg[20]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result0__0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1].  Did not re-place instance pipeline/id_ex_register/flags_result0__0_carry__0_i_3
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[2]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2].  Did not re-place instance pipeline/id_ex_register/value0_carry_i_2
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0.  Did not re-place instance pipeline/id_ex_register/value0_carry_i_10
INFO: [Physopt 32-572] Net pipeline/id_ex_register/value0_carry_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/if_id_register/FSM_onehot_state_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/green_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-851.957 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1].  Re-placed instance pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-809.969 |
INFO: [Physopt 32-702] Processed net vga/green_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-809.757 |
INFO: [Physopt 32-702] Processed net vga/green_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-809.546 |
INFO: [Physopt 32-702] Processed net vga/red_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-809.334 |
INFO: [Physopt 32-702] Processed net vga/red_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-809.107 |
INFO: [Physopt 32-702] Processed net vga/green_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-808.974 |
INFO: [Physopt 32-702] Processed net vga/red_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-808.822 |
INFO: [Physopt 32-702] Processed net vga/blue_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DOBDO[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-808.668 |
INFO: [Physopt 32-702] Processed net vga/blue_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-808.566 |
INFO: [Physopt 32-702] Processed net vga/red_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-808.414 |
INFO: [Physopt 32-702] Processed net vga/blue_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-808.354 |
INFO: [Physopt 32-702] Processed net vga/blue_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-808.292 |
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2].  Did not re-place instance pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
INFO: [Physopt 32-572] Net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net pipeline/memory_stage/sf_reg_file/addra[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[12].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_3
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_19_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_19
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[12]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_3_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-797.905 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net pipeline/memory_stage/sf_reg_file/addra[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[13].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_2
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_18_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_18
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[13]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_2_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-790.125 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net pipeline/memory_stage/sf_reg_file/addra[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[11].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_4
INFO: [Physopt 32-710] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12]. Critical path length was reduced through logic transformation on cell prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-790.481 |
INFO: [Physopt 32-572] Net pipeline/memory_stage/sf_reg_file/addra[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[11].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_4
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_20_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_20
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[11]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_4_comp_1.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-779.920 |
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_inc_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_comp
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-779.339 |
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[1].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-777.923 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/fb_addrb[14].  Re-placed instance vga/memory_addr_reg[14]
INFO: [Physopt 32-735] Processed net vga/fb_addrb[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-778.397 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[14] was not replicated.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[14].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_1
INFO: [Physopt 32-710] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[8]. Critical path length was reduced through logic transformation on cell prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-778.405 |
INFO: [Physopt 32-662] Processed net vga/fb_addrb[14].  Did not re-place instance vga/memory_addr_reg[14]
INFO: [Physopt 32-81] Processed net vga/fb_addrb[14]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga/fb_addrb[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-778.087 |
INFO: [Physopt 32-662] Processed net vga/fb_addrb[14]_repN_1.  Did not re-place instance vga/memory_addr_reg[14]_replica_1
INFO: [Physopt 32-572] Net vga/fb_addrb[14]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vga/fb_addrb[14]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-777.845 |
INFO: [Physopt 32-663] Processed net vga/fb_addrb[13].  Re-placed instance vga/memory_addr_reg[13]
INFO: [Physopt 32-735] Processed net vga/fb_addrb[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-778.233 |
INFO: [Physopt 32-662] Processed net vga/fb_addrb[13].  Did not re-place instance vga/memory_addr_reg[13]
INFO: [Physopt 32-81] Processed net vga/fb_addrb[13]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga/fb_addrb[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-777.758 |
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-777.271 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0].  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-777.208 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/fb_addrb[12]_repN.  Re-placed instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-735] Processed net vga/fb_addrb[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-776.898 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[2].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-776.156 |
INFO: [Physopt 32-662] Processed net vga/fb_addrb[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica
INFO: [Physopt 32-572] Net vga/fb_addrb[13]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vga/fb_addrb[13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-776.329 |
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-776.080 |
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-81] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-776.075 |
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_replica
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb_14_sn_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-776.029 |
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica_1
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[8].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2_comp
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-774.883 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-774.426 |
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[14] was not replicated.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[14].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_1
INFO: [Physopt 32-710] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12]. Critical path length was reduced through logic transformation on cell prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_comp_1.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-774.571 |
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_comp_1
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-774.537 |
INFO: [Physopt 32-662] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12].  Did not re-place instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_comp_1
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-774.215 |
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_26_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_26
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[5]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_10_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-756.083 |
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[14] was not replicated.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[14].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_1
INFO: [Physopt 32-710] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6]. Critical path length was reduced through logic transformation on cell prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-756.229 |
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6_comp
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-756.139 |
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_27_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_27
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[4]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_11_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-737.432 |
INFO: [Physopt 32-662] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6].  Did not re-place instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6_comp
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.678 | TNS=-737.270 |
INFO: [Physopt 32-662] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5].  Did not re-place instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hazard_unit/FSM_onehot_state_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/alu_bot_sel_out[0].  Did not re-place instance pipeline/id_ex_register/alu_bot_select_out_reg[0]
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/alu_bot_sel_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_7_comp
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_21_comp
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0].  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_29_comp
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-736.985 |
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_36_n_0.  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_36
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/result__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[20]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2].  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_2
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0.  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_11
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/instruction_out_reg[20]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1].  Did not re-place instance pipeline/id_ex_register/flags_result0__0_carry__0_i_3
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2].  Did not re-place instance pipeline/id_ex_register/value0_carry_i_2
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0.  Did not re-place instance pipeline/id_ex_register/value0_carry_i_10
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/if_id_register/FSM_onehot_state_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/blue_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/fb_addrb[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica
INFO: [Physopt 32-702] Processed net vga/fb_addrb[13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_replica_1
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2].  Did not re-place instance pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pipeline/memory_stage/sf_reg_file/addra[13].  Re-placed instance pipeline/memory_stage/sf_reg_file/prog_mem_i_2_comp
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-734.181 |
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[14].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_1
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_17_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_17
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-734.049 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_25_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_25
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[6].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_9
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-734.049 |
Phase 3 Critical Path Optimization | Checksum: 1d0614632

Time (s): cpu = 00:00:58 ; elapsed = 00:00:13 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3186 ; free virtual = 24813

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.621 | TNS=-734.049 |
INFO: [Physopt 32-702] Processed net hazard_unit/FSM_onehot_state_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/alu_bot_sel_out[0].  Did not re-place instance pipeline/id_ex_register/alu_bot_select_out_reg[0]
INFO: [Physopt 32-572] Net pipeline/id_ex_register/alu_bot_sel_out[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/alu_bot_sel_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_7_comp
INFO: [Physopt 32-572] Net pipeline/id_ex_register/instruction_out_reg[10]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_21_comp
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_36_n_0.  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_36
INFO: [Physopt 32-710] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0. Critical path length was reduced through logic transformation on cell pipeline/id_ex_register/FSM_onehot_state[8]_i_21_comp_1.
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.538 | TNS=-733.634 |
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0].  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_29_comp
INFO: [Physopt 32-710] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0. Critical path length was reduced through logic transformation on cell pipeline/id_ex_register/FSM_onehot_state[8]_i_21_comp.
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.501 | TNS=-733.449 |
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0].  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_29_comp_1
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37_n_0.  Re-placed instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37_comp
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-733.324 |
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result0__60_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result0__60_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[20]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2].  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_2
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[7]_1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0.  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_11
INFO: [Physopt 32-572] Net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/instruction_out_reg[20]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result0__0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1].  Did not re-place instance pipeline/id_ex_register/flags_result0__0_carry__0_i_3
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[2]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2].  Did not re-place instance pipeline/id_ex_register/value0_carry_i_2
INFO: [Physopt 32-572] Net pipeline/id_ex_register/data_bot_out_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0.  Did not re-place instance pipeline/id_ex_register/value0_carry_i_10
INFO: [Physopt 32-572] Net pipeline/id_ex_register/value0_carry_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/if_id_register/FSM_onehot_state_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/blue_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/fb_addrb[13]_repN.  Did not re-place instance vga/memory_addr_reg[13]_replica
INFO: [Physopt 32-81] Processed net vga/fb_addrb[13]_repN. Replicated 5 times.
INFO: [Physopt 32-735] Processed net vga/fb_addrb[13]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-733.037 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/fb_addrb[14]_repN_1.  Re-placed instance vga/memory_addr_reg[14]_replica_1
INFO: [Physopt 32-735] Processed net vga/fb_addrb[14]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-733.226 |
INFO: [Physopt 32-662] Processed net vga/fb_addrb[14]_repN_1.  Did not re-place instance vga/memory_addr_reg[14]_replica_1
INFO: [Physopt 32-81] Processed net vga/fb_addrb[14]_repN_1. Replicated 4 times.
INFO: [Physopt 32-735] Processed net vga/fb_addrb[14]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-732.110 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/fb_addrb[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-81] Processed net vga/fb_addrb[12]_repN. Replicated 7 times.
INFO: [Physopt 32-735] Processed net vga/fb_addrb[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-729.129 |
INFO: [Physopt 32-663] Processed net vga/fb_addrb[14]_repN.  Re-placed instance vga/memory_addr_reg[14]_replica
INFO: [Physopt 32-735] Processed net vga/fb_addrb[14]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-729.022 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/fb_addrb[12]_repN.  Did not re-place instance vga/memory_addr_reg[12]_replica
INFO: [Physopt 32-702] Processed net vga/fb_addrb[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN.  Re-placed instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2_replica
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-729.014 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/fb_addrb[14]_repN.  Did not re-place instance vga/memory_addr_reg[14]_replica
INFO: [Physopt 32-81] Processed net vga/fb_addrb[14]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga/fb_addrb[14]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-728.569 |
INFO: [Physopt 32-663] Processed net vga/fb_addrb[14]_repN_2.  Re-placed instance vga/memory_addr_reg[14]_replica_2
INFO: [Physopt 32-735] Processed net vga/fb_addrb[14]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-728.549 |
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2_replica
INFO: [Physopt 32-601] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN. Net driver frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2_replica was replaced.
INFO: [Physopt 32-735] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-728.411 |
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/fb_addrb[13]_repN_5.  Did not re-place instance vga/memory_addr_reg[13]_replica_5
INFO: [Physopt 32-572] Net vga/fb_addrb[13]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vga/fb_addrb[13]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2].  Did not re-place instance pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
INFO: [Physopt 32-572] Net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_25_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_25
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[6]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_9_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-717.565 |
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[12] was not replicated.
INFO: [Physopt 32-663] Processed net pipeline/memory_stage/sf_reg_file/addra[12].  Re-placed instance pipeline/memory_stage/sf_reg_file/prog_mem_i_3_comp
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-712.981 |
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_17_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_17
INFO: [Physopt 32-572] Net pipeline/memory_stage/sf_reg_file/prog_mem_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_inc_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12].  Did not re-place instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0_comp_1
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-712.878 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_21_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_21
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[10]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_5_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-700.069 |
INFO: [Physopt 32-663] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6].  Re-placed instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6_comp
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-700.060 |
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[11] was not replicated.
INFO: [Physopt 32-663] Processed net pipeline/memory_stage/sf_reg_file/addra[11].  Re-placed instance pipeline/memory_stage/sf_reg_file/prog_mem_i_4_comp_1
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-700.839 |
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_29_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_29
INFO: [Physopt 32-710] Processed net pipeline/memory_stage/sf_reg_file/addra[2]. Critical path length was reduced through logic transformation on cell pipeline/memory_stage/sf_reg_file/prog_mem_i_13_comp.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-692.182 |
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[13] was not replicated.
INFO: [Physopt 32-663] Processed net pipeline/memory_stage/sf_reg_file/addra[13].  Re-placed instance pipeline/memory_stage/sf_reg_file/prog_mem_i_2_comp
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-690.090 |
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[11] was not replicated.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[11].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_4_comp_1
INFO: [Physopt 32-710] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6]. Critical path length was reduced through logic transformation on cell prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6_comp_1.
INFO: [Physopt 32-735] Processed net pipeline/memory_stage/sf_reg_file/addra[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-690.345 |
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[13] was not replicated.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[13].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_2_comp
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6].  Did not re-place instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6_comp_1
INFO: [Physopt 32-735] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.476 | TNS=-690.095 |
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net pipeline/memory_stage/sf_reg_file/addra[14] was not replicated.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[14].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_1
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5].  Did not re-place instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hazard_unit/FSM_onehot_state_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/alu_bot_sel_out[0].  Did not re-place instance pipeline/id_ex_register/alu_bot_select_out_reg[0]
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/alu_bot_sel_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_7_comp
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[10]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0.  Did not re-place instance pipeline/id_ex_register/FSM_onehot_state[8]_i_21_comp
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/FSM_onehot_state[8]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0].  Re-placed instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_29_comp_1
INFO: [Physopt 32-735] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.449 | TNS=-689.960 |
INFO: [Physopt 32-662] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0].  Did not re-place instance pipeline/execute_stage/alu/multiply_unit/FSM_onehot_state[8]_i_29_comp_1
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/flags_result[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/instruction_out_reg[20]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2].  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_2
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[7]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0.  Did not re-place instance pipeline/id_ex_register/flags_result0__60_carry__0_i_11
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/flags_result0__60_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/execute_stage/alu/multiply_unit/instruction_out_reg[20]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1].  Did not re-place instance pipeline/id_ex_register/flags_result0__0_carry__0_i_3
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/data_bot_out_reg[2].  Did not re-place instance pipeline/id_ex_register/value0_carry_i_2
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/data_bot_out_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0.  Did not re-place instance pipeline/id_ex_register/value0_carry_i_10
INFO: [Physopt 32-702] Processed net pipeline/id_ex_register/value0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/if_id_register/FSM_onehot_state_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/blue_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vga/fb_addrb[13]_repN_5.  Did not re-place instance vga/memory_addr_reg[13]_replica_5
INFO: [Physopt 32-702] Processed net vga/fb_addrb[13]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1.  Did not re-place instance frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0
INFO: [Physopt 32-702] Processed net frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb_13_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/doutb_array[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2].  Did not re-place instance pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][2]
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/addra[14].  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_1
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/addra[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_17_n_0.  Did not re-place instance pipeline/memory_stage/sf_reg_file/prog_mem_i_17
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/prog_mem_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pipeline/memory_stage/sf_reg_file/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5].  Did not re-place instance prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-702] Processed net prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb_array[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.449 | TNS=-689.960 |
Phase 4 Critical Path Optimization | Checksum: 1d0614632

Time (s): cpu = 00:01:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3194 ; free virtual = 24821
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3194 ; free virtual = 24822
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.449 | TNS=-689.960 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          2.190  |        170.089  |           27  |              0  |                    87  |           0  |           2  |  00:00:20  |
|  Total          |          2.190  |        170.089  |           27  |              0  |                    87  |           0  |           3  |  00:00:20  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3194 ; free virtual = 24822
Ending Physical Synthesis Task | Checksum: 1acbd80a8

Time (s): cpu = 00:01:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3194 ; free virtual = 24822
INFO: [Common 17-83] Releasing license: Implementation
668 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3194 ; free virtual = 24822
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3187 ; free virtual = 24820
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bc48a173 ConstDB: 0 ShapeSum: dab1033a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1494d5ac7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3084 ; free virtual = 24713
Post Restoration Checksum: NetGraph: d600bb65 NumContArr: 734c9f62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1494d5ac7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3094 ; free virtual = 24723

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1494d5ac7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3061 ; free virtual = 24690

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1494d5ac7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3061 ; free virtual = 24690
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dd217d74

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3046 ; free virtual = 24675
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.295 | TNS=-635.096| WHS=-0.642 | THS=-106.516|

Phase 2 Router Initialization | Checksum: b05c4a5d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3046 ; free virtual = 24675

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000398629 %
  Global Horizontal Routing Utilization  = 0.000520562 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2939
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2930
  Number of Partially Routed Nets     = 9
  Number of Node Overlaps             = 6


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b05c4a5d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3190.430 ; gain = 0.000 ; free physical = 3042 ; free virtual = 24671
Phase 3 Initial Routing | Checksum: 24f205f32

Time (s): cpu = 00:01:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3332.141 ; gain = 141.711 ; free physical = 3013 ; free virtual = 24642
INFO: [Route 35-580] Design has 186 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[8]/D|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[0]/D|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[2]/D|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[4]/D|
| vga_mem_clk_vga_pix_clk_gen |  vga_clk_vga_pix_clk_gen |                                                                                        vga/pixel_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 690
 Number of Nodes with overlaps = 340
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.325 | TNS=-1114.249| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26c9b2e12

Time (s): cpu = 00:03:35 ; elapsed = 00:01:49 . Memory (MB): peak = 3332.141 ; gain = 141.711 ; free physical = 3000 ; free virtual = 24629

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.024 | TNS=-1123.561| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f27807d4

Time (s): cpu = 00:05:44 ; elapsed = 00:03:55 . Memory (MB): peak = 3332.141 ; gain = 141.711 ; free physical = 2988 ; free virtual = 24607

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.064 | TNS=-1116.408| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15f9decb9

Time (s): cpu = 00:06:50 ; elapsed = 00:04:56 . Memory (MB): peak = 3332.141 ; gain = 141.711 ; free physical = 3004 ; free virtual = 24623
Phase 4 Rip-up And Reroute | Checksum: 15f9decb9

Time (s): cpu = 00:06:50 ; elapsed = 00:04:56 . Memory (MB): peak = 3332.141 ; gain = 141.711 ; free physical = 3004 ; free virtual = 24623

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a6e2268b

Time (s): cpu = 00:06:51 ; elapsed = 00:04:57 . Memory (MB): peak = 3332.141 ; gain = 141.711 ; free physical = 3005 ; free virtual = 24624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.945 | TNS=-1100.836| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1efd2257b

Time (s): cpu = 00:08:51 ; elapsed = 00:05:17 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2973 ; free virtual = 24592

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1efd2257b

Time (s): cpu = 00:08:51 ; elapsed = 00:05:17 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2973 ; free virtual = 24592
Phase 5 Delay and Skew Optimization | Checksum: 1efd2257b

Time (s): cpu = 00:08:51 ; elapsed = 00:05:17 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2973 ; free virtual = 24592

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aea81ef7

Time (s): cpu = 00:08:52 ; elapsed = 00:05:18 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2968 ; free virtual = 24587
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.945 | TNS=-992.094| WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a8188110

Time (s): cpu = 00:08:52 ; elapsed = 00:05:18 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2968 ; free virtual = 24587
Phase 6 Post Hold Fix | Checksum: 1a8188110

Time (s): cpu = 00:08:52 ; elapsed = 00:05:18 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2968 ; free virtual = 24587

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.26676 %
  Global Horizontal Routing Utilization  = 2.8558 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 190c9cb9e

Time (s): cpu = 00:08:52 ; elapsed = 00:05:18 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2968 ; free virtual = 24587

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 190c9cb9e

Time (s): cpu = 00:08:52 ; elapsed = 00:05:18 . Memory (MB): peak = 3380.141 ; gain = 189.711 ; free physical = 2966 ; free virtual = 24585

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6a56793

Time (s): cpu = 00:08:52 ; elapsed = 00:05:18 . Memory (MB): peak = 3412.156 ; gain = 221.727 ; free physical = 2966 ; free virtual = 24585

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.945 | TNS=-992.094| WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d6a56793

Time (s): cpu = 00:08:53 ; elapsed = 00:05:18 . Memory (MB): peak = 3412.156 ; gain = 221.727 ; free physical = 2966 ; free virtual = 24585
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:53 ; elapsed = 00:05:18 . Memory (MB): peak = 3412.156 ; gain = 221.727 ; free physical = 3054 ; free virtual = 24673

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
688 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:57 ; elapsed = 00:05:19 . Memory (MB): peak = 3412.156 ; gain = 221.727 ; free physical = 3054 ; free virtual = 24673
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3412.156 ; gain = 0.000 ; free physical = 3049 ; free virtual = 24675
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
Command: report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
Command: report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
Command: report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
700 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_route_status.rpt -pb soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_bus_skew_routed.rpt -pb soc_bus_skew_routed.pb -rpx soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 01:21:15 2022...
