/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version: HSI 2017.1
 * Today is: Mon Feb 20 14:58:47 2017
*/


/ {
	amba_pl: amba_pl@0 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges ;
		axi_pcie3_0: axi-pcie@a0000000 {
			#address-cells = <3>;
			#interrupt-cells = <1>;
			#size-cells = <2>;
			compatible = "xlnx,axi-pcie-host-1.00.a";
			device_type = "pci";
			interrupt-map = <0 0 0 1 &pcie_intc1 1>,
					<0 0 0 2 &pcie_intc1 2>,
					<0 0 0 3 &pcie_intc1 3>, 
					<0 0 0 4 &pcie_intc1 4>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-parent = <&gic>;
			interrupts = <0 89 4>;
			ranges = <0x02000000 0x00000000 0xB0000000 0x0 0xB0000000 0x00000000 0x8000000>;
			reg = <0x0 0xa0000000 0x0 0x200000>;
			pcie_intc1:legacy-interrupt {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupt-controller ;
			};
		};
	};
};

