<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml memCntrlTop.twx memCntrlTop.ncd -o memCntrlTop.twr
memCntrlTop.pcf -ucf memCntrlTop.ucf

</twCmdLine><twDesign>memCntrlTop.ncd</twDesign><twDesignPath>memCntrlTop.ncd</twDesignPath><twPCF>memCntrlTop.pcf</twPCF><twPcfPath>memCntrlTop.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_P = PERIOD &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50 %;" ScopeName="">TS_iCLK_DIFF_P = PERIOD TIMEGRP &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_iCLK_DIFF_P = PERIOD TIMEGRP &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.948" period="4.000" constraintValue="4.000" deviceLimit="1.052" freqLimit="950.570" physResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="imcb/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.948" period="4.000" constraintValue="4.000" deviceLimit="1.052" freqLimit="950.570" physResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="imcb/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.667" period="13.333" constraintValue="13.333" deviceLimit="2.666" freqLimit="375.094" physResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" logResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="imcb/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_N = PERIOD &quot;iCLK_DIFF_N&quot; 20 ns LOW 50 %;" ScopeName="">TS_iCLK_DIFF_N = PERIOD TIMEGRP &quot;iCLK_DIFF_N&quot; 20 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_iCLK_DIFF_N = PERIOD TIMEGRP &quot;iCLK_DIFF_N&quot; 20 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.948" period="4.000" constraintValue="4.000" deviceLimit="1.052" freqLimit="950.570" physResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="imcb/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.948" period="4.000" constraintValue="4.000" deviceLimit="1.052" freqLimit="950.570" physResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="imcb/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.667" period="13.333" constraintValue="13.333" deviceLimit="2.666" freqLimit="375.094" physResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" logResource="imcb/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="imcb/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_iCLK = PERIOD &quot;iCLK&quot; 41.67 ns HIGH 50 %;" ScopeName="">TS_iCLK = PERIOD TIMEGRP &quot;iCLK&quot; 41.67 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_iCLK = PERIOD TIMEGRP &quot;iCLK&quot; 41.67 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MAXPERIOD" name="Tpllper_CLKIN" slack="10.960" period="41.670" constraintValue="41.670" deviceLimit="52.630" freqLimit="19.001" physResource="pll00/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll00/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="pll00/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="18" type="MAXPERIOD" name="Tpllper_CLKFB" slack="10.960" period="41.670" constraintValue="41.670" deviceLimit="52.630" freqLimit="19.001" physResource="pll00/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="pll00/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="pll00/clkfbout"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="14.300" period="15.352" constraintValue="15.352" deviceLimit="1.052" freqLimit="950.570" physResource="pll00/pll_base_inst/PLL_ADV/CLKOUT0" logResource="pll00/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="pll00/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_P = PERIOD &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_iCLK_DIFF_P /         1.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_iCLK_DIFF_P /
        1.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tbcper_I" slack="10.667" period="13.333" constraintValue="13.333" deviceLimit="2.666" freqLimit="375.094" physResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="imcb/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="imcb/c3_mcb_drp_clk"/><twPinLimit anchorID="24" type="MINHIGHPULSE" name="Trpw" slack="12.853" period="13.333" constraintValue="6.666" deviceLimit="0.240" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X14Y67.SR" clockNet="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_P = PERIOD &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_180&quot; TS_iCLK_DIFF_P / 5 PHASE 2         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="26"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_clk_2x_180&quot; TS_iCLK_DIFF_P / 5 PHASE 2
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="27" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="2.501" period="4.000" constraintValue="4.000" deviceLimit="1.499" freqLimit="667.111" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="imcb/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_P = PERIOD &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_0&quot; TS_iCLK_DIFF_P / 5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_clk_2x_0&quot; TS_iCLK_DIFF_P / 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="2.501" period="4.000" constraintValue="4.000" deviceLimit="1.499" freqLimit="667.111" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="imcb/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_P = PERIOD &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_iCLK_DIFF_P / 1.5         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_iCLK_DIFF_P / 1.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tbcper_I" slack="10.667" period="13.333" constraintValue="13.333" deviceLimit="2.666" freqLimit="375.094" physResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="imcb/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.833" period="13.333" constraintValue="13.333" deviceLimit="1.500" freqLimit="666.667" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="sCLK"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.833" period="13.333" constraintValue="13.333" deviceLimit="1.500" freqLimit="666.667" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="sCLK"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_N = PERIOD &quot;iCLK_DIFF_N&quot; 20 ns LOW 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_iCLK_DIFF_N         / 1.5 PHASE 3.33333333 ns LOW 50%;</twConstName><twItemCnt>21351</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1725</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.914</twMinPer></twConstHead><twPathRptBanner iPaths="97" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (SLICE_X1Y77.B1), 97 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.419</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>8.758</twTotPathDel><twClkSkew dest = "0.730" src = "0.768">0.038</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N222</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>6.948</twRouteDel><twTotDel>8.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.625</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>8.550</twTotPathDel><twClkSkew dest = "0.730" src = "0.770">0.040</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N222</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>1.856</twLogDel><twRouteDel>6.694</twRouteDel><twTotDel>8.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.672</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>8.512</twTotPathDel><twClkSkew dest = "0.730" src = "0.761">0.031</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>N196</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N127</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>6.602</twRouteDel><twTotDel>8.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="97" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6 (SLICE_X1Y78.C2), 97 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.576</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twDest><twTotPathDel>8.602</twTotPathDel><twClkSkew dest = "0.731" src = "0.768">0.037</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N222</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;6&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>6.792</twRouteDel><twTotDel>8.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.782</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twDest><twTotPathDel>8.394</twTotPathDel><twClkSkew dest = "0.731" src = "0.770">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N222</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;6&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twBEL></twPathDel><twLogDel>1.856</twLogDel><twRouteDel>6.538</twRouteDel><twTotDel>8.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.829</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twDest><twTotPathDel>8.356</twTotPathDel><twClkSkew dest = "0.731" src = "0.761">0.030</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>N196</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N127</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y78.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;6&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>6.446</twRouteDel><twTotDel>8.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="97" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (SLICE_X1Y77.D2), 97 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.595</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>8.582</twTotPathDel><twClkSkew dest = "0.730" src = "0.768">0.038</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.808</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N222</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>6.772</twRouteDel><twTotDel>8.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.801</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>8.374</twTotPathDel><twClkSkew dest = "0.730" src = "0.770">0.040</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y56.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY31</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N222</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable222</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>1.856</twLogDel><twRouteDel>6.518</twRouteDel><twTotDel>8.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.848</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>8.336</twTotPathDel><twClkSkew dest = "0.730" src = "0.761">0.031</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.209</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>N196</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N127</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>6.426</twRouteDel><twTotDel>8.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_iCLK_DIFF_N
        / 1.5 PHASE 3.33333333 ns LOW 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en (SLICE_X5Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twDest><twTotPathDel>0.402</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y53.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X11Y63.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor&lt;3&gt;11</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X0Y68.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twSrc><twDest BELType="FF">imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twSrc><twDest BELType='FF'>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twComp><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/Mmux_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_93_o11</twBEL><twBEL>imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">imcb/c3_mcb_drp_clk</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_iCLK_DIFF_N
        / 1.5 PHASE 3.33333333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINPERIOD" name="Tbcper_I" slack="10.667" period="13.333" constraintValue="13.333" deviceLimit="2.666" freqLimit="375.094" physResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="imcb/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="63" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="imcb/c3_mcb_drp_clk"/><twPinLimit anchorID="64" type="MINHIGHPULSE" name="Trpw" slack="12.853" period="13.333" constraintValue="6.666" deviceLimit="0.240" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X14Y67.SR" clockNet="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_N = PERIOD &quot;iCLK_DIFF_N&quot; 20 ns LOW 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_iCLK_DIFF_N / 5 PHASE         2 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_iCLK_DIFF_N / 5 PHASE
        2 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="2.501" period="4.000" constraintValue="4.000" deviceLimit="1.499" freqLimit="667.111" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="imcb/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_N = PERIOD &quot;iCLK_DIFF_N&quot; 20 ns LOW 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_iCLK_DIFF_N / 5 LOW         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_iCLK_DIFF_N / 5 LOW
        50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="2.501" period="4.000" constraintValue="4.000" deviceLimit="1.499" freqLimit="667.111" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="imcb/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_iCLK_DIFF_N = PERIOD &quot;iCLK_DIFF_N&quot; 20 ns LOW 50 %;" ScopeName="">TS_imcb_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_iCLK_DIFF_N / 1.5         PHASE 3.33333333 ns LOW 50%;</twConstName><twItemCnt>350</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>294</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.210</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point oRGB_0 (SLICE_X30Y98.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.123</twSlack><twSrc BELType="FF">sSTATE_FSM_FFd4</twSrc><twDest BELType="FF">oRGB_0</twDest><twTotPathDel>7.016</twTotPathDel><twClkSkew dest = "0.593" src = "0.669">0.076</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sSTATE_FSM_FFd4</twSrc><twDest BELType='FF'>oRGB_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">sCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>sSTATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>_n0087&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>sSTATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>oRGB_1</twComp><twBEL>oRGB_0</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>5.936</twRouteDel><twTotDel>7.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.491</twSlack><twSrc BELType="FF">sSTATE_FSM_FFd2</twSrc><twDest BELType="FF">oRGB_0</twDest><twTotPathDel>6.648</twTotPathDel><twClkSkew dest = "0.593" src = "0.669">0.076</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sSTATE_FSM_FFd2</twSrc><twDest BELType='FF'>oRGB_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">sCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y67.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>sSTATE_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>sSTATE_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>_n0087&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>sSTATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>oRGB_1</twComp><twBEL>oRGB_0</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>5.480</twRouteDel><twTotDel>6.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.702</twSlack><twSrc BELType="FF">sSTATE_FSM_FFd3</twSrc><twDest BELType="FF">oRGB_0</twDest><twTotPathDel>6.437</twTotPathDel><twClkSkew dest = "0.593" src = "0.669">0.076</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sSTATE_FSM_FFd3</twSrc><twDest BELType='FF'>oRGB_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">sCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>sSTATE_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>sSTATE_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>_n0087&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>sSTATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>oRGB_1</twComp><twBEL>oRGB_0</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>5.357</twRouteDel><twTotDel>6.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point oRGB_1 (SLICE_X30Y98.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.183</twSlack><twSrc BELType="FF">sSTATE_FSM_FFd4</twSrc><twDest BELType="FF">oRGB_1</twDest><twTotPathDel>6.956</twTotPathDel><twClkSkew dest = "0.593" src = "0.669">0.076</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sSTATE_FSM_FFd4</twSrc><twDest BELType='FF'>oRGB_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">sCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>sSTATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>_n0087&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>sSTATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>oRGB_1</twComp><twBEL>oRGB_1</twBEL></twPathDel><twLogDel>1.020</twLogDel><twRouteDel>5.936</twRouteDel><twTotDel>6.956</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.551</twSlack><twSrc BELType="FF">sSTATE_FSM_FFd2</twSrc><twDest BELType="FF">oRGB_1</twDest><twTotPathDel>6.588</twTotPathDel><twClkSkew dest = "0.593" src = "0.669">0.076</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sSTATE_FSM_FFd2</twSrc><twDest BELType='FF'>oRGB_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">sCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y67.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>sSTATE_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>sSTATE_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>_n0087&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>sSTATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>oRGB_1</twComp><twBEL>oRGB_1</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>5.480</twRouteDel><twTotDel>6.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.762</twSlack><twSrc BELType="FF">sSTATE_FSM_FFd3</twSrc><twDest BELType="FF">oRGB_1</twDest><twTotPathDel>6.377</twTotPathDel><twClkSkew dest = "0.593" src = "0.669">0.076</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sSTATE_FSM_FFd3</twSrc><twDest BELType='FF'>oRGB_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">sCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>sSTATE_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>sSTATE_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>_n0087&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">5.087</twDelInfo><twComp>sSTATE_FSM_FFd1-In</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>oRGB_1</twComp><twBEL>oRGB_1</twBEL></twPathDel><twLogDel>1.020</twLogDel><twRouteDel>5.357</twRouteDel><twTotDel>6.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point oRGB_1 (SLICE_X30Y98.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.774</twSlack><twSrc BELType="FF">sSTATE_FSM_FFd4</twSrc><twDest BELType="FF">oRGB_1</twDest><twTotPathDel>6.365</twTotPathDel><twClkSkew dest = "0.593" src = "0.669">0.076</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.225" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sSTATE_FSM_FFd4</twSrc><twDest BELType='FF'>oRGB_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.999">sCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp><twBEL>sSTATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">5.596</twDelInfo><twComp>sSTATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>oRGB_1</twComp><twBEL>Mmux_sRGB121</twBEL><twBEL>oRGB_1</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>5.596</twRouteDel><twTotDel>6.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_imcb_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_iCLK_DIFF_N / 1.5
        PHASE 3.33333333 ns LOW 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_infrastructure_inst/rst0_sync_r_23 (SLICE_X15Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">imcb/memc3_infrastructure_inst/rst0_sync_r_22</twSrc><twDest BELType="FF">imcb/memc3_infrastructure_inst/rst0_sync_r_23</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imcb/memc3_infrastructure_inst/rst0_sync_r_22</twSrc><twDest BELType='FF'>imcb/memc3_infrastructure_inst/rst0_sync_r_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twSrcClk><twPathDel><twSite>SLICE_X15Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;23&gt;</twComp><twBEL>imcb/memc3_infrastructure_inst/rst0_sync_r_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;23&gt;</twComp><twBEL>imcb/memc3_infrastructure_inst/rst0_sync_r_23</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_infrastructure_inst/rst0_sync_r_19 (SLICE_X19Y70.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">imcb/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType="FF">imcb/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imcb/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType='FF'>imcb/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twSrcClk><twPathDel><twSite>SLICE_X19Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>imcb/memc3_infrastructure_inst/rst0_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>imcb/memc3_infrastructure_inst/rst0_sync_r_19</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imcb/memc3_infrastructure_inst/rst0_sync_r_11 (SLICE_X22Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">imcb/memc3_infrastructure_inst/rst0_sync_r_10</twSrc><twDest BELType="FF">imcb/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imcb/memc3_infrastructure_inst/rst0_sync_r_10</twSrc><twDest BELType='FF'>imcb/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twSrcClk><twPathDel><twSite>SLICE_X22Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>imcb/memc3_infrastructure_inst/rst0_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>imcb/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>imcb/memc3_infrastructure_inst/rst0_sync_r_11</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.332">sCLK</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_imcb_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;imcb_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_iCLK_DIFF_N / 1.5
        PHASE 3.33333333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Tbcper_I" slack="10.667" period="13.333" constraintValue="13.333" deviceLimit="2.666" freqLimit="375.094" physResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="imcb/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="imcb/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.833" period="13.333" constraintValue="13.333" deviceLimit="1.500" freqLimit="666.667" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="sCLK"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.833" period="13.333" constraintValue="13.333" deviceLimit="1.500" freqLimit="666.667" physResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="imcb/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="sCLK"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_iCLK = PERIOD &quot;iCLK&quot; 41.67 ns HIGH 50 %;" ScopeName="">TS_pll00_clkout0 = PERIOD TIMEGRP &quot;pll00_clkout0&quot; TS_iCLK / 2.71428571 HIGH         50%;</twConstName><twItemCnt>2092</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>153</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.355</twMinPer></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point ivgasync/sV_COUNT_NEXT_8 (SLICE_X38Y96.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.997</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_10</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_8</twDest><twTotPathDel>4.160</twTotPathDel><twClkSkew dest = "0.595" src = "0.626">0.031</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_10</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_8</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>2.594</twRouteDel><twTotDel>4.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.004</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_7</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_8</twDest><twTotPathDel>4.154</twTotPathDel><twClkSkew dest = "0.595" src = "0.625">0.030</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_7</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_8</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>2.588</twRouteDel><twTotDel>4.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.077</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_0</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_8</twDest><twTotPathDel>4.082</twTotPathDel><twClkSkew dest = "0.595" src = "0.624">0.029</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_0</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_8</twBEL></twPathDel><twLogDel>1.307</twLogDel><twRouteDel>2.775</twRouteDel><twTotDel>4.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point ivgasync/sV_COUNT_NEXT_0 (SLICE_X38Y94.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.021</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_10</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_0</twDest><twTotPathDel>4.149</twTotPathDel><twClkSkew dest = "0.297" src = "0.315">0.018</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_10</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_0</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>2.583</twRouteDel><twTotDel>4.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.028</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_7</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_0</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew dest = "0.297" src = "0.314">0.017</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_7</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_0</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>2.577</twRouteDel><twTotDel>4.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.101</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_0</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_0</twDest><twTotPathDel>4.071</twTotPathDel><twClkSkew dest = "0.297" src = "0.313">0.016</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_0</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_0</twBEL></twPathDel><twLogDel>1.307</twLogDel><twRouteDel>2.764</twRouteDel><twTotDel>4.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point ivgasync/sV_COUNT_NEXT_10 (SLICE_X38Y96.CE), 22 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.041</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_10</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_10</twDest><twTotPathDel>4.116</twTotPathDel><twClkSkew dest = "0.595" src = "0.626">0.031</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_10</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_10</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>2.594</twRouteDel><twTotDel>4.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.048</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_7</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_10</twDest><twTotPathDel>4.110</twTotPathDel><twClkSkew dest = "0.595" src = "0.625">0.030</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_7</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_10</twBEL></twPathDel><twLogDel>1.522</twLogDel><twRouteDel>2.588</twRouteDel><twTotDel>4.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.121</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_0</twSrc><twDest BELType="FF">ivgasync/sV_COUNT_NEXT_10</twDest><twTotPathDel>4.038</twTotPathDel><twClkSkew dest = "0.595" src = "0.624">0.029</twClkSkew><twDelConst>15.352</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.319" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.164</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_0</twSrc><twDest BELType='FF'>ivgasync/sV_COUNT_NEXT_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv</twComp><twBEL>ivgasync/GND_7_o_GND_7_o_equal_5_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>ivgasync/GND_7_o_GND_7_o_equal_5_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ivgasync/_n0062_inv1</twComp><twBEL>ivgasync/_n0062_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>ivgasync/_n0062_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ivgasync/sV_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sV_COUNT_NEXT_10</twBEL></twPathDel><twLogDel>1.263</twLogDel><twRouteDel>2.775</twRouteDel><twTotDel>4.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll00_clkout0 = PERIOD TIMEGRP &quot;pll00_clkout0&quot; TS_iCLK / 2.71428571 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ivgasync/sH_COUNT_NEXT_1 (SLICE_X36Y93.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.512</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_1</twSrc><twDest BELType="FF">ivgasync/sH_COUNT_NEXT_1</twDest><twTotPathDel>0.512</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_1</twSrc><twDest BELType='FF'>ivgasync/sH_COUNT_NEXT_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;3&gt;</twComp><twBEL>ivgasync/Mcount_sH_COUNT_NEXT_lut&lt;1&gt;</twBEL><twBEL>ivgasync/Mcount_sH_COUNT_NEXT_cy&lt;3&gt;</twBEL><twBEL>ivgasync/sH_COUNT_NEXT_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>84.8</twPctLog><twPctRoute>15.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ivgasync/sH_COUNT_NEXT_9 (SLICE_X36Y95.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.513</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_9</twSrc><twDest BELType="FF">ivgasync/sH_COUNT_NEXT_9</twDest><twTotPathDel>0.513</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_9</twSrc><twDest BELType='FF'>ivgasync/sH_COUNT_NEXT_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;10&gt;</twComp><twBEL>ivgasync/Mcount_sH_COUNT_NEXT_lut&lt;9&gt;</twBEL><twBEL>ivgasync/Mcount_sH_COUNT_NEXT_xor&lt;10&gt;</twBEL><twBEL>ivgasync/sH_COUNT_NEXT_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ivgasync/sH_COUNT_NEXT_5 (SLICE_X36Y94.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">ivgasync/sH_COUNT_NEXT_5</twSrc><twDest BELType="FF">ivgasync/sH_COUNT_NEXT_5</twDest><twTotPathDel>0.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ivgasync/sH_COUNT_NEXT_5</twSrc><twDest BELType='FF'>ivgasync/sH_COUNT_NEXT_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twSrcClk><twPathDel><twSite>SLICE_X36Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp><twBEL>ivgasync/sH_COUNT_NEXT_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.086</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ivgasync/sH_COUNT_NEXT&lt;7&gt;</twComp><twBEL>ivgasync/Mcount_sH_COUNT_NEXT_lut&lt;5&gt;</twBEL><twBEL>ivgasync/Mcount_sH_COUNT_NEXT_cy&lt;7&gt;</twBEL><twBEL>ivgasync/sH_COUNT_NEXT_5</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.086</twRouteDel><twTotDel>0.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.352">sPLL_CLK</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_pll00_clkout0 = PERIOD TIMEGRP &quot;pll00_clkout0&quot; TS_iCLK / 2.71428571 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tbcper_I" slack="12.686" period="15.352" constraintValue="15.352" deviceLimit="2.666" freqLimit="375.094" physResource="pll00/clkout1_buf/I0" logResource="pll00/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="pll00/clkout0"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tockper" slack="13.103" period="15.352" constraintValue="15.352" deviceLimit="2.249" freqLimit="444.642" physResource="oCLK_OBUF/CLK0" logResource="CLK_ODDR2/CK0" locationPin="OLOGIC_X14Y118.CLK0" clockNet="sPLL_CLK"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tockper" slack="13.312" period="15.352" constraintValue="15.352" deviceLimit="2.040" freqLimit="490.196" physResource="oCLK_OBUF/CLK1" logResource="CLK_ODDR2/CK1" locationPin="OLOGIC_X14Y118.CLK1" clockNet="sPLL_CLK"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="125"><twConstRollup name="TS_iCLK_DIFF_P" fullName="TS_iCLK_DIFF_P = PERIOD TIMEGRP &quot;iCLK_DIFF_P&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="7.495" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_iCLK_DIFF_P /         1.5 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_clk_2x_180" fullName="TS_imcb_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_180&quot; TS_iCLK_DIFF_P / 5 PHASE 2         ns HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_clk_2x_0" fullName="TS_imcb_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_0&quot; TS_iCLK_DIFF_P / 5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_imcb_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_iCLK_DIFF_P / 1.5         HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="126"><twConstRollup name="TS_iCLK_DIFF_N" fullName="TS_iCLK_DIFF_N = PERIOD TIMEGRP &quot;iCLK_DIFF_N&quot; 20 ns LOW 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="13.371" errors="0" errorRollup="0" items="0" itemsRollup="21701"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" fullName="TS_imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot; TS_iCLK_DIFF_N         / 1.5 PHASE 3.33333333 ns LOW 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="8.914" actualRollup="N/A" errors="0" errorRollup="0" items="21351" itemsRollup="0"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_clk_2x_180_0" fullName="TS_imcb_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_iCLK_DIFF_N / 5 PHASE         2 ns LOW 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_clk_2x_0_0" fullName="TS_imcb_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_iCLK_DIFF_N / 5 LOW         50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_imcb_memc3_infrastructure_inst_clk0_bufg_in_0" fullName="TS_imcb_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;imcb_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_iCLK_DIFF_N / 1.5         PHASE 3.33333333 ns LOW 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="7.210" actualRollup="N/A" errors="0" errorRollup="0" items="350" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="127"><twConstRollup name="TS_iCLK" fullName="TS_iCLK = PERIOD TIMEGRP &quot;iCLK&quot; 41.67 ns HIGH 50%;" type="origin" depth="0" requirement="41.670" prefType="period" actual="20.000" actualRollup="11.821" errors="0" errorRollup="0" items="0" itemsRollup="2092"/><twConstRollup name="TS_pll00_clkout0" fullName="TS_pll00_clkout0 = PERIOD TIMEGRP &quot;pll00_clkout0&quot; TS_iCLK / 2.71428571 HIGH         50%;" type="child" depth="1" requirement="15.352" prefType="period" actual="4.355" actualRollup="N/A" errors="0" errorRollup="0" items="2092" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="128">0</twUnmetConstCnt><twDataSheet anchorID="129" twNameLen="15"><twClk2SUList anchorID="130" twDestWidth="4"><twDest>iCLK</twDest><twClk2SU><twSrc>iCLK</twSrc><twRiseRise>4.355</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="131" twDestWidth="11"><twDest>iCLK_DIFF_N</twDest><twClk2SU><twSrc>iCLK_DIFF_N</twSrc><twRiseRise>8.914</twRiseRise></twClk2SU><twClk2SU><twSrc>iCLK_DIFF_P</twSrc><twRiseRise>8.914</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="132" twDestWidth="11"><twDest>iCLK_DIFF_P</twDest><twClk2SU><twSrc>iCLK_DIFF_N</twSrc><twRiseRise>8.914</twRiseRise></twClk2SU><twClk2SU><twSrc>iCLK_DIFF_P</twSrc><twRiseRise>8.914</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="133"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>23793</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3374</twConnCnt></twConstCov><twStats anchorID="134"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 10 11:01:27 2018 </twTimestamp></twFoot><twClientInfo anchorID="135"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 251 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
