

================================================================
== Vitis HLS Report for 'ISPPipeline_accel'
================================================================
* Date:           Wed Sep  4 19:39:32 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.239 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2084562|  2097984|  6.879 ms|  6.923 ms|  2084563|  2097985|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+---------+---------+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
        +------------------------+-------------+---------+---------+----------+----------+---------+---------+----------+
        |grp_ISPpipeline_fu_189  |ISPpipeline  |  2084559|  2097981|  6.879 ms|  6.923 ms|  2084403|  2097967|  dataflow|
        +------------------------+-------------+---------+---------+----------+----------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       27|    34|   14137|   17066|    0|
|Memory           |       12|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     328|    -|
|Register         |        -|     -|      82|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       39|    34|   14219|   17400|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       13|     2|       6|      14|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+----+-------+-------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------+-------------+---------+----+-------+-------+-----+
    |CTRL_s_axi_U            |CTRL_s_axi   |        1|   0|    240|    286|    0|
    |grp_ISPpipeline_fu_189  |ISPpipeline  |       26|  34|  13897|  16780|    0|
    +------------------------+-------------+---------+----+-------+-------+-----+
    |Total                   |             |       27|  34|  14137|  17066|    0|
    +------------------------+-------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL9hist0_awb_0_U  |p_ZL9hist0_awb_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL9hist0_awb_1_U  |p_ZL9hist0_awb_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL9hist0_awb_2_U  |p_ZL9hist0_awb_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL9hist1_awb_0_U  |p_ZL9hist0_awb_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL9hist1_awb_1_U  |p_ZL9hist0_awb_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |p_ZL9hist1_awb_2_U  |p_ZL9hist0_awb_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |       12|  0|   0|    0|  6144|  192|     6|       196608|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |ap_sync_grp_ISPpipeline_fu_189_ap_done      |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_ISPpipeline_fu_189_ap_ready     |        or|   0|  0|   2|           1|           1|
    |grp_ISPpipeline_fu_189_m_axis_video_TREADY  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|   6|           3|           3|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  37|          7|    1|          7|
    |gamma_lut_ce0                      |   9|          2|    1|          2|
    |grp_ISPpipeline_fu_189_hist1_0_q0  |  14|          3|   32|         96|
    |grp_ISPpipeline_fu_189_hist1_1_q0  |  14|          3|   32|         96|
    |grp_ISPpipeline_fu_189_hist1_2_q0  |  14|          3|   32|         96|
    |m_axis_video_TVALID_int_regslice   |   9|          2|    1|          2|
    |p_ZL9hist0_awb_0_address0          |  14|          3|   10|         30|
    |p_ZL9hist0_awb_0_ce0               |  14|          3|    1|          3|
    |p_ZL9hist0_awb_0_we0               |   9|          2|    1|          2|
    |p_ZL9hist0_awb_1_address0          |  14|          3|   10|         30|
    |p_ZL9hist0_awb_1_ce0               |  14|          3|    1|          3|
    |p_ZL9hist0_awb_1_we0               |   9|          2|    1|          2|
    |p_ZL9hist0_awb_2_address0          |  14|          3|   10|         30|
    |p_ZL9hist0_awb_2_ce0               |  14|          3|    1|          3|
    |p_ZL9hist0_awb_2_we0               |   9|          2|    1|          2|
    |p_ZL9hist1_awb_0_address0          |  14|          3|   10|         30|
    |p_ZL9hist1_awb_0_ce0               |  14|          3|    1|          3|
    |p_ZL9hist1_awb_0_we0               |   9|          2|    1|          2|
    |p_ZL9hist1_awb_1_address0          |  14|          3|   10|         30|
    |p_ZL9hist1_awb_1_ce0               |  14|          3|    1|          3|
    |p_ZL9hist1_awb_1_we0               |   9|          2|    1|          2|
    |p_ZL9hist1_awb_2_address0          |  14|          3|   10|         30|
    |p_ZL9hist1_awb_2_ce0               |  14|          3|    1|          3|
    |p_ZL9hist1_awb_2_we0               |   9|          2|    1|          2|
    |s_axis_video_TREADY_int_regslice   |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 328|         70|  172|        511|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   6|   0|    6|          0|
    |ap_sync_reg_grp_ISPpipeline_fu_189_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_ISPpipeline_fu_189_ap_ready  |   1|   0|    1|          0|
    |bgain_read_reg_298                           |  16|   0|   16|          0|
    |flag                                         |   1|   0|    1|          0|
    |grp_ISPpipeline_fu_189_ap_start_reg          |   1|   0|    1|          0|
    |pawb_read_reg_293                            |  16|   0|   16|          0|
    |rgain_read_reg_303                           |  16|   0|   16|          0|
    |storemerge_reg_176                           |   1|   0|    1|          0|
    |trunc_ln400_1_reg_313                        |  11|   0|   11|          0|
    |trunc_ln400_2_reg_318                        |  11|   0|   11|          0|
    |trunc_ln400_reg_308                          |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |  82|   0|   82|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_AWADDR    |   in|   12|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARADDR    |   in|   12|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|      ISPPipeline_accel|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|      ISPPipeline_accel|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|      ISPPipeline_accel|  return value|
|s_axis_video_TDATA   |   in|   16|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP   |   in|    2|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    2|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

