from common.python.timing_plot import make_timing_plot
make_timing_plot('/__w/PandABlocks-FPGA/PandABlocks-FPGA/PandABlocks-fpga/modules/lut/lut.timing.ini', 'Changing function from A&B&C&D&E to ~A&~B&~C&~D&~E')