$date
	Sat Feb 11 02:38:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module block_bench $end
$var wire 1 ! res $end
$var reg 1 " clock $end
$var reg 1 # in_a $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # in_a $end
$var reg 1 ! res $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
x!
$end
#1
1!
1"
#2
0"
#3
1"
#4
0"
#5
0!
1"
0#
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
1#
#11
1!
1"
#12
0"
#13
1"
#14
0"
#15
0!
1"
0#
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
1#
#21
1!
1"
#22
0"
#23
1"
#24
0"
#25
0!
1"
0#
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
1#
#31
1!
1"
#32
0"
#33
1"
#34
0"
#35
0!
1"
0#
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
1#
#41
1!
1"
#42
0"
#43
1"
#44
0"
#45
0!
1"
0#
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
1#
#51
1!
1"
#52
0"
#53
1"
#54
0"
#55
0!
1"
0#
#56
0"
#57
1"
#58
0"
#59
1"
#60
0"
1#
#61
1!
1"
#62
0"
#63
1"
#64
0"
#65
0!
1"
0#
#66
0"
#67
1"
#68
0"
#69
1"
#70
0"
1#
#71
1!
1"
#72
0"
#73
1"
#74
0"
#75
0!
1"
0#
#76
0"
#77
1"
#78
0"
#79
1"
#80
0"
1#
#81
1!
1"
#82
0"
#83
1"
#84
0"
#85
0!
1"
0#
#86
0"
#87
1"
#88
0"
#89
1"
#90
0"
1#
#91
1!
1"
#92
0"
#93
1"
#94
0"
#95
0!
1"
0#
#96
0"
#97
1"
#98
0"
#99
1"
#100
0"
1#
