// Seed: 4067380707
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_4;
  type_5(
      id_2, 1, 1
  );
  assign id_3 = 1;
  always @(posedge id_4) begin
    #1 repeat (1'b0) if (id_4) id_2 <= 1;
  end
endmodule
