# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../filter_project.srcs/sources_1/new/control_unit.vhd" \
"../../../../filter_project.srcs/sources_1/new/convolve.vhd" \
"../../../../filter_project.srcs/sources_1/new/median_filter.vhd" \
"../../../../filter_project.srcs/sources_1/new/mux_for_rams.vhd" \
"../../../../filter_project.srcs/sources_1/new/padding.vhd" \
"../../../../filter_project.srcs/sim_1/new/median_filter_tb.vhd" \

# Do not sort compile order
nosort
