# ðŸ‘‹ Hello! I'm Anupam

ðŸ”Œ ASIC/IP Verification Engineer with 2+ years of experience in System Verilog and UVM.

## ðŸŽ“ Education:
- ðŸŽ“ M.Tech in VLSI Design - VIT University Vellore

## ðŸ’¼ What I Offer:
- **Verification Wiz:** Expertise in ASIC/IP verification using System Verilog/UVM, uncovering hidden bugs, and enhancing quality.
- **Result-Driven:** Boosted pass rates by crushing complex errors and upping the verification game.
- **Client Whisperer:** Excellent at spotting and reporting real failures directly to clients.
- **Coverage Geek:** Crafting VDB and exclusion lists for flawless coverage analysis.
- **Toolsmith:** Adept with Synopsys DVE, Vim, and Python scripting.
- **Team Player:** Strong analytical skills, effective communication, and dedicated to the success of the team.

## ðŸŒŸ Explore My Work on EDA Playground
[EDA Playground](https://edaplayground.com/playgrounds/user/123928) is a fantastic platform where you can simulate and explore my verification projects in action. It's a web-based integrated development environment (IDE) for hardware description languages like System Verilog. You can verify waveforms, outputs, and even experiment with my code in the console window.
[![EDA Playground](https://img.shields.io/badge/EDA%20Playground-Simulate%20My%20Work-9cf)](https://edaplayground.com/playgrounds/user/123928)

## ðŸš€ Ready to Collaborate!
I thrive on challenges and am open to exciting opportunities. Whether it's elevating your ASIC/IP verification or joining forces on a project, let's connect and make amazing things happen! 

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect%20with%20Me-blue)](https://www.linkedin.com/in/anupam-hassa-purty-009868159)
[![Website](https://img.shields.io/badge/Personal%20Website-Explore%20My%20Work-green)](https://testbenchforfun.co.in/)
