Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Mar  2 16:09:25 2023
| Host             : MSI running 64-bit major release  (build 9200)
| Command          : report_power -file Audio_Interface_wrapper_power_routed.rpt -pb Audio_Interface_wrapper_power_summary_routed.pb -rpx Audio_Interface_wrapper_power_routed.rpx
| Design           : Audio_Interface_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.571        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.423        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.9         |
| Junction Temperature (C) | 43.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.075 |        5 |       --- |             --- |
| Slice Logic              |     0.015 |    43968 |       --- |             --- |
|   LUT as Logic           |     0.011 |    11419 |     53200 |           21.46 |
|   Register               |     0.001 |    21018 |    106400 |           19.75 |
|   LUT as Shift Register  |     0.001 |     2097 |     17400 |           12.05 |
|   LUT as Distributed RAM |    <0.001 |      960 |     17400 |            5.52 |
|   CARRY4                 |    <0.001 |      623 |     13300 |            4.68 |
|   F7/F8 Muxes            |    <0.001 |      571 |     53200 |            1.07 |
|   Others                 |     0.000 |     2882 |       --- |             --- |
| Signals                  |     0.022 |    29545 |       --- |             --- |
| Block RAM                |     0.043 |       71 |       140 |           50.71 |
| DSPs                     |     0.007 |        8 |       220 |            3.64 |
| I/O                      |     0.004 |        8 |       125 |            6.40 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.571 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.176 |       0.159 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.003 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.676 |       0.647 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | Audio_Interface_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            10.0 |
| clk_fpga_1                                                                                 | Audio_Interface_i/processing_system7_0/inst/FCLK_CLK1                |           100.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| Audio_Interface_wrapper                                                                                 |     1.423 |
|   Audio_Interface_i                                                                                     |     1.416 |
|     axi_dma_0                                                                                           |     0.011 |
|       U0                                                                                                |     0.011 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                          |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                            |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                 |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                        |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                        |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                               |     0.009 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                             |     0.003 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                            |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                         |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                 |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               I_DATA_FIFO                                                                               |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                             |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                  |    <0.001 |
|                     xpm_fifo_base_inst                                                                  |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|             I_ADDR_CNTL                                                                                 |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_CMD_STATUS                                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                        |    <0.001 |
|               I_CMD_FIFO                                                                                |    <0.001 |
|             I_MSTR_PCC                                                                                  |    <0.001 |
|             I_RD_DATA_CNTL                                                                              |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                           |    <0.001 |
|             I_RESET                                                                                     |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                             |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                       |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                         |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                     |    <0.001 |
|               I_DATA_FIFO                                                                               |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                             |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                  |    <0.001 |
|                     xpm_fifo_base_inst                                                                  |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|               I_XD_FIFO                                                                                 |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                         |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                  |    <0.001 |
|                     xpm_fifo_base_inst                                                                  |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                      |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                       |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                      |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                          |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                        |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                        |    <0.001 |
|                 I_TSTRB_FIFO                                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 SLICE_INSERTION                                                                         |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                                 |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_CMD_STATUS                                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                        |    <0.001 |
|               I_CMD_FIFO                                                                                |    <0.001 |
|             I_RESET                                                                                     |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                        |    <0.001 |
|             I_WR_DATA_CNTL                                                                              |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                             |     0.000 |
|             I_WR_STATUS_CNTLR                                                                           |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|         I_RST_MODULE                                                                                    |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                    |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                    |    <0.001 |
|           REG_HRD_RST                                                                                   |    <0.001 |
|           REG_HRD_RST_OUT                                                                               |    <0.001 |
|     axi_gpio_0                                                                                          |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         gpio_core_1                                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                   |    <0.001 |
|     axi_smc                                                                                             |     0.018 |
|       inst                                                                                              |     0.018 |
|         clk_map                                                                                         |    <0.001 |
|           psr_aclk                                                                                      |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               EXT_LPF                                                                                   |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|               SEQ                                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                                             |    <0.001 |
|         m00_exit_pipeline                                                                               |     0.005 |
|           m00_exit                                                                                      |     0.005 |
|             inst                                                                                        |     0.005 |
|               ar_reg                                                                                    |    <0.001 |
|               aw_reg                                                                                    |    <0.001 |
|               b_reg                                                                                     |    <0.001 |
|               exit_inst                                                                                 |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                               |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                   |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                               |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                   |    <0.001 |
|               r_reg                                                                                     |    <0.001 |
|               splitter_inst                                                                             |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                                 |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                                   |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                                 |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                             |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                                |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                           |    <0.001 |
|                       gen_srls[0].srl_nx1                                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                                               |    <0.001 |
|                   USE_WRITE.write_data_inst                                                             |    <0.001 |
|               w_reg                                                                                     |    <0.001 |
|         m00_nodes                                                                                       |     0.005 |
|           m00_ar_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                 |    <0.001 |
|           m00_aw_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                   |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                 |    <0.001 |
|           m00_b_node                                                                                    |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           m00_r_node                                                                                    |     0.002 |
|             inst                                                                                        |     0.002 |
|               inst_mi_handler                                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           m00_w_node                                                                                    |     0.001 |
|             inst                                                                                        |     0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late               |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|         s00_entry_pipeline                                                                              |     0.002 |
|           s00_mmu                                                                                       |     0.002 |
|             inst                                                                                        |     0.002 |
|               ar_reg_stall                                                                              |    <0.001 |
|               ar_sreg                                                                                   |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                            |    <0.001 |
|               r_sreg                                                                                    |    <0.001 |
|           s00_si_converter                                                                              |    <0.001 |
|             inst                                                                                        |    <0.001 |
|           s00_transaction_regulator                                                                     |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                                     |    <0.001 |
|         s00_nodes                                                                                       |     0.002 |
|           s00_ar_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           s00_r_node                                                                                    |     0.001 |
|             inst                                                                                        |     0.001 |
|               inst_mi_handler                                                                           |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|         s01_entry_pipeline                                                                              |     0.002 |
|           s01_mmu                                                                                       |     0.002 |
|             inst                                                                                        |     0.002 |
|               aw_reg_stall                                                                              |    <0.001 |
|               aw_sreg                                                                                   |    <0.001 |
|               b_sreg                                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                            |    <0.001 |
|               w_sreg                                                                                    |    <0.001 |
|           s01_si_converter                                                                              |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               splitter_inst                                                                             |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo       |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                   |    <0.001 |
|           s01_transaction_regulator                                                                     |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                                     |    <0.001 |
|         s01_nodes                                                                                       |     0.002 |
|           s01_aw_node                                                                                   |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           s01_b_node                                                                                    |     0.001 |
|             inst                                                                                        |     0.001 |
|               inst_mi_handler                                                                           |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 inst_ingress                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                   |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|           s01_w_node                                                                                    |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               inst_mi_handler                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                          |    <0.001 |
|               inst_si_handler                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                     |    <0.001 |
|         switchboards                                                                                    |    <0.001 |
|           ar_switchboard                                                                                |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|           aw_switchboard                                                                                |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|           b_switchboard                                                                                 |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                |    <0.001 |
|           r_switchboard                                                                                 |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|           w_switchboard                                                                                 |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                |    <0.001 |
|     fifo_generator_0                                                                                    |     0.006 |
|       U0                                                                                                |     0.006 |
|         inst_fifo_gen                                                                                   |     0.006 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                                       |     0.002 |
|             grf.rf                                                                                      |     0.002 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 grss.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwss.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |     0.002 |
|                 gdm.dm_gen.dm                                                                           |     0.001 |
|                   RAM_reg_0_63_0_2                                                                      |    <0.001 |
|                   RAM_reg_0_63_12_14                                                                    |    <0.001 |
|                   RAM_reg_0_63_15_17                                                                    |    <0.001 |
|                   RAM_reg_0_63_18_20                                                                    |    <0.001 |
|                   RAM_reg_0_63_21_23                                                                    |    <0.001 |
|                   RAM_reg_0_63_24_26                                                                    |    <0.001 |
|                   RAM_reg_0_63_27_29                                                                    |    <0.001 |
|                   RAM_reg_0_63_30_32                                                                    |    <0.001 |
|                   RAM_reg_0_63_33_33                                                                    |    <0.001 |
|                   RAM_reg_0_63_34_34                                                                    |    <0.001 |
|                   RAM_reg_0_63_3_5                                                                      |    <0.001 |
|                   RAM_reg_0_63_6_8                                                                      |    <0.001 |
|                   RAM_reg_0_63_9_11                                                                     |    <0.001 |
|                   RAM_reg_128_191_0_2                                                                   |    <0.001 |
|                   RAM_reg_128_191_12_14                                                                 |    <0.001 |
|                   RAM_reg_128_191_15_17                                                                 |    <0.001 |
|                   RAM_reg_128_191_18_20                                                                 |    <0.001 |
|                   RAM_reg_128_191_21_23                                                                 |    <0.001 |
|                   RAM_reg_128_191_24_26                                                                 |    <0.001 |
|                   RAM_reg_128_191_27_29                                                                 |    <0.001 |
|                   RAM_reg_128_191_30_32                                                                 |    <0.001 |
|                   RAM_reg_128_191_33_33                                                                 |    <0.001 |
|                   RAM_reg_128_191_34_34                                                                 |    <0.001 |
|                   RAM_reg_128_191_3_5                                                                   |    <0.001 |
|                   RAM_reg_128_191_6_8                                                                   |    <0.001 |
|                   RAM_reg_128_191_9_11                                                                  |    <0.001 |
|                   RAM_reg_192_255_0_2                                                                   |    <0.001 |
|                   RAM_reg_192_255_12_14                                                                 |    <0.001 |
|                   RAM_reg_192_255_15_17                                                                 |    <0.001 |
|                   RAM_reg_192_255_18_20                                                                 |    <0.001 |
|                   RAM_reg_192_255_21_23                                                                 |    <0.001 |
|                   RAM_reg_192_255_24_26                                                                 |    <0.001 |
|                   RAM_reg_192_255_27_29                                                                 |    <0.001 |
|                   RAM_reg_192_255_30_32                                                                 |    <0.001 |
|                   RAM_reg_192_255_33_33                                                                 |    <0.001 |
|                   RAM_reg_192_255_34_34                                                                 |    <0.001 |
|                   RAM_reg_192_255_3_5                                                                   |    <0.001 |
|                   RAM_reg_192_255_6_8                                                                   |    <0.001 |
|                   RAM_reg_192_255_9_11                                                                  |    <0.001 |
|                   RAM_reg_64_127_0_2                                                                    |    <0.001 |
|                   RAM_reg_64_127_12_14                                                                  |    <0.001 |
|                   RAM_reg_64_127_15_17                                                                  |    <0.001 |
|                   RAM_reg_64_127_18_20                                                                  |    <0.001 |
|                   RAM_reg_64_127_21_23                                                                  |    <0.001 |
|                   RAM_reg_64_127_24_26                                                                  |    <0.001 |
|                   RAM_reg_64_127_27_29                                                                  |    <0.001 |
|                   RAM_reg_64_127_30_32                                                                  |    <0.001 |
|                   RAM_reg_64_127_33_33                                                                  |    <0.001 |
|                   RAM_reg_64_127_34_34                                                                  |    <0.001 |
|                   RAM_reg_64_127_3_5                                                                    |    <0.001 |
|                   RAM_reg_64_127_6_8                                                                    |    <0.001 |
|                   RAM_reg_64_127_9_11                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                     |    <0.001 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                       |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 grss.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwss.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                |    <0.001 |
|                   inst_blk_mem_gen                                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                            |    <0.001 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                      |     0.002 |
|             grf.rf                                                                                      |     0.002 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 grss.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwss.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |     0.002 |
|                 gdm.dm_gen.dm                                                                           |     0.001 |
|                   RAM_reg_0_63_0_2                                                                      |    <0.001 |
|                   RAM_reg_0_63_12_14                                                                    |    <0.001 |
|                   RAM_reg_0_63_15_17                                                                    |    <0.001 |
|                   RAM_reg_0_63_18_20                                                                    |    <0.001 |
|                   RAM_reg_0_63_21_23                                                                    |    <0.001 |
|                   RAM_reg_0_63_24_26                                                                    |    <0.001 |
|                   RAM_reg_0_63_27_29                                                                    |    <0.001 |
|                   RAM_reg_0_63_30_32                                                                    |    <0.001 |
|                   RAM_reg_0_63_33_33                                                                    |    <0.001 |
|                   RAM_reg_0_63_34_34                                                                    |    <0.001 |
|                   RAM_reg_0_63_3_5                                                                      |    <0.001 |
|                   RAM_reg_0_63_6_8                                                                      |    <0.001 |
|                   RAM_reg_0_63_9_11                                                                     |    <0.001 |
|                   RAM_reg_128_191_0_2                                                                   |    <0.001 |
|                   RAM_reg_128_191_12_14                                                                 |    <0.001 |
|                   RAM_reg_128_191_15_17                                                                 |    <0.001 |
|                   RAM_reg_128_191_18_20                                                                 |    <0.001 |
|                   RAM_reg_128_191_21_23                                                                 |    <0.001 |
|                   RAM_reg_128_191_24_26                                                                 |    <0.001 |
|                   RAM_reg_128_191_27_29                                                                 |    <0.001 |
|                   RAM_reg_128_191_30_32                                                                 |    <0.001 |
|                   RAM_reg_128_191_33_33                                                                 |    <0.001 |
|                   RAM_reg_128_191_34_34                                                                 |    <0.001 |
|                   RAM_reg_128_191_3_5                                                                   |    <0.001 |
|                   RAM_reg_128_191_6_8                                                                   |    <0.001 |
|                   RAM_reg_128_191_9_11                                                                  |    <0.001 |
|                   RAM_reg_192_255_0_2                                                                   |    <0.001 |
|                   RAM_reg_192_255_12_14                                                                 |    <0.001 |
|                   RAM_reg_192_255_15_17                                                                 |    <0.001 |
|                   RAM_reg_192_255_18_20                                                                 |    <0.001 |
|                   RAM_reg_192_255_21_23                                                                 |    <0.001 |
|                   RAM_reg_192_255_24_26                                                                 |    <0.001 |
|                   RAM_reg_192_255_27_29                                                                 |    <0.001 |
|                   RAM_reg_192_255_30_32                                                                 |    <0.001 |
|                   RAM_reg_192_255_33_33                                                                 |    <0.001 |
|                   RAM_reg_192_255_34_34                                                                 |    <0.001 |
|                   RAM_reg_192_255_3_5                                                                   |    <0.001 |
|                   RAM_reg_192_255_6_8                                                                   |    <0.001 |
|                   RAM_reg_192_255_9_11                                                                  |    <0.001 |
|                   RAM_reg_64_127_0_2                                                                    |    <0.001 |
|                   RAM_reg_64_127_12_14                                                                  |    <0.001 |
|                   RAM_reg_64_127_15_17                                                                  |    <0.001 |
|                   RAM_reg_64_127_18_20                                                                  |    <0.001 |
|                   RAM_reg_64_127_21_23                                                                  |    <0.001 |
|                   RAM_reg_64_127_24_26                                                                  |    <0.001 |
|                   RAM_reg_64_127_27_29                                                                  |    <0.001 |
|                   RAM_reg_64_127_30_32                                                                  |    <0.001 |
|                   RAM_reg_64_127_33_33                                                                  |    <0.001 |
|                   RAM_reg_64_127_34_34                                                                  |    <0.001 |
|                   RAM_reg_64_127_3_5                                                                    |    <0.001 |
|                   RAM_reg_64_127_6_8                                                                    |    <0.001 |
|                   RAM_reg_64_127_9_11                                                                   |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                     |    <0.001 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                      |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 grss.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwss.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                |    <0.001 |
|                   inst_blk_mem_gen                                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                            |    <0.001 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                      |    <0.001 |
|             grf.rf                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                       |    <0.001 |
|                 grss.rsts                                                                               |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwss.wsts                                                                               |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                 gdm.dm_gen.dm                                                                           |    <0.001 |
|                   RAM_reg_0_15_0_0                                                                      |    <0.001 |
|                   RAM_reg_0_15_1_1                                                                      |    <0.001 |
|               rstblk                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                     |    <0.001 |
|     fifo_generator_1                                                                                    |     0.001 |
|       U0                                                                                                |     0.001 |
|         inst_fifo_gen                                                                                   |     0.001 |
|           gconvfifo.rf                                                                                  |     0.001 |
|             grf.rf                                                                                      |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                 grss.rsts                                                                               |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                   c2                                                                                    |    <0.001 |
|                 rpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                 gwss.wsts                                                                               |    <0.001 |
|                   c0                                                                                    |    <0.001 |
|                   c1                                                                                    |    <0.001 |
|                 wpntr                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                |    <0.001 |
|                   inst_blk_mem_gen                                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|     processing_system7_0                                                                                |     1.258 |
|       inst                                                                                              |     1.258 |
|     ps7_0_axi_periph                                                                                    |     0.005 |
|       s00_couplers                                                                                      |     0.004 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       xbar                                                                                              |     0.002 |
|         inst                                                                                            |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                      |     0.002 |
|             addr_arbiter_inst                                                                           |     0.001 |
|             gen_decerr.decerr_slave_inst                                                                |    <0.001 |
|             reg_slice_r                                                                                 |    <0.001 |
|             splitter_ar                                                                                 |    <0.001 |
|             splitter_aw                                                                                 |    <0.001 |
|     rst_ps7_0_100M                                                                                      |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     system_ila_0                                                                                        |     0.081 |
|       U0                                                                                                |     0.081 |
|         g_inst                                                                                          |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             SLOT_0.inst_slot0                                                                           |    <0.001 |
|             SLOT_1.inst_slot0                                                                           |    <0.001 |
|             SLOT_2.inst_slot0                                                                           |    <0.001 |
|             SLOT_5.inst_slot0                                                                           |    <0.001 |
|             SLOT_6.inst_slot0                                                                           |    <0.001 |
|         ila_lib                                                                                         |     0.081 |
|           U0                                                                                            |     0.081 |
|             ila_core_inst                                                                               |     0.081 |
|               ila_trace_memory_inst                                                                     |     0.040 |
|                 SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                           |     0.019 |
|                   inst_blk_mem_gen                                                                      |     0.019 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |     0.019 |
|                       valid.cstr                                                                        |     0.019 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[10].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[11].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[12].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[13].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[14].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[15].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[16].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[17].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[18].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[19].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[1].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[20].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[21].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[22].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[23].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[24].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[25].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[26].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[27].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[28].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[2].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[3].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[4].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[5].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[6].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[7].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[8].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[9].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                 SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                                           |     0.019 |
|                   inst_blk_mem_gen                                                                      |     0.019 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |     0.019 |
|                       valid.cstr                                                                        |     0.019 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[10].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[11].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[12].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[13].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[14].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[15].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[16].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[17].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[18].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[19].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[1].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[20].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[21].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[22].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[23].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[24].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[25].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[26].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[27].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[28].ram.r                                                               |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[2].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[3].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[4].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[5].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[6].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[7].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[8].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[9].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                 SUBCORE_RAM.trace_block_memory                                                          |     0.002 |
|                   inst_blk_mem_gen                                                                      |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                |     0.002 |
|                       valid.cstr                                                                        |     0.002 |
|                         ramloop[0].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[1].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|                         ramloop[2].ram.r                                                                |    <0.001 |
|                           prim_noinit.ram                                                               |    <0.001 |
|               u_ila_cap_ctrl                                                                            |     0.001 |
|                 U_CDONE                                                                                 |    <0.001 |
|                 U_NS0                                                                                   |    <0.001 |
|                 U_NS1                                                                                   |    <0.001 |
|                 u_cap_addrgen                                                                           |     0.001 |
|                   U_CMPRESET                                                                            |    <0.001 |
|                   u_cap_sample_counter                                                                  |    <0.001 |
|                     U_SCE                                                                               |    <0.001 |
|                     U_SCMPCE                                                                            |    <0.001 |
|                     U_SCRST                                                                             |    <0.001 |
|                     u_scnt_cmp                                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                   u_cap_window_counter                                                                  |    <0.001 |
|                     U_WCE                                                                               |    <0.001 |
|                     U_WHCMPCE                                                                           |    <0.001 |
|                     U_WLCMPCE                                                                           |    <0.001 |
|                     u_wcnt_hcmp                                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                     u_wcnt_lcmp                                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                         DUT                                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                             u_srlA                                                                      |    <0.001 |
|                             u_srlB                                                                      |    <0.001 |
|                             u_srlC                                                                      |    <0.001 |
|                             u_srlD                                                                      |    <0.001 |
|               u_ila_regs                                                                                |     0.016 |
|                 MU_SRL[0].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[100].mu_srl_reg                                                                  |    <0.001 |
|                 MU_SRL[101].mu_srl_reg                                                                  |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[31].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[32].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[33].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[34].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[35].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[36].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[37].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[38].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[39].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[40].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[41].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[42].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[43].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[44].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[45].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[46].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[47].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[48].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[49].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[50].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[51].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[52].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[53].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[54].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[55].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[56].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[57].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[58].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[59].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[60].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[61].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[62].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[63].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[64].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[65].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[66].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[67].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[68].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[69].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[70].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[71].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[72].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[73].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[74].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[75].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[76].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[77].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[78].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[79].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[80].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[81].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[82].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[83].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[84].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[85].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[86].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[87].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[88].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[89].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                                    |    <0.001 |
|                 MU_SRL[90].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[91].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[92].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[93].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[94].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[95].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[96].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[97].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[98].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[99].mu_srl_reg                                                                   |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                                    |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                    |    <0.001 |
|                 U_XSDB_SLAVE                                                                            |     0.001 |
|                 reg_15                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_16                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_17                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_18                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_19                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_1a                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_6                                                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_7                                                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_8                                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|                 reg_80                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_81                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_82                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_83                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_84                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_85                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_887                                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|                 reg_88d                                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|                 reg_890                                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|                 reg_9                                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|                 reg_srl_fff                                                                             |    <0.001 |
|                 reg_stream_ffd                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|                 reg_stream_ffe                                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|               u_ila_reset_ctrl                                                                          |    <0.001 |
|                 arm_detection_inst                                                                      |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                              |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                             |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                             |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                            |    <0.001 |
|                 halt_detection_inst                                                                     |    <0.001 |
|               u_trig                                                                                    |     0.013 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                     DUT                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                     |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                     |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                     |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                      |    <0.001 |
|                         u_srlA                                                                          |    <0.001 |
|                         u_srlB                                                                          |    <0.001 |
|                         u_srlC                                                                          |    <0.001 |
|                         u_srlD                                                                          |    <0.001 |
|                 U_TM                                                                                    |     0.013 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[100].U_M                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[101].U_M                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[31].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[32].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[33].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[34].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[35].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[36].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[37].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[38].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[39].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[40].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[41].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[42].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[43].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[44].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[45].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[46].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[47].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[48].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[49].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[50].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[51].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[52].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[53].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[54].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[55].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[56].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[57].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[58].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[59].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[60].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[61].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[62].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[63].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[64].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[65].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[66].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[67].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[68].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[69].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[70].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[71].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[72].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[73].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[74].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[75].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[76].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[77].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[78].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[79].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[80].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[81].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[82].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[83].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[84].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[85].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[86].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[87].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[88].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[89].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[90].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[91].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[92].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[93].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[94].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[95].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[96].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[97].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[98].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[99].U_M                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                       DUT                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                           u_srlA                                                                        |    <0.001 |
|                           u_srlB                                                                        |    <0.001 |
|                           u_srlC                                                                        |    <0.001 |
|                           u_srlD                                                                        |    <0.001 |
|               xsdb_memory_read_inst                                                                     |     0.004 |
|         slot_0_ar                                                                                       |     0.000 |
|         slot_0_aw                                                                                       |     0.000 |
|         slot_0_b                                                                                        |     0.000 |
|         slot_0_r                                                                                        |     0.000 |
|         slot_0_w                                                                                        |     0.000 |
|         slot_1_ar                                                                                       |     0.000 |
|         slot_1_aw                                                                                       |     0.000 |
|         slot_1_b                                                                                        |     0.000 |
|         slot_1_r                                                                                        |     0.000 |
|         slot_1_w                                                                                        |     0.000 |
|         slot_2_ar                                                                                       |     0.000 |
|         slot_2_aw                                                                                       |     0.000 |
|         slot_2_b                                                                                        |     0.000 |
|         slot_2_r                                                                                        |     0.000 |
|         slot_2_w                                                                                        |     0.000 |
|         slot_5_ar                                                                                       |     0.000 |
|         slot_5_aw                                                                                       |     0.000 |
|         slot_5_b                                                                                        |     0.000 |
|         slot_5_r                                                                                        |     0.000 |
|         slot_5_w                                                                                        |     0.000 |
|         slot_6_ar                                                                                       |     0.000 |
|         slot_6_aw                                                                                       |     0.000 |
|         slot_6_b                                                                                        |     0.000 |
|         slot_6_r                                                                                        |     0.000 |
|         slot_6_w                                                                                        |     0.000 |
|     xfft_0                                                                                              |     0.034 |
|       U0                                                                                                |     0.034 |
|         i_synth                                                                                         |     0.034 |
|           axi_wrapper                                                                                   |     0.002 |
|             config_channel_fifo                                                                         |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                        |    <0.001 |
|                 fifo0                                                                                   |    <0.001 |
|             data_in_channel_fifo                                                                        |     0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                        |    <0.001 |
|                 fifo0                                                                                   |    <0.001 |
|             data_out_channel                                                                            |    <0.001 |
|               gen_non_real_time.fifo                                                                    |    <0.001 |
|                 fifo0                                                                                   |    <0.001 |
|           xfft_inst                                                                                     |     0.031 |
|             floating_point.xfft_inst                                                                    |     0.031 |
|               convert_imag_to_fp                                                                        |     0.002 |
|                 fpo                                                                                     |     0.002 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                  |     0.002 |
|                     EXP                                                                                 |    <0.001 |
|                       EXP_MOD_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       IP_SIGN_DELAY                                                                     |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ZERO_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LZE                                                                                 |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[0].MUX_Z                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ZERO_DET_CC_1                                                                     |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                  |    <0.001 |
|                     M_ABS                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                    |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       Z_C_DEL                                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NORM_SHIFT                                                                          |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     OP                                                                                  |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       LOGIC.RND1                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       LOGIC.RND2                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       RND_BIT_GEN                                                                       |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                             |    <0.001 |
|                     Z_C_DEL                                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 gen_block_exp_comp                                                                      |    <0.001 |
|                 gen_data_exp_eq_zero                                                                    |    <0.001 |
|                 gen_dv_dly                                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_exp_total                                                                           |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_exp_total_dly                                                                       |    <0.001 |
|                 gen_exp_total_eq_max                                                                    |    <0.001 |
|                 gen_exp_total_eq_zero                                                                   |    <0.001 |
|                 gen_invalid_ip_dly                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_mant_dly                                                                            |    <0.001 |
|                 gen_sclr_pipe.gen_pipe                                                                  |    <0.001 |
|                   gen_src_dly                                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                 gen_sign_dly                                                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|               convert_real_to_fp                                                                        |     0.002 |
|                 fpo                                                                                     |     0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                  |     0.001 |
|                     EXP                                                                                 |    <0.001 |
|                       EXP_MOD_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       IP_SIGN_DELAY                                                                     |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ZERO_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     LZE                                                                                 |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[0].MUX_Z                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].MUX_0                                                                   |    <0.001 |
|                         OP_DEL                                                                          |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       ZERO_DET_CC_1                                                                     |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                  |    <0.001 |
|                     M_ABS                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                    |    <0.001 |
|                       ENCODE[0].DIST_OVER_DEL                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[0].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       Z_C_DEL                                                                           |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     NORM_SHIFT                                                                          |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     OP                                                                                  |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       LOGIC.RND1                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       LOGIC.RND2                                                                        |    <0.001 |
|                         Q_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                        |    <0.001 |
|                       RND_BIT_GEN                                                                       |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                             |    <0.001 |
|                     Z_C_DEL                                                                             |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                 gen_block_exp_comp                                                                      |    <0.001 |
|                 gen_data_exp_eq_zero                                                                    |    <0.001 |
|                 gen_dv_dly                                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_exp_total                                                                           |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_exp_total_dly                                                                       |    <0.001 |
|                 gen_exp_total_eq_max                                                                    |    <0.001 |
|                 gen_exp_total_eq_zero                                                                   |    <0.001 |
|                 gen_invalid_ip_dly                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_mant_dly                                                                            |    <0.001 |
|                 gen_sclr_pipe.gen_pipe                                                                  |    <0.001 |
|                   gen_src_dly                                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                 gen_sign_dly                                                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|               fft                                                                                       |     0.023 |
|                 non_floating_point.arch_d.xfft_inst                                                     |     0.023 |
|                   DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                       i_tc_compare_new                                                                  |    <0.001 |
|                   FLOW                                                                                  |    <0.001 |
|                     proc0_counter                                                                       |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                     reset_sustain.delay_reset_3                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.delay_reset_7                                                         |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                       counter_addsub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     start_reg_delay                                                                     |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                   has_bit_reverse.delay_DV                                                              |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                   has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|                   has_bit_reverse.dig_rev_mem                                                           |     0.003 |
|                     blk_ram.use_bram_only.mem                                                           |     0.003 |
|                   has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                   has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|                   has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                     cnt                                                                                 |    <0.001 |
|                       cnt_addsub                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                           no_pipelining.the_addsub                                                      |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                               i_q.i_simple.qreg                                                         |    <0.001 |
|                   has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|                   has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|                   pe0_bf1_addr_gen                                                                      |    <0.001 |
|                   pe0_bf2_start_gen                                                                     |    <0.001 |
|                   pe_gen[0].natural_order_input.PE                                                      |     0.014 |
|                     FW_1.BF_1                                                                           |     0.002 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     delay_addr_bf2                                                                      |    <0.001 |
|                     has_TW_mult.MULT                                                                    |     0.008 |
|                       i_cmpy                                                                            |     0.008 |
|                         four_mult_structure.use_dsp.i_dsp                                               |     0.008 |
|                           re_im                                                                         |     0.008 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0                |    <0.001 |
|                             use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                             use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                             use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                             use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                     has_TW_mult.TW                                                                      |    <0.001 |
|                       ADD0                                                                              |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       MUX0                                                                              |    <0.001 |
|                       delay_tw_addr_msb                                                                 |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       twiddle_generator                                                                 |    <0.001 |
|                         tw2.twgen2                                                                      |    <0.001 |
|                     has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                       need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                       cnt                                                                               |    <0.001 |
|                         cnt_addsub                                                                      |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                         i_tc_compare_new                                                                |    <0.001 |
|                       output_cnt.next_start_int_equ                                                     |    <0.001 |
|                     has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                         i_bb_inst                                                                       |    <0.001 |
|                     hasbf2.FW_2.BF_2                                                                    |     0.004 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_comm_ctr_del                                                                   |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       logic_twoscomp.im_cmp                                                             |    <0.001 |
|                       logic_twoscomp.re_cmp                                                             |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                         no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                           i_bb_inst                                                                     |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                       sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                   pe_gen[1].natural_order_input.PE                                                      |     0.004 |
|                     FW_1.BF_1                                                                           |     0.004 |
|                       add_subs.add_i                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       add_subs.add_r                                                                    |    <0.001 |
|                         adder                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                             no_pipelining.the_addsub                                                    |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                 i_q.i_simple.qreg                                                       |    <0.001 |
|                       in_commutator_A                                                                   |    <0.001 |
|                       in_commutator_B                                                                   |    <0.001 |
|                       mux_in_A                                                                          |    <0.001 |
|                       mux_in_B                                                                          |    <0.001 |
|                       mux_out_A                                                                         |    <0.001 |
|                       mux_out_B                                                                         |    <0.001 |
|                       out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                       out_comm_ctr_del_2                                                                |    <0.001 |
|                       out_commutator_A                                                                  |    <0.001 |
|                       out_commutator_B                                                                  |    <0.001 |
|                     no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                     no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|               gen_block_exp_delay_streaming.block_exp_ram                                               |    <0.001 |
|                 dist_ram.lutram.mem                                                                     |    <0.001 |
|                   gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[1].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[2].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[3].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[4].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[5].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[6].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[7].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[8].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|                   gen_width[9].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                                 |    <0.001 |
|               gen_block_exp_delay_streaming.gen_block_exp_dly                                           |    <0.001 |
|               gen_block_exp_delay_streaming.gen_new_max_exp_dly                                         |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                   i_bb_inst                                                                             |    <0.001 |
|                     gen_output_regs.output_regs                                                         |    <0.001 |
|               gen_block_exp_delay_streaming.gen_sclr_pipe.gen_pipe                                      |    <0.001 |
|                 gen_src_dly                                                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|               gen_cntrl_streaming.gen_edone                                                             |    <0.001 |
|                 gen_dly                                                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|               gen_dv                                                                                    |    <0.001 |
|                 gen_dly                                                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|               gen_fft_rfd_dly                                                                           |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                   i_bb_inst                                                                             |    <0.001 |
|                     gen_output_regs.output_regs                                                         |    <0.001 |
|               gen_last_sample                                                                           |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                |    <0.001 |
|                   i_bb_inst                                                                             |    <0.001 |
|                     gen_output_regs.output_regs                                                         |    <0.001 |
|               gen_sclr_pipe.gen_pipe                                                                    |    <0.001 |
|                 gen_src_dly                                                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|               get_block_max_exp                                                                         |     0.002 |
|                 delay_mem                                                                               |    <0.001 |
|                   dist_ram.lutram.mem                                                                   |    <0.001 |
|                     gen_width[0].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[13].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[16].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[17].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[18].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[19].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[1].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[20].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[21].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[22].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[23].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[24].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[25].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[26].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[27].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[28].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[29].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[2].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[30].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[31].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[32].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[33].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[34].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[35].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[36].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[37].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[38].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[39].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[3].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[40].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[41].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[42].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[43].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[44].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[45].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[46].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[47].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[48].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[49].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[4].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[50].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[51].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[52].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[53].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[54].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[55].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[56].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[57].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[58].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[59].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[5].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[60].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[61].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[62].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[63].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                              |    <0.001 |
|                     gen_width[6].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[7].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[8].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     gen_width[9].gen_lutram[0].use_ram64x1d.RAM64X1D_inst                               |    <0.001 |
|                     output_delay                                                                        |    <0.001 |
|                 gen_block_cnter                                                                         |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_block_counter_clr_dly                                                               |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_clear_max_exp                                                                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_delay_addr_in                                                                       |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_delay_addr_in_en                                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_delay_addr_in_ld                                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_delay_addr_out                                                                      |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 gen_fwd_inv_out                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_hold_fwd_inv                                                                        |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_new_max_exp                                                                         |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_start_dly                                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 gen_start_dly_op_clr.gen_sclr_pipe_reset.gen_pipe                                       |    <0.001 |
|                   gen_src_dly                                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                       i_bb_inst                                                                         |    <0.001 |
|                 gen_store_max_exp                                                                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram              |    <0.001 |
|                     i_bb_inst                                                                           |    <0.001 |
|                       gen_output_regs.output_regs                                                       |    <0.001 |
|                 real_gt_imag                                                                            |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|                 sel_max                                                                                 |    <0.001 |
|                   adder                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|               imag_to_bfp                                                                               |    <0.001 |
|                 delay_fp_number                                                                         |    <0.001 |
|                 fpo                                                                                     |    <0.001 |
|                   FLT_TO_FIX_OP.SPD.OP                                                                  |    <0.001 |
|                     ALIGN_DIST_DEL                                                                      |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_SHIFT                                                                         |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_Z_D                                                                           |    <0.001 |
|                       EQ_ZERO                                                                           |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                       MUX_LOOP[0].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     A_MANT_ALL_ZERO_P0_DEL                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     COND_DET                                                                            |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     DEL_SIGN                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     INVALID_OP_P1_REG                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_STATE_P1_REG                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     SIGN_DEL                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_DET_DIST_DEL                                                                   |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                 gen_exp_in_eq_max                                                                       |    <0.001 |
|                 gen_exp_in_eq_zero                                                                      |    <0.001 |
|                 sub_block_exp                                                                           |    <0.001 |
|                   subtracter                                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|               input_delay_im                                                                            |    <0.001 |
|               input_delay_re                                                                            |    <0.001 |
|               real_to_bfp                                                                               |    <0.001 |
|                 delay_fp_number                                                                         |    <0.001 |
|                 fpo                                                                                     |    <0.001 |
|                   FLT_TO_FIX_OP.SPD.OP                                                                  |    <0.001 |
|                     ALIGN_DIST_DEL                                                                      |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_SHIFT                                                                         |    <0.001 |
|                       MUX_LOOP[0].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_SHIFT                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     ALIGN_Z_D                                                                           |    <0.001 |
|                       EQ_ZERO                                                                           |    <0.001 |
|                         CARRY_ZERO_DET                                                                  |    <0.001 |
|                       MUX_LOOP[0].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].DEL_Z_D                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                                                |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     A_MANT_ALL_ZERO_P0_DEL                                                              |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     COND_DET                                                                            |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                       |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                      |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     DEL_SIGN                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     INVALID_OP_P1_REG                                                                   |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     MANT_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     OP_STATE_P1_REG                                                                     |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ROUND                                                                               |    <0.001 |
|                       Q_DEL                                                                             |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                     SIGN_DEL                                                                            |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     SIGN_P0_REG                                                                         |    <0.001 |
|                       i_pipe                                                                            |    <0.001 |
|                     ZERO_DET_DIST_DEL                                                                   |    <0.001 |
|                       DEL                                                                               |    <0.001 |
|                         i_pipe                                                                          |    <0.001 |
|                 gen_exp_in_eq_max                                                                       |    <0.001 |
|                 gen_exp_in_eq_zero                                                                      |    <0.001 |
|                 sub_block_exp                                                                           |    <0.001 |
|                   subtracter                                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                            |    <0.001 |
|                           i_q.i_simple.qreg                                                             |    <0.001 |
|     xlconstant_0                                                                                        |     0.000 |
|     xlconstant_2                                                                                        |     0.000 |
|     zed_audio_ctrl_0                                                                                    |     0.001 |
|       U0                                                                                                |     0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         USER_LOGIC_I                                                                                    |     0.001 |
|           Inst_iis_deser                                                                                |    <0.001 |
|           Inst_iis_ser                                                                                  |    <0.001 |
|   GPIO_AUDIO_tri_iobuf_0                                                                                |     0.000 |
|   audio_i2c_scl_iobuf                                                                                   |    <0.001 |
|   audio_i2c_sda_iobuf                                                                                   |    <0.001 |
|   dbg_hub                                                                                               |     0.003 |
|     inst                                                                                                |     0.003 |
|       BSCANID.u_xsdbm_id                                                                                |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                            |     0.002 |
|           U_ICON_INTERFACE                                                                              |     0.001 |
|             U_CMD1                                                                                      |    <0.001 |
|             U_CMD2                                                                                      |    <0.001 |
|             U_CMD3                                                                                      |    <0.001 |
|             U_CMD4                                                                                      |    <0.001 |
|             U_CMD5                                                                                      |    <0.001 |
|             U_CMD6_RD                                                                                   |    <0.001 |
|               U_RD_FIFO                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                   |    <0.001 |
|                   inst_fifo_gen                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                        |    <0.001 |
|                       grf.rf                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                                             |    <0.001 |
|                           gras.rsts                                                                     |    <0.001 |
|                           rpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                           gwas.wsts                                                                     |    <0.001 |
|                           wpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                           |    <0.001 |
|                         rstblk                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|             U_CMD6_WR                                                                                   |    <0.001 |
|               U_WR_FIFO                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                   |    <0.001 |
|                   inst_fifo_gen                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                        |    <0.001 |
|                       grf.rf                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                           gras.rsts                                                                     |    <0.001 |
|                           rpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                           gwas.wsts                                                                     |    <0.001 |
|                           wpntr                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                           |    <0.001 |
|                         rstblk                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                      |    <0.001 |
|             U_CMD7_CTL                                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                                               |    <0.001 |
|             U_TIMER                                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                 |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                |    <0.001 |
|           U_CMD                                                                                         |    <0.001 |
|           U_STAT                                                                                        |    <0.001 |
|           U_SYNC                                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                 |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


