// Seed: 477548793
module module_0 (
    id_1#(.id_2(1)),
    id_3,
    id_4
);
  inout wire id_3;
  inout tri id_2;
  output wire id_1;
  assign id_2 = -1;
  wire id_5;
  ;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd73,
    parameter id_11 = 32'd21,
    parameter id_12 = 32'd19,
    parameter id_13 = 32'd84,
    parameter id_2  = 32'd37,
    parameter id_3  = 32'd98,
    parameter id_4  = 32'd24
) (
    input supply0 id_0,
    input supply0 id_1,
    input wire _id_2,
    input wor _id_3,
    output supply1 _id_4,
    output supply1 id_5,
    input wire id_6,
    input uwire id_7,
    output logic id_8,
    output uwire id_9,
    input tri _id_10,
    output tri _id_11,
    input tri0 _id_12,
    input tri1 _id_13,
    input tri0 id_14
);
  wire [id_12  ?  1 : id_13 : -1] id_16;
  parameter id_17 = 1;
  logic [~  id_10 : (  1  )] id_18 = id_1;
  assign id_5 = id_2;
  assign id_18[1 :-1'b0] = id_17;
  integer [id_4  (  -1  , "" -  -1  ,  id_10  ) : id_11] id_19;
  logic [id_3 : id_2] id_20;
  localparam id_21 = -1 == id_17;
  logic [id_3 : -1] id_22;
  module_0 modCall_1 (
      id_22,
      id_16,
      id_22
  );
  assign modCall_1.id_2 = 0;
  id_23(
      -1, 1
  );
  initial #1 id_8 <= -1'b0;
endmodule
