<profile>

<section name = "Vitis HLS Report for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2'" level="0">
<item name = "Date">Tue Jun 25 13:53:32 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Layer_Norm.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_35_2">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 97, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 303, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_fu_133_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln38_1_fu_153_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln38_fu_158_p2">+, 0, 0, 16, 9, 9</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln35_fu_127_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 32, 64</column>
<column name="i_fu_64">9, 2, 32, 64</column>
<column name="ln_data_blk_n_R">9, 2, 1, 2</column>
<column name="phi_mul_fu_60">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_64">32, 0, 32, 0</column>
<column name="icmp_ln35_reg_202">1, 0, 1, 0</column>
<column name="ln_data_addr_read_reg_206">256, 0, 256, 0</column>
<column name="phi_mul_fu_60">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int,ap_uint,5u&gt;_Pipeline_VITIS_LOOP_35_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int,ap_uint,5u&gt;_Pipeline_VITIS_LOOP_35_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int,ap_uint,5u&gt;_Pipeline_VITIS_LOOP_35_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int,ap_uint,5u&gt;_Pipeline_VITIS_LOOP_35_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int,ap_uint,5u&gt;_Pipeline_VITIS_LOOP_35_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int,ap_uint,5u&gt;_Pipeline_VITIS_LOOP_35_2, return value</column>
<column name="m_axi_ln_data_AWVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWADDR">out, 64, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWLEN">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWSIZE">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWBURST">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWLOCK">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWCACHE">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWPROT">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWQOS">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWREGION">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WDATA">out, 256, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WSTRB">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WLAST">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARADDR">out, 64, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARLEN">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARSIZE">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARBURST">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARLOCK">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARCACHE">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARPROT">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARQOS">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARREGION">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RVALID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RREADY">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RDATA">in, 256, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RLAST">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RFIFONUM">in, 13, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RUSER">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RRESP">in, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BVALID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BREADY">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BRESP">in, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BUSER">in, 1, m_axi, ln_data, pointer</column>
<column name="sext_ln35">in, 59, ap_none, sext_ln35, scalar</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="trunc_ln">in, 9, ap_none, trunc_ln, scalar</column>
<column name="trunc_ln4">in, 9, ap_none, trunc_ln4, scalar</column>
<column name="ram_V_address0">out, 9, ap_memory, ram_V, array</column>
<column name="ram_V_ce0">out, 1, ap_memory, ram_V, array</column>
<column name="ram_V_we0">out, 1, ap_memory, ram_V, array</column>
<column name="ram_V_d0">out, 256, ap_memory, ram_V, array</column>
</table>
</item>
</section>
</profile>
